
Drone_Controller_3DOF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f784  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  0800f898  0800f898  0001f898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fda8  0800fda8  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800fda8  0800fda8  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800fda8  0800fda8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fda8  0800fda8  0001fda8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0800fdb0  0800fdb0  0001fdb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800fdb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000de0  20000078  0800fe2c  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000e58  0800fe2c  00020e58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025b80  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004619  00000000  00000000  00045c1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  0004a238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d0  00000000  00000000  0004b748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d976  00000000  00000000  0004cb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017edd  00000000  00000000  0006a48e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097131  00000000  00000000  0008236b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011949c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000689c  00000000  00000000  001194f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800f87c 	.word	0x0800f87c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800f87c 	.word	0x0800f87c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2f>:
 8000a78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a80:	bf24      	itt	cs
 8000a82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a8a:	d90d      	bls.n	8000aa8 <__aeabi_d2f+0x30>
 8000a8c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a98:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa0:	bf08      	it	eq
 8000aa2:	f020 0001 	biceq.w	r0, r0, #1
 8000aa6:	4770      	bx	lr
 8000aa8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aac:	d121      	bne.n	8000af2 <__aeabi_d2f+0x7a>
 8000aae:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ab2:	bfbc      	itt	lt
 8000ab4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab8:	4770      	bxlt	lr
 8000aba:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000abe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac2:	f1c2 0218 	rsb	r2, r2, #24
 8000ac6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ace:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	f040 0001 	orrne.w	r0, r0, #1
 8000ad8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000adc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae4:	ea40 000c 	orr.w	r0, r0, ip
 8000ae8:	fa23 f302 	lsr.w	r3, r3, r2
 8000aec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af0:	e7cc      	b.n	8000a8c <__aeabi_d2f+0x14>
 8000af2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af6:	d107      	bne.n	8000b08 <__aeabi_d2f+0x90>
 8000af8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000afc:	bf1e      	ittt	ne
 8000afe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b02:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b06:	4770      	bxne	lr
 8000b08:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_frsub>:
 8000b18:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b1c:	e002      	b.n	8000b24 <__addsf3>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_fsub>:
 8000b20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b24 <__addsf3>:
 8000b24:	0042      	lsls	r2, r0, #1
 8000b26:	bf1f      	itttt	ne
 8000b28:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b2c:	ea92 0f03 	teqne	r2, r3
 8000b30:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b34:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b38:	d06a      	beq.n	8000c10 <__addsf3+0xec>
 8000b3a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b3e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b42:	bfc1      	itttt	gt
 8000b44:	18d2      	addgt	r2, r2, r3
 8000b46:	4041      	eorgt	r1, r0
 8000b48:	4048      	eorgt	r0, r1
 8000b4a:	4041      	eorgt	r1, r0
 8000b4c:	bfb8      	it	lt
 8000b4e:	425b      	neglt	r3, r3
 8000b50:	2b19      	cmp	r3, #25
 8000b52:	bf88      	it	hi
 8000b54:	4770      	bxhi	lr
 8000b56:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b5e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b62:	bf18      	it	ne
 8000b64:	4240      	negne	r0, r0
 8000b66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b6e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4249      	negne	r1, r1
 8000b76:	ea92 0f03 	teq	r2, r3
 8000b7a:	d03f      	beq.n	8000bfc <__addsf3+0xd8>
 8000b7c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b80:	fa41 fc03 	asr.w	ip, r1, r3
 8000b84:	eb10 000c 	adds.w	r0, r0, ip
 8000b88:	f1c3 0320 	rsb	r3, r3, #32
 8000b8c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b90:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b94:	d502      	bpl.n	8000b9c <__addsf3+0x78>
 8000b96:	4249      	negs	r1, r1
 8000b98:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b9c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba0:	d313      	bcc.n	8000bca <__addsf3+0xa6>
 8000ba2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ba6:	d306      	bcc.n	8000bb6 <__addsf3+0x92>
 8000ba8:	0840      	lsrs	r0, r0, #1
 8000baa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bae:	f102 0201 	add.w	r2, r2, #1
 8000bb2:	2afe      	cmp	r2, #254	; 0xfe
 8000bb4:	d251      	bcs.n	8000c5a <__addsf3+0x136>
 8000bb6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bbe:	bf08      	it	eq
 8000bc0:	f020 0001 	biceq.w	r0, r0, #1
 8000bc4:	ea40 0003 	orr.w	r0, r0, r3
 8000bc8:	4770      	bx	lr
 8000bca:	0049      	lsls	r1, r1, #1
 8000bcc:	eb40 0000 	adc.w	r0, r0, r0
 8000bd0:	3a01      	subs	r2, #1
 8000bd2:	bf28      	it	cs
 8000bd4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bd8:	d2ed      	bcs.n	8000bb6 <__addsf3+0x92>
 8000bda:	fab0 fc80 	clz	ip, r0
 8000bde:	f1ac 0c08 	sub.w	ip, ip, #8
 8000be2:	ebb2 020c 	subs.w	r2, r2, ip
 8000be6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bea:	bfaa      	itet	ge
 8000bec:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf0:	4252      	neglt	r2, r2
 8000bf2:	4318      	orrge	r0, r3
 8000bf4:	bfbc      	itt	lt
 8000bf6:	40d0      	lsrlt	r0, r2
 8000bf8:	4318      	orrlt	r0, r3
 8000bfa:	4770      	bx	lr
 8000bfc:	f092 0f00 	teq	r2, #0
 8000c00:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c04:	bf06      	itte	eq
 8000c06:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c0a:	3201      	addeq	r2, #1
 8000c0c:	3b01      	subne	r3, #1
 8000c0e:	e7b5      	b.n	8000b7c <__addsf3+0x58>
 8000c10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c18:	bf18      	it	ne
 8000c1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c1e:	d021      	beq.n	8000c64 <__addsf3+0x140>
 8000c20:	ea92 0f03 	teq	r2, r3
 8000c24:	d004      	beq.n	8000c30 <__addsf3+0x10c>
 8000c26:	f092 0f00 	teq	r2, #0
 8000c2a:	bf08      	it	eq
 8000c2c:	4608      	moveq	r0, r1
 8000c2e:	4770      	bx	lr
 8000c30:	ea90 0f01 	teq	r0, r1
 8000c34:	bf1c      	itt	ne
 8000c36:	2000      	movne	r0, #0
 8000c38:	4770      	bxne	lr
 8000c3a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c3e:	d104      	bne.n	8000c4a <__addsf3+0x126>
 8000c40:	0040      	lsls	r0, r0, #1
 8000c42:	bf28      	it	cs
 8000c44:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c48:	4770      	bx	lr
 8000c4a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c4e:	bf3c      	itt	cc
 8000c50:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bxcc	lr
 8000c56:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c5a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	4770      	bx	lr
 8000c64:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c68:	bf16      	itet	ne
 8000c6a:	4608      	movne	r0, r1
 8000c6c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c70:	4601      	movne	r1, r0
 8000c72:	0242      	lsls	r2, r0, #9
 8000c74:	bf06      	itte	eq
 8000c76:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c7a:	ea90 0f01 	teqeq	r0, r1
 8000c7e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c82:	4770      	bx	lr

08000c84 <__aeabi_ui2f>:
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	e004      	b.n	8000c94 <__aeabi_i2f+0x8>
 8000c8a:	bf00      	nop

08000c8c <__aeabi_i2f>:
 8000c8c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c90:	bf48      	it	mi
 8000c92:	4240      	negmi	r0, r0
 8000c94:	ea5f 0c00 	movs.w	ip, r0
 8000c98:	bf08      	it	eq
 8000c9a:	4770      	bxeq	lr
 8000c9c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca0:	4601      	mov	r1, r0
 8000ca2:	f04f 0000 	mov.w	r0, #0
 8000ca6:	e01c      	b.n	8000ce2 <__aeabi_l2f+0x2a>

08000ca8 <__aeabi_ul2f>:
 8000ca8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cac:	bf08      	it	eq
 8000cae:	4770      	bxeq	lr
 8000cb0:	f04f 0300 	mov.w	r3, #0
 8000cb4:	e00a      	b.n	8000ccc <__aeabi_l2f+0x14>
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_l2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cc4:	d502      	bpl.n	8000ccc <__aeabi_l2f+0x14>
 8000cc6:	4240      	negs	r0, r0
 8000cc8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ccc:	ea5f 0c01 	movs.w	ip, r1
 8000cd0:	bf02      	ittt	eq
 8000cd2:	4684      	moveq	ip, r0
 8000cd4:	4601      	moveq	r1, r0
 8000cd6:	2000      	moveq	r0, #0
 8000cd8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cdc:	bf08      	it	eq
 8000cde:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000ce2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000ce6:	fabc f28c 	clz	r2, ip
 8000cea:	3a08      	subs	r2, #8
 8000cec:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf0:	db10      	blt.n	8000d14 <__aeabi_l2f+0x5c>
 8000cf2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cf6:	4463      	add	r3, ip
 8000cf8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfc:	f1c2 0220 	rsb	r2, r2, #32
 8000d00:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d04:	fa20 f202 	lsr.w	r2, r0, r2
 8000d08:	eb43 0002 	adc.w	r0, r3, r2
 8000d0c:	bf08      	it	eq
 8000d0e:	f020 0001 	biceq.w	r0, r0, #1
 8000d12:	4770      	bx	lr
 8000d14:	f102 0220 	add.w	r2, r2, #32
 8000d18:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1c:	f1c2 0220 	rsb	r2, r2, #32
 8000d20:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d24:	fa21 f202 	lsr.w	r2, r1, r2
 8000d28:	eb43 0002 	adc.w	r0, r3, r2
 8000d2c:	bf08      	it	eq
 8000d2e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d32:	4770      	bx	lr

08000d34 <__aeabi_fmul>:
 8000d34:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d38:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d42:	ea92 0f0c 	teqne	r2, ip
 8000d46:	ea93 0f0c 	teqne	r3, ip
 8000d4a:	d06f      	beq.n	8000e2c <__aeabi_fmul+0xf8>
 8000d4c:	441a      	add	r2, r3
 8000d4e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d52:	0240      	lsls	r0, r0, #9
 8000d54:	bf18      	it	ne
 8000d56:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d5a:	d01e      	beq.n	8000d9a <__aeabi_fmul+0x66>
 8000d5c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d60:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d64:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d68:	fba0 3101 	umull	r3, r1, r0, r1
 8000d6c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d70:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d74:	bf3e      	ittt	cc
 8000d76:	0049      	lslcc	r1, r1, #1
 8000d78:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d7c:	005b      	lslcc	r3, r3, #1
 8000d7e:	ea40 0001 	orr.w	r0, r0, r1
 8000d82:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d86:	2afd      	cmp	r2, #253	; 0xfd
 8000d88:	d81d      	bhi.n	8000dc6 <__aeabi_fmul+0x92>
 8000d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d8e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d92:	bf08      	it	eq
 8000d94:	f020 0001 	biceq.w	r0, r0, #1
 8000d98:	4770      	bx	lr
 8000d9a:	f090 0f00 	teq	r0, #0
 8000d9e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da2:	bf08      	it	eq
 8000da4:	0249      	lsleq	r1, r1, #9
 8000da6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000daa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dae:	3a7f      	subs	r2, #127	; 0x7f
 8000db0:	bfc2      	ittt	gt
 8000db2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dba:	4770      	bxgt	lr
 8000dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc0:	f04f 0300 	mov.w	r3, #0
 8000dc4:	3a01      	subs	r2, #1
 8000dc6:	dc5d      	bgt.n	8000e84 <__aeabi_fmul+0x150>
 8000dc8:	f112 0f19 	cmn.w	r2, #25
 8000dcc:	bfdc      	itt	le
 8000dce:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dd2:	4770      	bxle	lr
 8000dd4:	f1c2 0200 	rsb	r2, r2, #0
 8000dd8:	0041      	lsls	r1, r0, #1
 8000dda:	fa21 f102 	lsr.w	r1, r1, r2
 8000dde:	f1c2 0220 	rsb	r2, r2, #32
 8000de2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000de6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dea:	f140 0000 	adc.w	r0, r0, #0
 8000dee:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000df2:	bf08      	it	eq
 8000df4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000df8:	4770      	bx	lr
 8000dfa:	f092 0f00 	teq	r2, #0
 8000dfe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0040      	lsleq	r0, r0, #1
 8000e06:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e0a:	3a01      	subeq	r2, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fmul+0xce>
 8000e0e:	ea40 000c 	orr.w	r0, r0, ip
 8000e12:	f093 0f00 	teq	r3, #0
 8000e16:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e1a:	bf02      	ittt	eq
 8000e1c:	0049      	lsleq	r1, r1, #1
 8000e1e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e22:	3b01      	subeq	r3, #1
 8000e24:	d0f9      	beq.n	8000e1a <__aeabi_fmul+0xe6>
 8000e26:	ea41 010c 	orr.w	r1, r1, ip
 8000e2a:	e78f      	b.n	8000d4c <__aeabi_fmul+0x18>
 8000e2c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e30:	ea92 0f0c 	teq	r2, ip
 8000e34:	bf18      	it	ne
 8000e36:	ea93 0f0c 	teqne	r3, ip
 8000e3a:	d00a      	beq.n	8000e52 <__aeabi_fmul+0x11e>
 8000e3c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e40:	bf18      	it	ne
 8000e42:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e46:	d1d8      	bne.n	8000dfa <__aeabi_fmul+0xc6>
 8000e48:	ea80 0001 	eor.w	r0, r0, r1
 8000e4c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e50:	4770      	bx	lr
 8000e52:	f090 0f00 	teq	r0, #0
 8000e56:	bf17      	itett	ne
 8000e58:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e5c:	4608      	moveq	r0, r1
 8000e5e:	f091 0f00 	teqne	r1, #0
 8000e62:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e66:	d014      	beq.n	8000e92 <__aeabi_fmul+0x15e>
 8000e68:	ea92 0f0c 	teq	r2, ip
 8000e6c:	d101      	bne.n	8000e72 <__aeabi_fmul+0x13e>
 8000e6e:	0242      	lsls	r2, r0, #9
 8000e70:	d10f      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e72:	ea93 0f0c 	teq	r3, ip
 8000e76:	d103      	bne.n	8000e80 <__aeabi_fmul+0x14c>
 8000e78:	024b      	lsls	r3, r1, #9
 8000e7a:	bf18      	it	ne
 8000e7c:	4608      	movne	r0, r1
 8000e7e:	d108      	bne.n	8000e92 <__aeabi_fmul+0x15e>
 8000e80:	ea80 0001 	eor.w	r0, r0, r1
 8000e84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e88:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	4770      	bx	lr
 8000e92:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e96:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e9a:	4770      	bx	lr

08000e9c <__aeabi_fdiv>:
 8000e9c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ea4:	bf1e      	ittt	ne
 8000ea6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eaa:	ea92 0f0c 	teqne	r2, ip
 8000eae:	ea93 0f0c 	teqne	r3, ip
 8000eb2:	d069      	beq.n	8000f88 <__aeabi_fdiv+0xec>
 8000eb4:	eba2 0203 	sub.w	r2, r2, r3
 8000eb8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ebc:	0249      	lsls	r1, r1, #9
 8000ebe:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ec2:	d037      	beq.n	8000f34 <__aeabi_fdiv+0x98>
 8000ec4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ec8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ecc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	bf38      	it	cc
 8000ed8:	005b      	lslcc	r3, r3, #1
 8000eda:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ede:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	bf24      	itt	cs
 8000ee6:	1a5b      	subcs	r3, r3, r1
 8000ee8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000eec:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef0:	bf24      	itt	cs
 8000ef2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ef6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000efa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000efe:	bf24      	itt	cs
 8000f00:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f04:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f08:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f0c:	bf24      	itt	cs
 8000f0e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f12:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f16:	011b      	lsls	r3, r3, #4
 8000f18:	bf18      	it	ne
 8000f1a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f1e:	d1e0      	bne.n	8000ee2 <__aeabi_fdiv+0x46>
 8000f20:	2afd      	cmp	r2, #253	; 0xfd
 8000f22:	f63f af50 	bhi.w	8000dc6 <__aeabi_fmul+0x92>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f2c:	bf08      	it	eq
 8000f2e:	f020 0001 	biceq.w	r0, r0, #1
 8000f32:	4770      	bx	lr
 8000f34:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f38:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f3c:	327f      	adds	r2, #127	; 0x7f
 8000f3e:	bfc2      	ittt	gt
 8000f40:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f44:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f48:	4770      	bxgt	lr
 8000f4a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f4e:	f04f 0300 	mov.w	r3, #0
 8000f52:	3a01      	subs	r2, #1
 8000f54:	e737      	b.n	8000dc6 <__aeabi_fmul+0x92>
 8000f56:	f092 0f00 	teq	r2, #0
 8000f5a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f5e:	bf02      	ittt	eq
 8000f60:	0040      	lsleq	r0, r0, #1
 8000f62:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f66:	3a01      	subeq	r2, #1
 8000f68:	d0f9      	beq.n	8000f5e <__aeabi_fdiv+0xc2>
 8000f6a:	ea40 000c 	orr.w	r0, r0, ip
 8000f6e:	f093 0f00 	teq	r3, #0
 8000f72:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f76:	bf02      	ittt	eq
 8000f78:	0049      	lsleq	r1, r1, #1
 8000f7a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f7e:	3b01      	subeq	r3, #1
 8000f80:	d0f9      	beq.n	8000f76 <__aeabi_fdiv+0xda>
 8000f82:	ea41 010c 	orr.w	r1, r1, ip
 8000f86:	e795      	b.n	8000eb4 <__aeabi_fdiv+0x18>
 8000f88:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f8c:	ea92 0f0c 	teq	r2, ip
 8000f90:	d108      	bne.n	8000fa4 <__aeabi_fdiv+0x108>
 8000f92:	0242      	lsls	r2, r0, #9
 8000f94:	f47f af7d 	bne.w	8000e92 <__aeabi_fmul+0x15e>
 8000f98:	ea93 0f0c 	teq	r3, ip
 8000f9c:	f47f af70 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fa0:	4608      	mov	r0, r1
 8000fa2:	e776      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fa4:	ea93 0f0c 	teq	r3, ip
 8000fa8:	d104      	bne.n	8000fb4 <__aeabi_fdiv+0x118>
 8000faa:	024b      	lsls	r3, r1, #9
 8000fac:	f43f af4c 	beq.w	8000e48 <__aeabi_fmul+0x114>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e76e      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fb4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fb8:	bf18      	it	ne
 8000fba:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fbe:	d1ca      	bne.n	8000f56 <__aeabi_fdiv+0xba>
 8000fc0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fc4:	f47f af5c 	bne.w	8000e80 <__aeabi_fmul+0x14c>
 8000fc8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fcc:	f47f af3c 	bne.w	8000e48 <__aeabi_fmul+0x114>
 8000fd0:	e75f      	b.n	8000e92 <__aeabi_fmul+0x15e>
 8000fd2:	bf00      	nop

08000fd4 <__gesf2>:
 8000fd4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fd8:	e006      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fda:	bf00      	nop

08000fdc <__lesf2>:
 8000fdc:	f04f 0c01 	mov.w	ip, #1
 8000fe0:	e002      	b.n	8000fe8 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__cmpsf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ff8:	bf18      	it	ne
 8000ffa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ffe:	d011      	beq.n	8001024 <__cmpsf2+0x40>
 8001000:	b001      	add	sp, #4
 8001002:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001006:	bf18      	it	ne
 8001008:	ea90 0f01 	teqne	r0, r1
 800100c:	bf58      	it	pl
 800100e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001012:	bf88      	it	hi
 8001014:	17c8      	asrhi	r0, r1, #31
 8001016:	bf38      	it	cc
 8001018:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800101c:	bf18      	it	ne
 800101e:	f040 0001 	orrne.w	r0, r0, #1
 8001022:	4770      	bx	lr
 8001024:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001028:	d102      	bne.n	8001030 <__cmpsf2+0x4c>
 800102a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800102e:	d105      	bne.n	800103c <__cmpsf2+0x58>
 8001030:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001034:	d1e4      	bne.n	8001000 <__cmpsf2+0x1c>
 8001036:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103a:	d0e1      	beq.n	8001000 <__cmpsf2+0x1c>
 800103c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <__aeabi_cfrcmple>:
 8001044:	4684      	mov	ip, r0
 8001046:	4608      	mov	r0, r1
 8001048:	4661      	mov	r1, ip
 800104a:	e7ff      	b.n	800104c <__aeabi_cfcmpeq>

0800104c <__aeabi_cfcmpeq>:
 800104c:	b50f      	push	{r0, r1, r2, r3, lr}
 800104e:	f7ff ffc9 	bl	8000fe4 <__cmpsf2>
 8001052:	2800      	cmp	r0, #0
 8001054:	bf48      	it	mi
 8001056:	f110 0f00 	cmnmi.w	r0, #0
 800105a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800105c <__aeabi_fcmpeq>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff fff4 	bl	800104c <__aeabi_cfcmpeq>
 8001064:	bf0c      	ite	eq
 8001066:	2001      	moveq	r0, #1
 8001068:	2000      	movne	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmplt>:
 8001070:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001074:	f7ff ffea 	bl	800104c <__aeabi_cfcmpeq>
 8001078:	bf34      	ite	cc
 800107a:	2001      	movcc	r0, #1
 800107c:	2000      	movcs	r0, #0
 800107e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001082:	bf00      	nop

08001084 <__aeabi_fcmple>:
 8001084:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001088:	f7ff ffe0 	bl	800104c <__aeabi_cfcmpeq>
 800108c:	bf94      	ite	ls
 800108e:	2001      	movls	r0, #1
 8001090:	2000      	movhi	r0, #0
 8001092:	f85d fb08 	ldr.w	pc, [sp], #8
 8001096:	bf00      	nop

08001098 <__aeabi_fcmpge>:
 8001098:	f84d ed08 	str.w	lr, [sp, #-8]!
 800109c:	f7ff ffd2 	bl	8001044 <__aeabi_cfrcmple>
 80010a0:	bf94      	ite	ls
 80010a2:	2001      	movls	r0, #1
 80010a4:	2000      	movhi	r0, #0
 80010a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010aa:	bf00      	nop

080010ac <__aeabi_fcmpgt>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff ffc8 	bl	8001044 <__aeabi_cfrcmple>
 80010b4:	bf34      	ite	cc
 80010b6:	2001      	movcc	r0, #1
 80010b8:	2000      	movcs	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmpun>:
 80010c0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__aeabi_fcmpun+0x14>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d108      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d102      	bne.n	80010e0 <__aeabi_fcmpun+0x20>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d102      	bne.n	80010e6 <__aeabi_fcmpun+0x26>
 80010e0:	f04f 0000 	mov.w	r0, #0
 80010e4:	4770      	bx	lr
 80010e6:	f04f 0001 	mov.w	r0, #1
 80010ea:	4770      	bx	lr

080010ec <__aeabi_f2iz>:
 80010ec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010f4:	d30f      	bcc.n	8001116 <__aeabi_f2iz+0x2a>
 80010f6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010fa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010fe:	d90d      	bls.n	800111c <__aeabi_f2iz+0x30>
 8001100:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001104:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001108:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800110c:	fa23 f002 	lsr.w	r0, r3, r2
 8001110:	bf18      	it	ne
 8001112:	4240      	negne	r0, r0
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr
 800111c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001120:	d101      	bne.n	8001126 <__aeabi_f2iz+0x3a>
 8001122:	0242      	lsls	r2, r0, #9
 8001124:	d105      	bne.n	8001132 <__aeabi_f2iz+0x46>
 8001126:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800112a:	bf08      	it	eq
 800112c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr

08001138 <__aeabi_f2uiz>:
 8001138:	0042      	lsls	r2, r0, #1
 800113a:	d20e      	bcs.n	800115a <__aeabi_f2uiz+0x22>
 800113c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001140:	d30b      	bcc.n	800115a <__aeabi_f2uiz+0x22>
 8001142:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001146:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114a:	d409      	bmi.n	8001160 <__aeabi_f2uiz+0x28>
 800114c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001154:	fa23 f002 	lsr.w	r0, r3, r2
 8001158:	4770      	bx	lr
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4770      	bx	lr
 8001160:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001164:	d101      	bne.n	800116a <__aeabi_f2uiz+0x32>
 8001166:	0242      	lsls	r2, r0, #9
 8001168:	d102      	bne.n	8001170 <__aeabi_f2uiz+0x38>
 800116a:	f04f 30ff 	mov.w	r0, #4294967295
 800116e:	4770      	bx	lr
 8001170:	f04f 0000 	mov.w	r0, #0
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop

08001178 <HMC5883L_initialize>:
 * averaging, 15 Hz data output rate, normal measurement bias, a,d 1090 gain (in
 * terms of LSB/Gauss). Be sure to adjust any settings you need specifically
 * after initialization, especially the gain settings if you happen to be seeing
 * a lot of -4096 values (see the datasheet for mor information).
 */
void HMC5883L_initialize() {
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af04      	add	r7, sp, #16
    devAddr = HMC5883L_DEFAULT_ADDRESS << 1;
 800117e:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <HMC5883L_initialize+0x44>)
 8001180:	223c      	movs	r2, #60	; 0x3c
 8001182:	701a      	strb	r2, [r3, #0]
    // write CONFIG_A register
    uint8_t config = (HMC5883L_AVERAGING_8 << (HMC5883L_CRA_AVERAGE_BIT - HMC5883L_CRA_AVERAGE_LENGTH + 1)) |
 8001184:	2378      	movs	r3, #120	; 0x78
 8001186:	71fb      	strb	r3, [r7, #7]
            		 (HMC5883L_RATE_75     << (HMC5883L_CRA_RATE_BIT - HMC5883L_CRA_RATE_LENGTH + 1)) |
					 (HMC5883L_BIAS_NORMAL << (HMC5883L_CRA_BIAS_BIT - HMC5883L_CRA_BIAS_LENGTH + 1));
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_A, 1, &config, 1, I2C_TIMEOUT);
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <HMC5883L_initialize+0x44>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	b299      	uxth	r1, r3
 800118e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001192:	9302      	str	r3, [sp, #8]
 8001194:	2301      	movs	r3, #1
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	1dfb      	adds	r3, r7, #7
 800119a:	9300      	str	r3, [sp, #0]
 800119c:	2301      	movs	r3, #1
 800119e:	2200      	movs	r2, #0
 80011a0:	4807      	ldr	r0, [pc, #28]	; (80011c0 <HMC5883L_initialize+0x48>)
 80011a2:	f004 fc61 	bl	8005a68 <HAL_I2C_Mem_Write>

    // write CONFIG_B register
    HMC5883L_setGain(HMC5883L_GAIN_1090);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f000 f80c 	bl	80011c4 <HMC5883L_setGain>

    // write MODE register
    HMC5883L_setMode(HMC5883L_MODE_CONTINUOUS);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f000 f829 	bl	8001204 <HMC5883L_setMode>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000094 	.word	0x20000094
 80011c0:	200000a8 	.word	0x200000a8

080011c4 <HMC5883L_setGain>:
 * @see HMC5883L_RA_CONFIG_B
 * @see HMC5883L_CRB_GAIN_BIT
 * @see HMC5883L_CRB_GAIN_LENGTH
 */

void HMC5883L_setGain(uint8_t gain) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af04      	add	r7, sp, #16
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 4-0 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	gain = gain << (HMC5883L_CRB_GAIN_BIT - HMC5883L_CRB_GAIN_LENGTH + 1);
 80011ce:	79fb      	ldrb	r3, [r7, #7]
 80011d0:	015b      	lsls	r3, r3, #5
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_CONFIG_B, 1, &gain, 1, I2C_TIMEOUT);
 80011d6:	4b09      	ldr	r3, [pc, #36]	; (80011fc <HMC5883L_setGain+0x38>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b299      	uxth	r1, r3
 80011dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	2301      	movs	r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	9300      	str	r3, [sp, #0]
 80011ea:	2301      	movs	r3, #1
 80011ec:	2201      	movs	r2, #1
 80011ee:	4804      	ldr	r0, [pc, #16]	; (8001200 <HMC5883L_setGain+0x3c>)
 80011f0:	f004 fc3a 	bl	8005a68 <HAL_I2C_Mem_Write>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	20000094 	.word	0x20000094
 8001200:	200000a8 	.word	0x200000a8

08001204 <HMC5883L_setMode>:
 * @see HMC5883L_MODE_IDLE
 * @see HMC5883L_RA_MODE
 * @see HMC5883L_MODEREG_BIT
 * @see HMC5883L_MODEREG_LENGTH
 */
void HMC5883L_setMode(uint8_t newMode) {
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
    // use this method to guarantee that bits 7-2 are set to zero, which is a
    // requirement specified in the datasheet; it's actually more efficient than
    // using the I2Cdev.writeBits method
	newMode = newMode << (HMC5883L_MODEREG_BIT - HMC5883L_MODEREG_LENGTH + 1);
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, devAddr, HMC5883L_RA_MODE, 1, &newMode, 1, I2C_TIMEOUT);
 8001212:	4b0b      	ldr	r3, [pc, #44]	; (8001240 <HMC5883L_setMode+0x3c>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b299      	uxth	r1, r3
 8001218:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800121c:	9302      	str	r3, [sp, #8]
 800121e:	2301      	movs	r3, #1
 8001220:	9301      	str	r3, [sp, #4]
 8001222:	1dfb      	adds	r3, r7, #7
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2301      	movs	r3, #1
 8001228:	2202      	movs	r2, #2
 800122a:	4806      	ldr	r0, [pc, #24]	; (8001244 <HMC5883L_setMode+0x40>)
 800122c:	f004 fc1c 	bl	8005a68 <HAL_I2C_Mem_Write>
    mode = newMode; // track to tell if we have to clear bit 7 after a read
 8001230:	79fa      	ldrb	r2, [r7, #7]
 8001232:	4b05      	ldr	r3, [pc, #20]	; (8001248 <HMC5883L_setMode+0x44>)
 8001234:	701a      	strb	r2, [r3, #0]
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000094 	.word	0x20000094
 8001244:	200000a8 	.word	0x200000a8
 8001248:	2000009e 	.word	0x2000009e

0800124c <HMC5883L_getMagData>:
 * @param x 16-bit signed integer container for X-axis heading
 * @param y 16-bit signed integer container for Y-axis heading
 * @param z 16-bit signed integer container for Z-axis heading
 * @see HMC5883L_RA_DATAX_H
 */
void HMC5883L_getMagData(int16_t *x, int16_t *y, int16_t *z) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af04      	add	r7, sp, #16
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
    HAL_I2C_Mem_Read(&hi2c1, devAddr, HMC5883L_RA_DATAX_H, 1, buffer, 6, I2C_TIMEOUT);
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <HMC5883L_getMagData+0x84>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	b299      	uxth	r1, r3
 800125e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001262:	9302      	str	r3, [sp, #8]
 8001264:	2306      	movs	r3, #6
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	4b1a      	ldr	r3, [pc, #104]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800126a:	9300      	str	r3, [sp, #0]
 800126c:	2301      	movs	r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	4819      	ldr	r0, [pc, #100]	; (80012d8 <HMC5883L_getMagData+0x8c>)
 8001272:	f004 fcf3 	bl	8005c5c <HAL_I2C_Mem_Read>
    if (mode == HMC5883L_MODE_SINGLE) HMC5883L_setMode(HMC5883L_MODE_SINGLE);
 8001276:	4b19      	ldr	r3, [pc, #100]	; (80012dc <HMC5883L_getMagData+0x90>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d102      	bne.n	8001284 <HMC5883L_getMagData+0x38>
 800127e:	2001      	movs	r0, #1
 8001280:	f7ff ffc0 	bl	8001204 <HMC5883L_setMode>
    *x = (((int16_t)buffer[0]) << 8) | buffer[1];
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <HMC5883L_getMagData+0x88>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	021b      	lsls	r3, r3, #8
 800128a:	b21a      	sxth	r2, r3
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800128e:	785b      	ldrb	r3, [r3, #1]
 8001290:	b21b      	sxth	r3, r3
 8001292:	4313      	orrs	r3, r2
 8001294:	b21a      	sxth	r2, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	801a      	strh	r2, [r3, #0]
    *y = (((int16_t)buffer[4]) << 8) | buffer[5];
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <HMC5883L_getMagData+0x88>)
 800129c:	791b      	ldrb	r3, [r3, #4]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012a4:	795b      	ldrb	r3, [r3, #5]
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b21a      	sxth	r2, r3
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	801a      	strh	r2, [r3, #0]
    *z = (((int16_t)buffer[2]) << 8) | buffer[3];
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012b2:	789b      	ldrb	r3, [r3, #2]
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <HMC5883L_getMagData+0x88>)
 80012ba:	78db      	ldrb	r3, [r3, #3]
 80012bc:	b21b      	sxth	r3, r3
 80012be:	4313      	orrs	r3, r2
 80012c0:	b21a      	sxth	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	801a      	strh	r2, [r3, #0]
}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000094 	.word	0x20000094
 80012d4:	20000098 	.word	0x20000098
 80012d8:	200000a8 	.word	0x200000a8
 80012dc:	2000009e 	.word	0x2000009e

080012e0 <read_chip_id>:
*              and can be used to check whether communication is functioning.
* @param[in] - NONE.
* @return    - NO_ERR if chip_id is equal to 0x55, otherwise CHIP_ID_INVALID_ERR.
*/
static bmp_err_t read_chip_id (void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b086      	sub	sp, #24
 80012e4:	af04      	add	r7, sp, #16
	uint8_t out_buff = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	71bb      	strb	r3, [r7, #6]
	uint8_t ret_val = NO_ERR;
 80012ea:	2300      	movs	r3, #0
 80012ec:	71fb      	strb	r3, [r7, #7]

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CHIP_ID_REG, 1, &out_buff, 1, BMP_I2C_TIMEOUT);
 80012ee:	2301      	movs	r3, #1
 80012f0:	9302      	str	r3, [sp, #8]
 80012f2:	2301      	movs	r3, #1
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	1dbb      	adds	r3, r7, #6
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	2301      	movs	r3, #1
 80012fc:	22d0      	movs	r2, #208	; 0xd0
 80012fe:	21ef      	movs	r1, #239	; 0xef
 8001300:	4806      	ldr	r0, [pc, #24]	; (800131c <read_chip_id+0x3c>)
 8001302:	f004 fcab 	bl	8005c5c <HAL_I2C_Mem_Read>

	if (BMP_CHIP_ID_VAL != out_buff)
 8001306:	79bb      	ldrb	r3, [r7, #6]
 8001308:	2b55      	cmp	r3, #85	; 0x55
 800130a:	d001      	beq.n	8001310 <read_chip_id+0x30>
	{
		ret_val = CHIP_ID_INVALID_ERR;
 800130c:	2301      	movs	r3, #1
 800130e:	71fb      	strb	r3, [r7, #7]
	}

	return ret_val;
 8001310:	79fb      	ldrb	r3, [r7, #7]
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	200000a8 	.word	0x200000a8

08001320 <set_oss>:
* @param[in] - struct of type oss_t
* @param[in] - enum of type oss_ratio_t
* @return    - None
*/
static void set_oss (oss_t * oss, oss_ratio_t ratio)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af04      	add	r7, sp, #16
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	70fb      	strb	r3, [r7, #3]
	uint8_t in_buff[2] = {0};
 800132c:	2300      	movs	r3, #0
 800132e:	81bb      	strh	r3, [r7, #12]

	switch (ratio)
 8001330:	78fb      	ldrb	r3, [r7, #3]
 8001332:	2b03      	cmp	r3, #3
 8001334:	d81a      	bhi.n	800136c <set_oss+0x4c>
 8001336:	a201      	add	r2, pc, #4	; (adr r2, 800133c <set_oss+0x1c>)
 8001338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800133c:	0800134d 	.word	0x0800134d
 8001340:	08001355 	.word	0x08001355
 8001344:	0800135d 	.word	0x0800135d
 8001348:	08001365 	.word	0x08001365
	{
		case ULTRA_LOW_PWR_MODE:
		{
			oss->wait_time = BMP_OSS0_CONV_TIME;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2205      	movs	r2, #5
 8001350:	705a      	strb	r2, [r3, #1]
			break;
 8001352:	e00f      	b.n	8001374 <set_oss+0x54>
		}
		case STANDARD_MODE:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2208      	movs	r2, #8
 8001358:	705a      	strb	r2, [r3, #1]
			break;
 800135a:	e00b      	b.n	8001374 <set_oss+0x54>
		}
		case HIGH:
		{
			oss->wait_time = BMP_OSS2_CONV_TIME;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	220e      	movs	r2, #14
 8001360:	705a      	strb	r2, [r3, #1]
			break;
 8001362:	e007      	b.n	8001374 <set_oss+0x54>
		}
		case ULTRA_HIGH_RESOLUTION:
		{
			oss->wait_time = BMP_OSS3_CONV_TIME;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	221a      	movs	r2, #26
 8001368:	705a      	strb	r2, [r3, #1]
			break;
 800136a:	e003      	b.n	8001374 <set_oss+0x54>
		}
		default:
		{
			oss->wait_time = BMP_OSS1_CONV_TIME;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2208      	movs	r2, #8
 8001370:	705a      	strb	r2, [r3, #1]
			break;
 8001372:	bf00      	nop
		}
	}

	oss->ratio = ratio;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	78fa      	ldrb	r2, [r7, #3]
 8001378:	701a      	strb	r2, [r3, #0]

	//BMP_SET_I2CRW_REG (in_buff[1], BMP_CTRL_OSS_MASK(ratio));

	ratio = (ratio & 0x3) << 6;
 800137a:	78fb      	ldrb	r3, [r7, #3]
 800137c:	019b      	lsls	r3, r3, #6
 800137e:	70fb      	strb	r3, [r7, #3]
	in_buff[1] = ratio;
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, in_buff, 2, BMP_I2C_TIMEOUT );
 8001384:	2301      	movs	r3, #1
 8001386:	9302      	str	r3, [sp, #8]
 8001388:	2302      	movs	r3, #2
 800138a:	9301      	str	r3, [sp, #4]
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	9300      	str	r3, [sp, #0]
 8001392:	2301      	movs	r3, #1
 8001394:	22f4      	movs	r2, #244	; 0xf4
 8001396:	21ee      	movs	r1, #238	; 0xee
 8001398:	4803      	ldr	r0, [pc, #12]	; (80013a8 <set_oss+0x88>)
 800139a:	f004 fb65 	bl	8005a68 <HAL_I2C_Mem_Write>
}
 800139e:	bf00      	nop
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	200000a8 	.word	0x200000a8

080013ac <read_calib_data>:
*              This is used to compensate offset, temperature dependence and other parameters of the sensor.
* @param[in] - struct of type bmp_calib_param_t
* @return    - NO_ERR if read calibration data are valid otherwise READ_CALIB_ERR.
*/
static bmp_err_t read_calib_data (short * calib_data)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08e      	sub	sp, #56	; 0x38
 80013b0:	af04      	add	r7, sp, #16
 80013b2:	6078      	str	r0, [r7, #4]
	bmp_err_t ret_val = NO_ERR;
 80013b4:	2300      	movs	r3, #0
 80013b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t out_buff[BMP_CALIB_DATA_SIZE] = {0};
 80013ba:	2300      	movs	r3, #0
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	f107 0310 	add.w	r3, r7, #16
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
 80013cc:	821a      	strh	r2, [r3, #16]
	uint8_t i = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t j = 1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_CALIB_ADDR, 1, out_buff, BMP_CALIB_DATA_SIZE, BMP_I2C_TIMEOUT);
 80013da:	2301      	movs	r3, #1
 80013dc:	9302      	str	r3, [sp, #8]
 80013de:	2316      	movs	r3, #22
 80013e0:	9301      	str	r3, [sp, #4]
 80013e2:	f107 030c 	add.w	r3, r7, #12
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	2301      	movs	r3, #1
 80013ea:	22aa      	movs	r2, #170	; 0xaa
 80013ec:	21ef      	movs	r1, #239	; 0xef
 80013ee:	4828      	ldr	r0, [pc, #160]	; (8001490 <read_calib_data+0xe4>)
 80013f0:	f004 fc34 	bl	8005c5c <HAL_I2C_Mem_Read>

	// Store read calib data to bmp_calib struct.
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 80013f4:	2300      	movs	r3, #0
 80013f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80013fa:	e03e      	b.n	800147a <read_calib_data+0xce>
	{
		calib_data[i] = (out_buff[i * 2] << 8) | out_buff[j];
 80013fc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001406:	4413      	add	r3, r2
 8001408:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b219      	sxth	r1, r3
 8001410:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001414:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001418:	4413      	add	r3, r2
 800141a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 800141e:	b21a      	sxth	r2, r3
 8001420:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	4403      	add	r3, r0
 800142a:	430a      	orrs	r2, r1
 800142c:	b212      	sxth	r2, r2
 800142e:	801a      	strh	r2, [r3, #0]

		// checking that none of the words has the value 0 or 0xFFFF.
		if ((0 == calib_data[i]) | (-1 == calib_data[i]))
 8001430:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	4413      	add	r3, r2
 800143a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800143e:	2b00      	cmp	r3, #0
 8001440:	bf0c      	ite	eq
 8001442:	2301      	moveq	r3, #1
 8001444:	2300      	movne	r3, #0
 8001446:	b2da      	uxtb	r2, r3
 8001448:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	440b      	add	r3, r1
 8001452:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800145a:	bf0c      	ite	eq
 800145c:	2301      	moveq	r3, #1
 800145e:	2300      	movne	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	4313      	orrs	r3, r2
 8001464:	b2db      	uxtb	r3, r3
 8001466:	2b00      	cmp	r3, #0
 8001468:	d002      	beq.n	8001470 <read_calib_data+0xc4>
		{
			ret_val = GET_CALIB_ERR;
 800146a:	2302      	movs	r3, #2
 800146c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	for (i = 0; i <= BMP_CALIB_DATA_SIZE / 2; i++, j+2)
 8001470:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001474:	3301      	adds	r3, #1
 8001476:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800147a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800147e:	2b0b      	cmp	r3, #11
 8001480:	d9bc      	bls.n	80013fc <read_calib_data+0x50>
		}
	}

	return ret_val;
 8001482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001486:	4618      	mov	r0, r3
 8001488:	3728      	adds	r7, #40	; 0x28
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200000a8 	.word	0x200000a8

08001494 <bmp_init>:
* @brief:    - Performe initial sequence of BMP sensor
* @param[in] - pointer to struct of type bmp_calib_param_t
* @return    - None.
*/
void bmp_init (bmp_t * bmp)
{
 8001494:	b590      	push	{r4, r7, lr}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	memset(bmp, 0x00, sizeof(&bmp)); // clear bmp strut;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2204      	movs	r2, #4
 80014a0:	2100      	movs	r1, #0
 80014a2:	4618      	mov	r0, r3
 80014a4:	f00e f8da 	bl	800f65c <memset>
	bmp->err = read_chip_id ();      // check chip validity and I2C communication.
 80014a8:	687c      	ldr	r4, [r7, #4]
 80014aa:	f7ff ff19 	bl	80012e0 <read_chip_id>
 80014ae:	4603      	mov	r3, r0
 80014b0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	bmp->err = read_calib_data ((short *)&bmp->calib);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	687c      	ldr	r4, [r7, #4]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff77 	bl	80013ac <read_calib_data>
 80014be:	4603      	mov	r3, r0
 80014c0:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
	set_oss (&bmp->oss, STANDARD_MODE);       // set oversampling settings
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	3338      	adds	r3, #56	; 0x38
 80014c8:	2101      	movs	r1, #1
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff28 	bl	8001320 <set_oss>
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd90      	pop	{r4, r7, pc}

080014d8 <write_ut>:

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
}

void write_ut (void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_TEMP_CONV);
	out_buff[0] = BMP_SET_TEMP_CONV;
 80014de:	232e      	movs	r3, #46	; 0x2e
 80014e0:	713b      	strb	r3, [r7, #4]
	HAL_I2C_Mem_Write( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 80014e2:	2301      	movs	r3, #1
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	2301      	movs	r3, #1
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	9300      	str	r3, [sp, #0]
 80014ee:	2301      	movs	r3, #1
 80014f0:	22f4      	movs	r2, #244	; 0xf4
 80014f2:	21ee      	movs	r1, #238	; 0xee
 80014f4:	4803      	ldr	r0, [pc, #12]	; (8001504 <write_ut+0x2c>)
 80014f6:	f004 fab7 	bl	8005a68 <HAL_I2C_Mem_Write>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	200000a8 	.word	0x200000a8

08001508 <read_ut>:

int32_t read_ut (void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b086      	sub	sp, #24
 800150c:	af04      	add	r7, sp, #16
	uint8_t out_buff[2];
	HAL_I2C_Mem_Read ( &hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 2, BMP_I2C_TIMEOUT );
 800150e:	2301      	movs	r3, #1
 8001510:	9302      	str	r3, [sp, #8]
 8001512:	2302      	movs	r3, #2
 8001514:	9301      	str	r3, [sp, #4]
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	9300      	str	r3, [sp, #0]
 800151a:	2301      	movs	r3, #1
 800151c:	22f6      	movs	r2, #246	; 0xf6
 800151e:	21ef      	movs	r1, #239	; 0xef
 8001520:	4805      	ldr	r0, [pc, #20]	; (8001538 <read_ut+0x30>)
 8001522:	f004 fb9b 	bl	8005c5c <HAL_I2C_Mem_Read>

	return (out_buff[0] << BYTE_SHIFT) | out_buff[1];
 8001526:	793b      	ldrb	r3, [r7, #4]
 8001528:	021b      	lsls	r3, r3, #8
 800152a:	797a      	ldrb	r2, [r7, #5]
 800152c:	4313      	orrs	r3, r2
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000a8 	.word	0x200000a8

0800153c <get_temp>:
* @brief:    - Calc true temperature.
* @param[in] - pointer to struct of type bmp_t
* @return    - true temp.
*/
float get_temp(bmp_t * bmp)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
	int32_t X1 = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
	int32_t X2 = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	613b      	str	r3, [r7, #16]
	float temp = 0;
 800154c:	f04f 0300 	mov.w	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]

	X1 = (((int32_t)bmp->uncomp.temp - bmp->calib.AC6) * bmp->calib.AC5) >> 15;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fdc8 	bl	80010ec <__aeabi_f2iz>
 800155c:	4602      	mov	r2, r0
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	895b      	ldrh	r3, [r3, #10]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	687a      	ldr	r2, [r7, #4]
 8001566:	8912      	ldrh	r2, [r2, #8]
 8001568:	fb02 f303 	mul.w	r3, r2, r3
 800156c:	13db      	asrs	r3, r3, #15
 800156e:	617b      	str	r3, [r7, #20]
	X2 = (bmp->calib.MC << 11) / (X1 + bmp->calib.MD);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001576:	02da      	lsls	r2, r3, #11
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800157e:	4619      	mov	r1, r3
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	440b      	add	r3, r1
 8001584:	fb92 f3f3 	sdiv	r3, r2, r3
 8001588:	613b      	str	r3, [r7, #16]
	bmp->data.B5 = X1 + X2;
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	441a      	add	r2, r3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	631a      	str	r2, [r3, #48]	; 0x30
	temp = ((bmp->data.B5 + 8) >> 4) * 0.1f;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001598:	3308      	adds	r3, #8
 800159a:	111b      	asrs	r3, r3, #4
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff fb75 	bl	8000c8c <__aeabi_i2f>
 80015a2:	4603      	mov	r3, r0
 80015a4:	490e      	ldr	r1, [pc, #56]	; (80015e0 <get_temp+0xa4>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fbc4 	bl	8000d34 <__aeabi_fmul>
 80015ac:	4603      	mov	r3, r0
 80015ae:	60fb      	str	r3, [r7, #12]

	if ((temp <= BMP_MIN_TEMP_THRESHOLD) || (temp >= BMP_MAX_TEMP_THRESHOLD))
 80015b0:	490c      	ldr	r1, [pc, #48]	; (80015e4 <get_temp+0xa8>)
 80015b2:	68f8      	ldr	r0, [r7, #12]
 80015b4:	f7ff fd66 	bl	8001084 <__aeabi_fcmple>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d106      	bne.n	80015cc <get_temp+0x90>
 80015be:	490a      	ldr	r1, [pc, #40]	; (80015e8 <get_temp+0xac>)
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f7ff fd69 	bl	8001098 <__aeabi_fcmpge>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d003      	beq.n	80015d4 <get_temp+0x98>
	{
		bmp->err = GET_TEMP_ERR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2203      	movs	r2, #3
 80015d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return temp;
 80015d4:	68fb      	ldr	r3, [r7, #12]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	3dcccccd 	.word	0x3dcccccd
 80015e4:	c2200000 	.word	0xc2200000
 80015e8:	42aa0000 	.word	0x42aa0000

080015ec <write_up>:
	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
	return up;
}

void write_up (void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af04      	add	r7, sp, #16
	uint8_t out_buff[3] = {0};
 80015f2:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <write_up+0x38>)
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	803b      	strh	r3, [r7, #0]
 80015f8:	2300      	movs	r3, #0
 80015fa:	70bb      	strb	r3, [r7, #2]
	long up = 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	607b      	str	r3, [r7, #4]

	//BMP_SET_I2CRW_REG (out_buff[0], BMP_SET_PRESS_CONV);
	out_buff[0] = BMP_SET_PRESS_CONV;
 8001600:	2334      	movs	r3, #52	; 0x34
 8001602:	703b      	strb	r3, [r7, #0]
	HAL_I2C_Mem_Write ( &hi2c1, BMP_WRITE_ADDR, BMP_CTRL_REG, 1, out_buff, 1, BMP_I2C_TIMEOUT );
 8001604:	2301      	movs	r3, #1
 8001606:	9302      	str	r3, [sp, #8]
 8001608:	2301      	movs	r3, #1
 800160a:	9301      	str	r3, [sp, #4]
 800160c:	463b      	mov	r3, r7
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2301      	movs	r3, #1
 8001612:	22f4      	movs	r2, #244	; 0xf4
 8001614:	21ee      	movs	r1, #238	; 0xee
 8001616:	4804      	ldr	r0, [pc, #16]	; (8001628 <write_up+0x3c>)
 8001618:	f004 fa26 	bl	8005a68 <HAL_I2C_Mem_Write>
}
 800161c:	bf00      	nop
 800161e:	3708      	adds	r7, #8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	0800f898 	.word	0x0800f898
 8001628:	200000a8 	.word	0x200000a8

0800162c <read_up>:

int32_t read_up (oss_t oss)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b088      	sub	sp, #32
 8001630:	af04      	add	r7, sp, #16
 8001632:	80b8      	strh	r0, [r7, #4]
	uint8_t out_buff[3] = {0};
 8001634:	4b12      	ldr	r3, [pc, #72]	; (8001680 <read_up+0x54>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	813b      	strh	r3, [r7, #8]
 800163a:	2300      	movs	r3, #0
 800163c:	72bb      	strb	r3, [r7, #10]
	long up = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	60fb      	str	r3, [r7, #12]
	//Delay BMP_OSS1_CONV_TIME
	HAL_I2C_Mem_Read(&hi2c1, BMP_READ_ADDR, BMP_DATA_MSB_ADDR, 1, out_buff, 3, BMP_I2C_TIMEOUT);
 8001642:	2301      	movs	r3, #1
 8001644:	9302      	str	r3, [sp, #8]
 8001646:	2303      	movs	r3, #3
 8001648:	9301      	str	r3, [sp, #4]
 800164a:	f107 0308 	add.w	r3, r7, #8
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2301      	movs	r3, #1
 8001652:	22f6      	movs	r2, #246	; 0xf6
 8001654:	21ef      	movs	r1, #239	; 0xef
 8001656:	480b      	ldr	r0, [pc, #44]	; (8001684 <read_up+0x58>)
 8001658:	f004 fb00 	bl	8005c5c <HAL_I2C_Mem_Read>

	up = ((out_buff[0] << SHORT_SHIFT) + (out_buff[1] << BYTE_SHIFT) + out_buff[2]) >> (8 - oss.ratio);
 800165c:	7a3b      	ldrb	r3, [r7, #8]
 800165e:	041a      	lsls	r2, r3, #16
 8001660:	7a7b      	ldrb	r3, [r7, #9]
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	4413      	add	r3, r2
 8001666:	7aba      	ldrb	r2, [r7, #10]
 8001668:	441a      	add	r2, r3
 800166a:	793b      	ldrb	r3, [r7, #4]
 800166c:	f1c3 0308 	rsb	r3, r3, #8
 8001670:	fa42 f303 	asr.w	r3, r2, r3
 8001674:	60fb      	str	r3, [r7, #12]
	return up;
 8001676:	68fb      	ldr	r3, [r7, #12]
}
 8001678:	4618      	mov	r0, r3
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}
 8001680:	0800f898 	.word	0x0800f898
 8001684:	200000a8 	.word	0x200000a8

08001688 <get_pressure>:
* @brief:    - Calc true pressure.
* @param[in] - struct of type bmp_t
* @return    - true pressure in Pa.
*/
int32_t get_pressure(bmp_t bmp)
{
 8001688:	b084      	sub	sp, #16
 800168a:	b480      	push	{r7}
 800168c:	b089      	sub	sp, #36	; 0x24
 800168e:	af00      	add	r7, sp, #0
 8001690:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 8001694:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int32_t X1, X2, X3, B3, B6, p = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
	uint32_t B4, B7 = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	61bb      	str	r3, [r7, #24]

	B6 = bmp.data.B5 - 4000;
 80016a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80016a2:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80016a6:	617b      	str	r3, [r7, #20]
	X1 = (bmp.calib.B2 * (B6 * B6 / 0x1000)) / 0x800;
 80016a8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80016ac:	461a      	mov	r2, r3
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	fb03 f303 	mul.w	r3, r3, r3
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	da01      	bge.n	80016bc <get_pressure+0x34>
 80016b8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80016bc:	131b      	asrs	r3, r3, #12
 80016be:	fb03 f302 	mul.w	r3, r3, r2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	da01      	bge.n	80016ca <get_pressure+0x42>
 80016c6:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80016ca:	12db      	asrs	r3, r3, #11
 80016cc:	613b      	str	r3, [r7, #16]
	X2 = bmp.calib.AC2 * B6 / 0x800;
 80016ce:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80016d2:	461a      	mov	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	fb03 f302 	mul.w	r3, r3, r2
 80016da:	2b00      	cmp	r3, #0
 80016dc:	da01      	bge.n	80016e2 <get_pressure+0x5a>
 80016de:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80016e2:	12db      	asrs	r3, r3, #11
 80016e4:	60fb      	str	r3, [r7, #12]
	X3 = X1 + X2;
 80016e6:	693a      	ldr	r2, [r7, #16]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	60bb      	str	r3, [r7, #8]
	B3 = (((bmp.calib.AC1 * 4 + X3) << bmp.oss.ratio) +2) / 4;
 80016ee:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80016f2:	009a      	lsls	r2, r3, #2
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	4413      	add	r3, r2
 80016f8:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80016fc:	4093      	lsls	r3, r2
 80016fe:	3302      	adds	r3, #2
 8001700:	2b00      	cmp	r3, #0
 8001702:	da00      	bge.n	8001706 <get_pressure+0x7e>
 8001704:	3303      	adds	r3, #3
 8001706:	109b      	asrs	r3, r3, #2
 8001708:	607b      	str	r3, [r7, #4]
	X1 = bmp.calib.AC3 * B6 / 0x2000;
 800170a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 800170e:	461a      	mov	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	fb03 f302 	mul.w	r3, r3, r2
 8001716:	2b00      	cmp	r3, #0
 8001718:	da02      	bge.n	8001720 <get_pressure+0x98>
 800171a:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 800171e:	331f      	adds	r3, #31
 8001720:	135b      	asrs	r3, r3, #13
 8001722:	613b      	str	r3, [r7, #16]
	X2 = (bmp.calib.B1 * (B6 * B6 / 0x1000)) / 0x10000;
 8001724:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001728:	461a      	mov	r2, r3
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	fb03 f303 	mul.w	r3, r3, r3
 8001730:	2b00      	cmp	r3, #0
 8001732:	da01      	bge.n	8001738 <get_pressure+0xb0>
 8001734:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001738:	131b      	asrs	r3, r3, #12
 800173a:	fb03 f302 	mul.w	r3, r3, r2
 800173e:	2b00      	cmp	r3, #0
 8001740:	da02      	bge.n	8001748 <get_pressure+0xc0>
 8001742:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001746:	33ff      	adds	r3, #255	; 0xff
 8001748:	141b      	asrs	r3, r3, #16
 800174a:	60fb      	str	r3, [r7, #12]
	X3 = ((X1 + X2) + 2) / 0x4;
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4413      	add	r3, r2
 8001752:	3302      	adds	r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	da00      	bge.n	800175a <get_pressure+0xd2>
 8001758:	3303      	adds	r3, #3
 800175a:	109b      	asrs	r3, r3, #2
 800175c:	60bb      	str	r3, [r7, #8]
	B4 = bmp.calib.AC4 * (unsigned long)(X3 + 32768) / 0x8000;
 800175e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001760:	461a      	mov	r2, r3
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001768:	fb03 f302 	mul.w	r3, r3, r2
 800176c:	0bdb      	lsrs	r3, r3, #15
 800176e:	603b      	str	r3, [r7, #0]
	B7 = ((unsigned long)bmp.uncomp.press - B3) * (50000 >> bmp.oss.ratio);
 8001770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001772:	461a      	mov	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 800177c:	4611      	mov	r1, r2
 800177e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001782:	410a      	asrs	r2, r1
 8001784:	fb02 f303 	mul.w	r3, r2, r3
 8001788:	61bb      	str	r3, [r7, #24]

	if (B7 < 0x80000000)
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	2b00      	cmp	r3, #0
 800178e:	db06      	blt.n	800179e <get_pressure+0x116>
	{
		p = (B7 * 2) / B4;
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	005a      	lsls	r2, r3, #1
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	fbb2 f3f3 	udiv	r3, r2, r3
 800179a:	61fb      	str	r3, [r7, #28]
 800179c:	e005      	b.n	80017aa <get_pressure+0x122>
	}
	else
	{
		p = (B7 / B4) * 2;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	61fb      	str	r3, [r7, #28]
	}

	X1 = (p / 0x100 * (p / 0x100));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	da00      	bge.n	80017b2 <get_pressure+0x12a>
 80017b0:	33ff      	adds	r3, #255	; 0xff
 80017b2:	121b      	asrs	r3, r3, #8
 80017b4:	461a      	mov	r2, r3
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	da00      	bge.n	80017be <get_pressure+0x136>
 80017bc:	33ff      	adds	r3, #255	; 0xff
 80017be:	121b      	asrs	r3, r3, #8
 80017c0:	fb03 f302 	mul.w	r3, r3, r2
 80017c4:	613b      	str	r3, [r7, #16]
	X1 = (X1 * 3038) / 0x10000;
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	f640 32de 	movw	r2, #3038	; 0xbde
 80017cc:	fb02 f303 	mul.w	r3, r2, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	da02      	bge.n	80017da <get_pressure+0x152>
 80017d4:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80017d8:	33ff      	adds	r3, #255	; 0xff
 80017da:	141b      	asrs	r3, r3, #16
 80017dc:	613b      	str	r3, [r7, #16]
	X2 = (-7357 * p) / 0x10000;
 80017de:	69fb      	ldr	r3, [r7, #28]
 80017e0:	4a0e      	ldr	r2, [pc, #56]	; (800181c <get_pressure+0x194>)
 80017e2:	fb02 f303 	mul.w	r3, r2, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	da02      	bge.n	80017f0 <get_pressure+0x168>
 80017ea:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80017ee:	33ff      	adds	r3, #255	; 0xff
 80017f0:	141b      	asrs	r3, r3, #16
 80017f2:	60fb      	str	r3, [r7, #12]
	p = p + (X1 + X2 + 3791) / 0x10;
 80017f4:	693a      	ldr	r2, [r7, #16]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	4413      	add	r3, r2
 80017fa:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80017fe:	2b00      	cmp	r3, #0
 8001800:	da00      	bge.n	8001804 <get_pressure+0x17c>
 8001802:	330f      	adds	r3, #15
 8001804:	111b      	asrs	r3, r3, #4
 8001806:	461a      	mov	r2, r3
 8001808:	69fb      	ldr	r3, [r7, #28]
 800180a:	4413      	add	r3, r2
 800180c:	61fb      	str	r3, [r7, #28]

	return p;
 800180e:	69fb      	ldr	r3, [r7, #28]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3724      	adds	r7, #36	; 0x24
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	b004      	add	sp, #16
 800181a:	4770      	bx	lr
 800181c:	ffffe343 	.word	0xffffe343

08001820 <get_altitude>:
* @brief:    - Calc true altitude.
* @param[in] - struct of type bmp_t
* @return    - true pressure.
*/
float get_altitude (bmp_t * bmp)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
	float altitude = 0;
 8001828:	f04f 0300 	mov.w	r3, #0
 800182c:	60fb      	str	r3, [r7, #12]

	altitude = BMP_PRESS_CONST_COEFICIENT * (1.0f - pow((bmp->data.press / BMP_PRESS_CONST_SEA_LEVEL), (1/5.255)));
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fa2a 	bl	8000c8c <__aeabi_i2f>
 8001838:	4603      	mov	r3, r0
 800183a:	4923      	ldr	r1, [pc, #140]	; (80018c8 <get_altitude+0xa8>)
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff fb2d 	bl	8000e9c <__aeabi_fdiv>
 8001842:	4603      	mov	r3, r0
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fde7 	bl	8000418 <__aeabi_f2d>
 800184a:	a31b      	add	r3, pc, #108	; (adr r3, 80018b8 <get_altitude+0x98>)
 800184c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001850:	f00b fdf8 	bl	800d444 <pow>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	f04f 0000 	mov.w	r0, #0
 800185c:	491b      	ldr	r1, [pc, #108]	; (80018cc <get_altitude+0xac>)
 800185e:	f7fe fc7b 	bl	8000158 <__aeabi_dsub>
 8001862:	4602      	mov	r2, r0
 8001864:	460b      	mov	r3, r1
 8001866:	4610      	mov	r0, r2
 8001868:	4619      	mov	r1, r3
 800186a:	a315      	add	r3, pc, #84	; (adr r3, 80018c0 <get_altitude+0xa0>)
 800186c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001870:	f7fe fe2a 	bl	80004c8 <__aeabi_dmul>
 8001874:	4602      	mov	r2, r0
 8001876:	460b      	mov	r3, r1
 8001878:	4610      	mov	r0, r2
 800187a:	4619      	mov	r1, r3
 800187c:	f7ff f8fc 	bl	8000a78 <__aeabi_d2f>
 8001880:	4603      	mov	r3, r0
 8001882:	60fb      	str	r3, [r7, #12]

	if ((altitude <= BMP_MIN_ALT_THRESHOLD) || (altitude >= BMP_MAX_ALT_THRESHOLD))
 8001884:	4912      	ldr	r1, [pc, #72]	; (80018d0 <get_altitude+0xb0>)
 8001886:	68f8      	ldr	r0, [r7, #12]
 8001888:	f7ff fbfc 	bl	8001084 <__aeabi_fcmple>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d106      	bne.n	80018a0 <get_altitude+0x80>
 8001892:	4910      	ldr	r1, [pc, #64]	; (80018d4 <get_altitude+0xb4>)
 8001894:	68f8      	ldr	r0, [r7, #12]
 8001896:	f7ff fbff 	bl	8001098 <__aeabi_fcmpge>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d003      	beq.n	80018a8 <get_altitude+0x88>
	{
		bmp->err = GET_ALTITUDE_ERR;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2205      	movs	r2, #5
 80018a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	}

	return altitude;
 80018a8:	68fb      	ldr	r3, [r7, #12]
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	f3af 8000 	nop.w
 80018b8:	ccd9456c 	.word	0xccd9456c
 80018bc:	3fc85b95 	.word	0x3fc85b95
 80018c0:	00000000 	.word	0x00000000
 80018c4:	40e5a540 	.word	0x40e5a540
 80018c8:	47c5e680 	.word	0x47c5e680
 80018cc:	3ff00000 	.word	0x3ff00000
 80018d0:	c3fa0000 	.word	0xc3fa0000
 80018d4:	460ca000 	.word	0x460ca000

080018d8 <get_b_counter>:
int get_b_t_counter(void) {
	return b_t_counter;
}


int get_b_counter(void) {
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
	return b_counter;
 80018dc:	4b02      	ldr	r3, [pc, #8]	; (80018e8 <get_b_counter+0x10>)
 80018de:	681b      	ldr	r3, [r3, #0]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	200000a0 	.word	0x200000a0

080018ec <set_b_counter>:

void set_b_counter(unsigned int CLOCK_RATE) {
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]

	b_counter++;
 80018f4:	4b09      	ldr	r3, [pc, #36]	; (800191c <set_b_counter+0x30>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	3301      	adds	r3, #1
 80018fa:	4a08      	ldr	r2, [pc, #32]	; (800191c <set_b_counter+0x30>)
 80018fc:	6013      	str	r3, [r2, #0]
	if(b_counter > CLOCK_RATE) {
 80018fe:	4b07      	ldr	r3, [pc, #28]	; (800191c <set_b_counter+0x30>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	461a      	mov	r2, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4293      	cmp	r3, r2
 8001908:	d202      	bcs.n	8001910 <set_b_counter+0x24>
		b_counter = 0;
 800190a:	4b04      	ldr	r3, [pc, #16]	; (800191c <set_b_counter+0x30>)
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
	}
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	200000a0 	.word	0x200000a0

08001920 <request_range>:
static int u_counter;
char read;
char write = 1;
char error;

void request_range(void) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af02      	add	r7, sp, #8



		//char error = 1;

		unsigned char command = 0x51;
 8001926:	2351      	movs	r3, #81	; 0x51
 8001928:	71bb      	strb	r3, [r7, #6]
		char error = HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
 800192a:	1dba      	adds	r2, r7, #6
 800192c:	2364      	movs	r3, #100	; 0x64
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	2301      	movs	r3, #1
 8001932:	21e0      	movs	r1, #224	; 0xe0
 8001934:	4805      	ldr	r0, [pc, #20]	; (800194c <request_range+0x2c>)
 8001936:	f003 fd39 	bl	80053ac <HAL_I2C_Master_Transmit>
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
		//HAL_Delay(100);
		write = 0;
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <request_range+0x30>)
 8001940:	2200      	movs	r2, #0
 8001942:	701a      	strb	r2, [r3, #0]

}
 8001944:	bf00      	nop
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	200000a8 	.word	0x200000a8
 8001950:	20000000 	.word	0x20000000

08001954 <getRange>:

			//HAL_I2C_Master_Transmit(&hi2c1, 224, &command, 1, I2C_TIMEOUT);
int getRange (void)
				{
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af02      	add	r7, sp, #8
		//if (!error) {
			read = 0;
 800195a:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <getRange+0x34>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
			write = 1;
 8001960:	4b0a      	ldr	r3, [pc, #40]	; (800198c <getRange+0x38>)
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
			unsigned char range[2];
			HAL_I2C_Master_Receive(&hi2c1, 225, range, 2, I2C_TIMEOUT);
 8001966:	1d3a      	adds	r2, r7, #4
 8001968:	2364      	movs	r3, #100	; 0x64
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2302      	movs	r3, #2
 800196e:	21e1      	movs	r1, #225	; 0xe1
 8001970:	4807      	ldr	r0, [pc, #28]	; (8001990 <getRange+0x3c>)
 8001972:	f003 fe19 	bl	80055a8 <HAL_I2C_Master_Receive>
			return (range[0] << BYTE_SHIFT) | range[1];
 8001976:	793b      	ldrb	r3, [r7, #4]
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	797a      	ldrb	r2, [r7, #5]
 800197c:	4313      	orrs	r3, r2



	//return -1;

}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000e40 	.word	0x20000e40
 800198c:	20000000 	.word	0x20000000
 8001990:	200000a8 	.word	0x200000a8

08001994 <set_ucounter>:

void set_ucounter(unsigned int CLOCK_RATE) {
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]

	u_counter++;
 800199c:	4b09      	ldr	r3, [pc, #36]	; (80019c4 <set_ucounter+0x30>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	3301      	adds	r3, #1
 80019a2:	4a08      	ldr	r2, [pc, #32]	; (80019c4 <set_ucounter+0x30>)
 80019a4:	6013      	str	r3, [r2, #0]
	if(u_counter > CLOCK_RATE) {
 80019a6:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <set_ucounter+0x30>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	461a      	mov	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d202      	bcs.n	80019b8 <set_ucounter+0x24>
		u_counter = 0;
 80019b2:	4b04      	ldr	r3, [pc, #16]	; (80019c4 <set_ucounter+0x30>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
	}
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	bc80      	pop	{r7}
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	200000a4 	.word	0x200000a4

080019c8 <get_ucounter>:

int get_ucounter(void) {
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
	return u_counter;
 80019cc:	4b02      	ldr	r3, [pc, #8]	; (80019d8 <get_ucounter+0x10>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	200000a4 	.word	0x200000a4

080019dc <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80019ea:	4618      	mov	r0, r3
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <_ZSt4asinf>:
  using ::asin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  asin(float __x)
  { return __builtin_asinf(__x); }
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	f00b fdcd 	bl	800d59c <asinf>
 8001a02:	4603      	mov	r3, r0
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
 8001a16:	6839      	ldr	r1, [r7, #0]
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f00b fde5 	bl	800d5e8 <atan2f>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f00b fc9d 	bl	800d370 <cosf>
 8001a36:	4603      	mov	r3, r0
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	f00b fcc5 	bl	800d3d8 <sinf>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	4618      	mov	r0, r3
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}

08001a58 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	6878      	ldr	r0, [r7, #4]
 8001a62:	f00b fdc3 	bl	800d5ec <sqrtf>
 8001a66:	4603      	mov	r3, r0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f002 f91c 	bl	8003cb6 <_ZNSaIfED1Ev>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4618      	mov	r0, r3
 8001a82:	3708      	adds	r7, #8
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f002 f8ff 	bl	8003c96 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <_ZNSt6vectorIfSaIfEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ffeb 	bl	8001a88 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	0000      	movs	r0, r0
	...

08001ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac4:	f002 fdf6 	bl	80046b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(2000);
 8001ac8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001acc:	f002 fe54 	bl	8004778 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ad0:	f000 f8d4 	bl	8001c7c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad4:	f000 fbe0 	bl	8002298 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8001ad8:	f000 fbc0 	bl	800225c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8001adc:	f000 f91e 	bl	8001d1c <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8001ae0:	f000 fa1a 	bl	8001f18 <_ZL12MX_TIM2_Initv>
  MX_TIM1_Init();
 8001ae4:	f000 f94e 	bl	8001d84 <_ZL12MX_TIM1_Initv>
  MX_USART2_UART_Init();
 8001ae8:	f000 fb88 	bl	80021fc <_ZL19MX_USART2_UART_Initv>
  MX_TIM3_Init();
 8001aec:	f000 fa70 	bl	8001fd0 <_ZL12MX_TIM3_Initv>
  MX_TIM4_Init();
 8001af0:	f000 faf8 	bl	80020e4 <_ZL12MX_TIM4_Initv>
  MX_USART1_UART_Init();
 8001af4:	f000 fb54 	bl	80021a0 <_ZL19MX_USART1_UART_Initv>

  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart1, (uint8_t*)&cam_data, sizeof(cam_data));
 8001af8:	2209      	movs	r2, #9
 8001afa:	4951      	ldr	r1, [pc, #324]	; (8001c40 <main+0x180>)
 8001afc:	4851      	ldr	r0, [pc, #324]	; (8001c44 <main+0x184>)
 8001afe:	f007 f8a7 	bl	8008c50 <HAL_UART_Receive_DMA>
  //HAL_UART_Receive_DMA(&huart1, rx_buffer, sizeof(cam_data)-1);
  MPU6050_Baslat();
 8001b02:	f000 fc4d 	bl	80023a0 <_Z14MPU6050_Baslatv>
  bmp_init(&bmp);
 8001b06:	4850      	ldr	r0, [pc, #320]	; (8001c48 <main+0x188>)
 8001b08:	f7ff fcc4 	bl	8001494 <bmp_init>
  HMC5883L_initialize();
 8001b0c:	f7ff fb34 	bl	8001178 <HMC5883L_initialize>
  //Gyro kalibrasyon hatalarn hesapla.
  HAL_Delay(2000);
 8001b10:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b14:	f002 fe30 	bl	8004778 <HAL_Delay>
  //EKF.roll_bias=GyroErr(GYRO_X_ADDR)/14.375; EKF.pitch_bias=-1*GyroErr(GYRO_Y_ADDR)/14.375;
  GyroXh = GyroErr(GYRO_X_ADDR); GyroYh=GyroErr(GYRO_Y_ADDR); GyroZh=GyroErr(GYRO_Z_ADDR);
 8001b18:	201d      	movs	r0, #29
 8001b1a:	f001 fb19 	bl	8003150 <_Z7GyroErrh>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a4a      	ldr	r2, [pc, #296]	; (8001c4c <main+0x18c>)
 8001b22:	6013      	str	r3, [r2, #0]
 8001b24:	201f      	movs	r0, #31
 8001b26:	f001 fb13 	bl	8003150 <_Z7GyroErrh>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	4a48      	ldr	r2, [pc, #288]	; (8001c50 <main+0x190>)
 8001b2e:	6013      	str	r3, [r2, #0]
 8001b30:	2021      	movs	r0, #33	; 0x21
 8001b32:	f001 fb0d 	bl	8003150 <_Z7GyroErrh>
 8001b36:	4603      	mov	r3, r0
 8001b38:	4a46      	ldr	r2, [pc, #280]	; (8001c54 <main+0x194>)
 8001b3a:	6013      	str	r3, [r2, #0]
  AccXh = AccErr(ACC_X_ADDR)* .0078; AccYh = AccErr(ACC_Y_ADDR)* .0078; AccZh = AccErr(ACC_Z_ADDR)* .0078;
 8001b3c:	2032      	movs	r0, #50	; 0x32
 8001b3e:	f001 fb35 	bl	80031ac <_Z6AccErrh>
 8001b42:	4603      	mov	r3, r0
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7fe fc67 	bl	8000418 <__aeabi_f2d>
 8001b4a:	a33b      	add	r3, pc, #236	; (adr r3, 8001c38 <main+0x178>)
 8001b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b50:	f7fe fcba 	bl	80004c8 <__aeabi_dmul>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4610      	mov	r0, r2
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	f7fe ff8c 	bl	8000a78 <__aeabi_d2f>
 8001b60:	4603      	mov	r3, r0
 8001b62:	4a3d      	ldr	r2, [pc, #244]	; (8001c58 <main+0x198>)
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	2034      	movs	r0, #52	; 0x34
 8001b68:	f001 fb20 	bl	80031ac <_Z6AccErrh>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7fe fc52 	bl	8000418 <__aeabi_f2d>
 8001b74:	a330      	add	r3, pc, #192	; (adr r3, 8001c38 <main+0x178>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fca5 	bl	80004c8 <__aeabi_dmul>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	f7fe ff77 	bl	8000a78 <__aeabi_d2f>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4a33      	ldr	r2, [pc, #204]	; (8001c5c <main+0x19c>)
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	2036      	movs	r0, #54	; 0x36
 8001b92:	f001 fb0b 	bl	80031ac <_Z6AccErrh>
 8001b96:	4603      	mov	r3, r0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7fe fc3d 	bl	8000418 <__aeabi_f2d>
 8001b9e:	a326      	add	r3, pc, #152	; (adr r3, 8001c38 <main+0x178>)
 8001ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba4:	f7fe fc90 	bl	80004c8 <__aeabi_dmul>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4610      	mov	r0, r2
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f7fe ff62 	bl	8000a78 <__aeabi_d2f>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	4a2a      	ldr	r2, [pc, #168]	; (8001c60 <main+0x1a0>)
 8001bb8:	6013      	str	r3, [r2, #0]
  //AccYh = 0.96009*AccYh - 0.42592*AccXh + 0.0091315*AccZh + 0.042165;
  //AccZh = 0.0091315*AccYh - 0.072464*AccXh + 0.98549*AccZh + 0.08443;

  //vmeler degerlerini oku

  accX = AccOku(ACC_X_ADDR);
 8001bba:	2032      	movs	r0, #50	; 0x32
 8001bbc:	f000 ffae 	bl	8002b1c <_Z6AccOkuh>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff f862 	bl	8000c8c <__aeabi_i2f>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	4a26      	ldr	r2, [pc, #152]	; (8001c64 <main+0x1a4>)
 8001bcc:	6013      	str	r3, [r2, #0]
  accY = AccOku(ACC_Y_ADDR);
 8001bce:	2034      	movs	r0, #52	; 0x34
 8001bd0:	f000 ffa4 	bl	8002b1c <_Z6AccOkuh>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7ff f858 	bl	8000c8c <__aeabi_i2f>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	4a22      	ldr	r2, [pc, #136]	; (8001c68 <main+0x1a8>)
 8001be0:	6013      	str	r3, [r2, #0]
  accZ = AccOku(ACC_Z_ADDR);
 8001be2:	2036      	movs	r0, #54	; 0x36
 8001be4:	f000 ff9a 	bl	8002b1c <_Z6AccOkuh>
 8001be8:	4603      	mov	r3, r0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f84e 	bl	8000c8c <__aeabi_i2f>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	4a1e      	ldr	r2, [pc, #120]	; (8001c6c <main+0x1ac>)
 8001bf4:	6013      	str	r3, [r2, #0]
  EKF.PITCH_OFFSET = -1 * asin(accX/acctop)*rad2deg;
  EKF.ROLL_OFFSET  = -1 * asin(accY/acctop)*rad2deg;
  */

  //Kontrolc Timer'
  HAL_TIM_Base_Start_IT(&htim2);
 8001bf6:	481e      	ldr	r0, [pc, #120]	; (8001c70 <main+0x1b0>)
 8001bf8:	f005 fbf6 	bl	80073e8 <HAL_TIM_Base_Start_IT>

  //Micros timer
  HAL_TIM_Base_Start(&htim3);
 8001bfc:	481d      	ldr	r0, [pc, #116]	; (8001c74 <main+0x1b4>)
 8001bfe:	f005 fba9 	bl	8007354 <HAL_TIM_Base_Start>


  //PWM k timer'lar
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c02:	2100      	movs	r1, #0
 8001c04:	481c      	ldr	r0, [pc, #112]	; (8001c78 <main+0x1b8>)
 8001c06:	f005 fc91 	bl	800752c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001c0a:	2104      	movs	r1, #4
 8001c0c:	481a      	ldr	r0, [pc, #104]	; (8001c78 <main+0x1b8>)
 8001c0e:	f006 fdbd 	bl	800878c <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001c12:	2108      	movs	r1, #8
 8001c14:	4818      	ldr	r0, [pc, #96]	; (8001c78 <main+0x1b8>)
 8001c16:	f006 fdb9 	bl	800878c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001c1a:	210c      	movs	r1, #12
 8001c1c:	4816      	ldr	r0, [pc, #88]	; (8001c78 <main+0x1b8>)
 8001c1e:	f005 fc85 	bl	800752c <HAL_TIM_PWM_Start>

  //PPM Input Capture Kanallar
  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);
 8001c22:	2108      	movs	r1, #8
 8001c24:	4813      	ldr	r0, [pc, #76]	; (8001c74 <main+0x1b4>)
 8001c26:	f005 fd7b 	bl	8007720 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  SendTelem();
 8001c2a:	f000 ff2b 	bl	8002a84 <_Z9SendTelemv>
	  Check_Arm();
 8001c2e:	f000 fd4f 	bl	80026d0 <_Z9Check_Armv>
	  Check_Disarm();
 8001c32:	f000 fdb9 	bl	80027a8 <_Z12Check_Disarmv>
	  SendTelem();
 8001c36:	e7f8      	b.n	8001c2a <main+0x16a>
 8001c38:	8e8a71de 	.word	0x8e8a71de
 8001c3c:	3f7ff2e4 	.word	0x3f7ff2e4
 8001c40:	20000e00 	.word	0x20000e00
 8001c44:	2000021c 	.word	0x2000021c
 8001c48:	20000dc0 	.word	0x20000dc0
 8001c4c:	20000310 	.word	0x20000310
 8001c50:	20000314 	.word	0x20000314
 8001c54:	20000318 	.word	0x20000318
 8001c58:	2000031c 	.word	0x2000031c
 8001c5c:	20000320 	.word	0x20000320
 8001c60:	20000324 	.word	0x20000324
 8001c64:	200002ec 	.word	0x200002ec
 8001c68:	200002f0 	.word	0x200002f0
 8001c6c:	200002f4 	.word	0x200002f4
 8001c70:	20000144 	.word	0x20000144
 8001c74:	2000018c 	.word	0x2000018c
 8001c78:	200000fc 	.word	0x200000fc

08001c7c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b090      	sub	sp, #64	; 0x40
 8001c80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c82:	f107 0318 	add.w	r3, r7, #24
 8001c86:	2228      	movs	r2, #40	; 0x28
 8001c88:	2100      	movs	r1, #0
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f00d fce6 	bl	800f65c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
 8001c9c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ca6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cac:	2301      	movs	r3, #1
 8001cae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cb8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001cba:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cc0:	f107 0318 	add.w	r3, r7, #24
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f004 fedb 	bl	8006a80 <HAL_RCC_OscConfig>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	bf14      	ite	ne
 8001cd0:	2301      	movne	r3, #1
 8001cd2:	2300      	moveq	r3, #0
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001cda:	f001 ffd7 	bl	8003c8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cde:	230f      	movs	r3, #15
 8001ce0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001cea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001cf4:	1d3b      	adds	r3, r7, #4
 8001cf6:	2102      	movs	r1, #2
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f005 f941 	bl	8006f80 <HAL_RCC_ClockConfig>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	bf14      	ite	ne
 8001d04:	2301      	movne	r3, #1
 8001d06:	2300      	moveq	r3, #0
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001d0e:	f001 ffbd 	bl	8003c8c <Error_Handler>
  }
}
 8001d12:	bf00      	nop
 8001d14:	3740      	adds	r7, #64	; 0x40
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
	...

08001d1c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d20:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d22:	4a16      	ldr	r2, [pc, #88]	; (8001d7c <_ZL12MX_I2C1_Initv+0x60>)
 8001d24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001d26:	4b14      	ldr	r3, [pc, #80]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d28:	4a15      	ldr	r2, [pc, #84]	; (8001d80 <_ZL12MX_I2C1_Initv+0x64>)
 8001d2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001d2c:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001d32:	4b11      	ldr	r3, [pc, #68]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d38:	4b0f      	ldr	r3, [pc, #60]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001d3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d40:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d4c:	4b0a      	ldr	r3, [pc, #40]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d58:	4807      	ldr	r0, [pc, #28]	; (8001d78 <_ZL12MX_I2C1_Initv+0x5c>)
 8001d5a:	f003 f9e3 	bl	8005124 <HAL_I2C_Init>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	bf14      	ite	ne
 8001d64:	2301      	movne	r3, #1
 8001d66:	2300      	moveq	r3, #0
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 8001d6e:	f001 ff8d 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	200000a8 	.word	0x200000a8
 8001d7c:	40005400 	.word	0x40005400
 8001d80:	00061a80 	.word	0x00061a80

08001d84 <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b092      	sub	sp, #72	; 0x48
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	605a      	str	r2, [r3, #4]
 8001d9e:	609a      	str	r2, [r3, #8]
 8001da0:	60da      	str	r2, [r3, #12]
 8001da2:	611a      	str	r2, [r3, #16]
 8001da4:	615a      	str	r2, [r3, #20]
 8001da6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001da8:	1d3b      	adds	r3, r7, #4
 8001daa:	2220      	movs	r2, #32
 8001dac:	2100      	movs	r1, #0
 8001dae:	4618      	mov	r0, r3
 8001db0:	f00d fc54 	bl	800f65c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001db4:	4b56      	ldr	r3, [pc, #344]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001db6:	4a57      	ldr	r2, [pc, #348]	; (8001f14 <_ZL12MX_TIM1_Initv+0x190>)
 8001db8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001dba:	4b55      	ldr	r3, [pc, #340]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001dbc:	2247      	movs	r2, #71	; 0x47
 8001dbe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc0:	4b53      	ldr	r3, [pc, #332]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8001dc6:	4b52      	ldr	r3, [pc, #328]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001dc8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8001dcc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dce:	4b50      	ldr	r3, [pc, #320]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dd4:	4b4e      	ldr	r3, [pc, #312]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dda:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001de0:	484b      	ldr	r0, [pc, #300]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001de2:	f005 fb53 	bl	800748c <HAL_TIM_PWM_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	bf14      	ite	ne
 8001dec:	2301      	movne	r3, #1
 8001dee:	2300      	moveq	r3, #0
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <_ZL12MX_TIM1_Initv+0x76>
  {
    Error_Handler();
 8001df6:	f001 ff49 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001e06:	4619      	mov	r1, r3
 8001e08:	4841      	ldr	r0, [pc, #260]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001e0a:	f006 fd5d 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	bf14      	ite	ne
 8001e14:	2301      	movne	r3, #1
 8001e16:	2300      	moveq	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d001      	beq.n	8001e22 <_ZL12MX_TIM1_Initv+0x9e>
  {
    Error_Handler();
 8001e1e:	f001 ff35 	bl	8003c8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e22:	2360      	movs	r3, #96	; 0x60
 8001e24:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e36:	2300      	movs	r3, #0
 8001e38:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e42:	2200      	movs	r2, #0
 8001e44:	4619      	mov	r1, r3
 8001e46:	4832      	ldr	r0, [pc, #200]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001e48:	f005 ff0c 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	bf14      	ite	ne
 8001e52:	2301      	movne	r3, #1
 8001e54:	2300      	moveq	r3, #0
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <_ZL12MX_TIM1_Initv+0xdc>
  {
    Error_Handler();
 8001e5c:	f001 ff16 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e64:	2204      	movs	r2, #4
 8001e66:	4619      	mov	r1, r3
 8001e68:	4829      	ldr	r0, [pc, #164]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001e6a:	f005 fefb 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <_ZL12MX_TIM1_Initv+0xfe>
  {
    Error_Handler();
 8001e7e:	f001 ff05 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e86:	2208      	movs	r2, #8
 8001e88:	4619      	mov	r1, r3
 8001e8a:	4821      	ldr	r0, [pc, #132]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001e8c:	f005 feea 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	bf14      	ite	ne
 8001e96:	2301      	movne	r3, #1
 8001e98:	2300      	moveq	r3, #0
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <_ZL12MX_TIM1_Initv+0x120>
  {
    Error_Handler();
 8001ea0:	f001 fef4 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ea4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ea8:	220c      	movs	r2, #12
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4818      	ldr	r0, [pc, #96]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001eae:	f005 fed9 	bl	8007c64 <HAL_TIM_PWM_ConfigChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	bf14      	ite	ne
 8001eb8:	2301      	movne	r3, #1
 8001eba:	2300      	moveq	r3, #0
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <_ZL12MX_TIM1_Initv+0x142>
  {
    Error_Handler();
 8001ec2:	f001 fee3 	bl	8003c8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001eda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ede:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001ee4:	1d3b      	adds	r3, r7, #4
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4809      	ldr	r0, [pc, #36]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001eea:	f006 fd4b 	bl	8008984 <HAL_TIMEx_ConfigBreakDeadTime>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	bf14      	ite	ne
 8001ef4:	2301      	movne	r3, #1
 8001ef6:	2300      	moveq	r3, #0
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <_ZL12MX_TIM1_Initv+0x17e>
  {
    Error_Handler();
 8001efe:	f001 fec5 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f02:	4803      	ldr	r0, [pc, #12]	; (8001f10 <_ZL12MX_TIM1_Initv+0x18c>)
 8001f04:	f002 fa0e 	bl	8004324 <HAL_TIM_MspPostInit>

}
 8001f08:	bf00      	nop
 8001f0a:	3748      	adds	r7, #72	; 0x48
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	200000fc 	.word	0x200000fc
 8001f14:	40012c00 	.word	0x40012c00

08001f18 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	605a      	str	r2, [r3, #4]
 8001f28:	609a      	str	r2, [r3, #8]
 8001f2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f2c:	463b      	mov	r3, r7
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f34:	4b25      	ldr	r3, [pc, #148]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001f3c:	4b23      	ldr	r3, [pc, #140]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f3e:	2247      	movs	r2, #71	; 0x47
 8001f40:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f42:	4b22      	ldr	r3, [pc, #136]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1250;
 8001f48:	4b20      	ldr	r3, [pc, #128]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f4a:	f240 42e2 	movw	r2, #1250	; 0x4e2
 8001f4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f50:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f56:	4b1d      	ldr	r3, [pc, #116]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f5c:	481b      	ldr	r0, [pc, #108]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f5e:	f005 f9a9 	bl	80072b4 <HAL_TIM_Base_Init>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	bf14      	ite	ne
 8001f68:	2301      	movne	r3, #1
 8001f6a:	2300      	moveq	r3, #0
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001f72:	f001 fe8b 	bl	8003c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f7c:	f107 0308 	add.w	r3, r7, #8
 8001f80:	4619      	mov	r1, r3
 8001f82:	4812      	ldr	r0, [pc, #72]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001f84:	f005 ff2c 	bl	8007de0 <HAL_TIM_ConfigClockSource>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	bf14      	ite	ne
 8001f8e:	2301      	movne	r3, #1
 8001f90:	2300      	moveq	r3, #0
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001f98:	f001 fe78 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4808      	ldr	r0, [pc, #32]	; (8001fcc <_ZL12MX_TIM2_Initv+0xb4>)
 8001faa:	f006 fc8d 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	bf14      	ite	ne
 8001fb4:	2301      	movne	r3, #1
 8001fb6:	2300      	moveq	r3, #0
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d001      	beq.n	8001fc2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001fbe:	f001 fe65 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000144 	.word	0x20000144

08001fd0 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fd6:	f107 0318 	add.w	r3, r7, #24
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fe4:	f107 0310 	add.w	r3, r7, #16
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001fee:	463b      	mov	r3, r7
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]
 8001ff4:	605a      	str	r2, [r3, #4]
 8001ff6:	609a      	str	r2, [r3, #8]
 8001ff8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ffa:	4b38      	ldr	r3, [pc, #224]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8001ffc:	4a38      	ldr	r2, [pc, #224]	; (80020e0 <_ZL12MX_TIM3_Initv+0x110>)
 8001ffe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8002000:	4b36      	ldr	r3, [pc, #216]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002002:	2247      	movs	r2, #71	; 0x47
 8002004:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002006:	4b35      	ldr	r3, [pc, #212]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800200c:	4b33      	ldr	r3, [pc, #204]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 800200e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002012:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002014:	4b31      	ldr	r3, [pc, #196]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002016:	2200      	movs	r2, #0
 8002018:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201a:	4b30      	ldr	r3, [pc, #192]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002020:	482e      	ldr	r0, [pc, #184]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002022:	f005 f947 	bl	80072b4 <HAL_TIM_Base_Init>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	bf14      	ite	ne
 800202c:	2301      	movne	r3, #1
 800202e:	2300      	moveq	r3, #0
 8002030:	b2db      	uxtb	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <_ZL12MX_TIM3_Initv+0x6a>
  {
    Error_Handler();
 8002036:	f001 fe29 	bl	8003c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800203a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800203e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002040:	f107 0318 	add.w	r3, r7, #24
 8002044:	4619      	mov	r1, r3
 8002046:	4825      	ldr	r0, [pc, #148]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002048:	f005 feca 	bl	8007de0 <HAL_TIM_ConfigClockSource>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	bf14      	ite	ne
 8002052:	2301      	movne	r3, #1
 8002054:	2300      	moveq	r3, #0
 8002056:	b2db      	uxtb	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <_ZL12MX_TIM3_Initv+0x90>
  {
    Error_Handler();
 800205c:	f001 fe16 	bl	8003c8c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002060:	481e      	ldr	r0, [pc, #120]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 8002062:	f005 fb05 	bl	8007670 <HAL_TIM_IC_Init>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	bf14      	ite	ne
 800206c:	2301      	movne	r3, #1
 800206e:	2300      	moveq	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 8002076:	f001 fe09 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002082:	f107 0310 	add.w	r3, r7, #16
 8002086:	4619      	mov	r1, r3
 8002088:	4814      	ldr	r0, [pc, #80]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 800208a:	f006 fc1d 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf14      	ite	ne
 8002094:	2301      	movne	r3, #1
 8002096:	2300      	moveq	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <_ZL12MX_TIM3_Initv+0xd2>
  {
    Error_Handler();
 800209e:	f001 fdf5 	bl	8003c8c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80020a2:	2300      	movs	r3, #0
 80020a4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020a6:	2301      	movs	r3, #1
 80020a8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80020b2:	463b      	mov	r3, r7
 80020b4:	2208      	movs	r2, #8
 80020b6:	4619      	mov	r1, r3
 80020b8:	4808      	ldr	r0, [pc, #32]	; (80020dc <_ZL12MX_TIM3_Initv+0x10c>)
 80020ba:	f005 fd3f 	bl	8007b3c <HAL_TIM_IC_ConfigChannel>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	bf14      	ite	ne
 80020c4:	2301      	movne	r3, #1
 80020c6:	2300      	moveq	r3, #0
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <_ZL12MX_TIM3_Initv+0x102>
  {
    Error_Handler();
 80020ce:	f001 fddd 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	3728      	adds	r7, #40	; 0x28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	2000018c 	.word	0x2000018c
 80020e0:	40000400 	.word	0x40000400

080020e4 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ea:	f107 0308 	add.w	r3, r7, #8
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020f8:	463b      	mov	r3, r7
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002102:	4a26      	ldr	r2, [pc, #152]	; (800219c <_ZL12MX_TIM4_Initv+0xb8>)
 8002104:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000-1;
 8002106:	4b24      	ldr	r3, [pc, #144]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002108:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800210c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800210e:	4b22      	ldr	r3, [pc, #136]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000;
 8002114:	4b20      	ldr	r3, [pc, #128]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002116:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800211a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800211c:	4b1e      	ldr	r3, [pc, #120]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 800211e:	2200      	movs	r2, #0
 8002120:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002122:	4b1d      	ldr	r3, [pc, #116]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002128:	481b      	ldr	r0, [pc, #108]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 800212a:	f005 f8c3 	bl	80072b4 <HAL_TIM_Base_Init>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf14      	ite	ne
 8002134:	2301      	movne	r3, #1
 8002136:	2300      	moveq	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <_ZL12MX_TIM4_Initv+0x5e>
  {
    Error_Handler();
 800213e:	f001 fda5 	bl	8003c8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002142:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002146:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002148:	f107 0308 	add.w	r3, r7, #8
 800214c:	4619      	mov	r1, r3
 800214e:	4812      	ldr	r0, [pc, #72]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002150:	f005 fe46 	bl	8007de0 <HAL_TIM_ConfigClockSource>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	bf14      	ite	ne
 800215a:	2301      	movne	r3, #1
 800215c:	2300      	moveq	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <_ZL12MX_TIM4_Initv+0x84>
  {
    Error_Handler();
 8002164:	f001 fd92 	bl	8003c8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002168:	2300      	movs	r3, #0
 800216a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216c:	2300      	movs	r3, #0
 800216e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002170:	463b      	mov	r3, r7
 8002172:	4619      	mov	r1, r3
 8002174:	4808      	ldr	r0, [pc, #32]	; (8002198 <_ZL12MX_TIM4_Initv+0xb4>)
 8002176:	f006 fba7 	bl	80088c8 <HAL_TIMEx_MasterConfigSynchronization>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf14      	ite	ne
 8002180:	2301      	movne	r3, #1
 8002182:	2300      	moveq	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <_ZL12MX_TIM4_Initv+0xaa>
  {
    Error_Handler();
 800218a:	f001 fd7f 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200001d4 	.word	0x200001d4
 800219c:	40000800 	.word	0x40000800

080021a0 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021a4:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021a6:	4a14      	ldr	r2, [pc, #80]	; (80021f8 <_ZL19MX_USART1_UART_Initv+0x58>)
 80021a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021c6:	220c      	movs	r2, #12
 80021c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021d0:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021d6:	4807      	ldr	r0, [pc, #28]	; (80021f4 <_ZL19MX_USART1_UART_Initv+0x54>)
 80021d8:	f006 fc5b 	bl	8008a92 <HAL_UART_Init>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	bf14      	ite	ne
 80021e2:	2301      	movne	r3, #1
 80021e4:	2300      	moveq	r3, #0
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 80021ec:	f001 fd4e 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	2000021c 	.word	0x2000021c
 80021f8:	40013800 	.word	0x40013800

080021fc <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002200:	4b13      	ldr	r3, [pc, #76]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002202:	4a14      	ldr	r2, [pc, #80]	; (8002254 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8002206:	4b12      	ldr	r3, [pc, #72]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002208:	4a13      	ldr	r2, [pc, #76]	; (8002258 <_ZL19MX_USART2_UART_Initv+0x5c>)
 800220a:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800220c:	4b10      	ldr	r3, [pc, #64]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002212:	4b0f      	ldr	r3, [pc, #60]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002214:	2200      	movs	r2, #0
 8002216:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002218:	4b0d      	ldr	r3, [pc, #52]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800221a:	2200      	movs	r2, #0
 800221c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800221e:	4b0c      	ldr	r3, [pc, #48]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002220:	220c      	movs	r2, #12
 8002222:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002224:	4b0a      	ldr	r3, [pc, #40]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002226:	2200      	movs	r2, #0
 8002228:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 800222c:	2200      	movs	r2, #0
 800222e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002230:	4807      	ldr	r0, [pc, #28]	; (8002250 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002232:	f006 fc2e 	bl	8008a92 <HAL_UART_Init>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	bf14      	ite	ne
 800223c:	2301      	movne	r3, #1
 800223e:	2300      	moveq	r3, #0
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <_ZL19MX_USART2_UART_Initv+0x4e>
  {
    Error_Handler();
 8002246:	f001 fd21 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	2000025c 	.word	0x2000025c
 8002254:	40004400 	.word	0x40004400
 8002258:	000f4240 	.word	0x000f4240

0800225c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002262:	4b0c      	ldr	r3, [pc, #48]	; (8002294 <_ZL11MX_DMA_Initv+0x38>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	4a0b      	ldr	r2, [pc, #44]	; (8002294 <_ZL11MX_DMA_Initv+0x38>)
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6153      	str	r3, [r2, #20]
 800226e:	4b09      	ldr	r3, [pc, #36]	; (8002294 <_ZL11MX_DMA_Initv+0x38>)
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2100      	movs	r1, #0
 800227e:	200f      	movs	r0, #15
 8002280:	f002 fb75 	bl	800496e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002284:	200f      	movs	r0, #15
 8002286:	f002 fb8e 	bl	80049a6 <HAL_NVIC_EnableIRQ>

}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000

08002298 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229e:	f107 0310 	add.w	r3, r7, #16
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
 80022aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ac:	4b38      	ldr	r3, [pc, #224]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a37      	ldr	r2, [pc, #220]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022b2:	f043 0310 	orr.w	r3, r3, #16
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b35      	ldr	r3, [pc, #212]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0310 	and.w	r3, r3, #16
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022c4:	4b32      	ldr	r3, [pc, #200]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a31      	ldr	r2, [pc, #196]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022ca:	f043 0320 	orr.w	r3, r3, #32
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b2f      	ldr	r3, [pc, #188]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	4b2c      	ldr	r3, [pc, #176]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	4a2b      	ldr	r2, [pc, #172]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6193      	str	r3, [r2, #24]
 80022e8:	4b29      	ldr	r3, [pc, #164]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	4b26      	ldr	r3, [pc, #152]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4a25      	ldr	r2, [pc, #148]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	6193      	str	r3, [r2, #24]
 8002300:	4b23      	ldr	r3, [pc, #140]	; (8002390 <_ZL12MX_GPIO_Initv+0xf8>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800230c:	2200      	movs	r2, #0
 800230e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002312:	4820      	ldr	r0, [pc, #128]	; (8002394 <_ZL12MX_GPIO_Initv+0xfc>)
 8002314:	f002 fed4 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	2102      	movs	r1, #2
 800231c:	481e      	ldr	r0, [pc, #120]	; (8002398 <_ZL12MX_GPIO_Initv+0x100>)
 800231e:	f002 fecf 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002322:	2200      	movs	r2, #0
 8002324:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002328:	481c      	ldr	r0, [pc, #112]	; (800239c <_ZL12MX_GPIO_Initv+0x104>)
 800232a:	f002 fec9 	bl	80050c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800232e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002332:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002334:	2301      	movs	r3, #1
 8002336:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233c:	2302      	movs	r3, #2
 800233e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002340:	f107 0310 	add.w	r3, r7, #16
 8002344:	4619      	mov	r1, r3
 8002346:	4813      	ldr	r0, [pc, #76]	; (8002394 <_ZL12MX_GPIO_Initv+0xfc>)
 8002348:	f002 fd36 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800234c:	2302      	movs	r3, #2
 800234e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002350:	2301      	movs	r3, #1
 8002352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2302      	movs	r3, #2
 800235a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800235c:	f107 0310 	add.w	r3, r7, #16
 8002360:	4619      	mov	r1, r3
 8002362:	480d      	ldr	r0, [pc, #52]	; (8002398 <_ZL12MX_GPIO_Initv+0x100>)
 8002364:	f002 fd28 	bl	8004db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002368:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800236c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800236e:	2301      	movs	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	2302      	movs	r3, #2
 8002378:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800237a:	f107 0310 	add.w	r3, r7, #16
 800237e:	4619      	mov	r1, r3
 8002380:	4806      	ldr	r0, [pc, #24]	; (800239c <_ZL12MX_GPIO_Initv+0x104>)
 8002382:	f002 fd19 	bl	8004db8 <HAL_GPIO_Init>

}
 8002386:	bf00      	nop
 8002388:	3720      	adds	r7, #32
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40021000 	.word	0x40021000
 8002394:	40011000 	.word	0x40011000
 8002398:	40010c00 	.word	0x40010c00
 800239c:	40010800 	.word	0x40010800

080023a0 <_Z14MPU6050_Baslatv>:

/* USER CODE BEGIN 4 */
void MPU6050_Baslat(void) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af04      	add	r7, sp, #16
	uint8_t config = 0x00;
 80023a6:	2300      	movs	r3, #0
 80023a8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_POW_REG, 1, &config, 1, 5); //G registern aktif et
 80023aa:	2305      	movs	r3, #5
 80023ac:	9302      	str	r3, [sp, #8]
 80023ae:	2301      	movs	r3, #1
 80023b0:	9301      	str	r3, [sp, #4]
 80023b2:	1dfb      	adds	r3, r7, #7
 80023b4:	9300      	str	r3, [sp, #0]
 80023b6:	2301      	movs	r3, #1
 80023b8:	223e      	movs	r2, #62	; 0x3e
 80023ba:	21d0      	movs	r1, #208	; 0xd0
 80023bc:	4826      	ldr	r0, [pc, #152]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 80023be:	f003 fb53 	bl	8005a68 <HAL_I2C_Mem_Write>
	config = 0x18;
 80023c2:	2318      	movs	r3, #24
 80023c4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, GYRO_CONF_REG, 1, &config, 1, 5); //Gyro 250 d/s'ye ayarlandi.
 80023c6:	2305      	movs	r3, #5
 80023c8:	9302      	str	r3, [sp, #8]
 80023ca:	2301      	movs	r3, #1
 80023cc:	9301      	str	r3, [sp, #4]
 80023ce:	1dfb      	adds	r3, r7, #7
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	2301      	movs	r3, #1
 80023d4:	2216      	movs	r2, #22
 80023d6:	21d0      	movs	r1, #208	; 0xd0
 80023d8:	481f      	ldr	r0, [pc, #124]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 80023da:	f003 fb45 	bl	8005a68 <HAL_I2C_Mem_Write>
	config = 0x00;
 80023de:	2300      	movs	r3, #0
 80023e0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80023e2:	2305      	movs	r3, #5
 80023e4:	9302      	str	r3, [sp, #8]
 80023e6:	2301      	movs	r3, #1
 80023e8:	9301      	str	r3, [sp, #4]
 80023ea:	1dfb      	adds	r3, r7, #7
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	2301      	movs	r3, #1
 80023f0:	222d      	movs	r2, #45	; 0x2d
 80023f2:	21a6      	movs	r1, #166	; 0xa6
 80023f4:	4818      	ldr	r0, [pc, #96]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 80023f6:	f003 fb37 	bl	8005a68 <HAL_I2C_Mem_Write>
	config = 0x08;
 80023fa:	2308      	movs	r3, #8
 80023fc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2d, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 80023fe:	2305      	movs	r3, #5
 8002400:	9302      	str	r3, [sp, #8]
 8002402:	2301      	movs	r3, #1
 8002404:	9301      	str	r3, [sp, #4]
 8002406:	1dfb      	adds	r3, r7, #7
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2301      	movs	r3, #1
 800240c:	222d      	movs	r2, #45	; 0x2d
 800240e:	21a6      	movs	r1, #166	; 0xa6
 8002410:	4811      	ldr	r0, [pc, #68]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 8002412:	f003 fb29 	bl	8005a68 <HAL_I2C_Mem_Write>
	config = 0x0D;
 8002416:	230d      	movs	r3, #13
 8002418:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x2c, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 800241a:	2305      	movs	r3, #5
 800241c:	9302      	str	r3, [sp, #8]
 800241e:	2301      	movs	r3, #1
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	1dfb      	adds	r3, r7, #7
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	2301      	movs	r3, #1
 8002428:	222c      	movs	r2, #44	; 0x2c
 800242a:	21a6      	movs	r1, #166	; 0xa6
 800242c:	480a      	ldr	r0, [pc, #40]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 800242e:	f003 fb1b 	bl	8005a68 <HAL_I2C_Mem_Write>
	config = 0x01;
 8002432:	2301      	movs	r3, #1
 8002434:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t)ADXL345, 0x31, 1, &config, 1, 5); //Acc +-8g'ye ayarlandi.
 8002436:	2305      	movs	r3, #5
 8002438:	9302      	str	r3, [sp, #8]
 800243a:	2301      	movs	r3, #1
 800243c:	9301      	str	r3, [sp, #4]
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	2301      	movs	r3, #1
 8002444:	2231      	movs	r2, #49	; 0x31
 8002446:	21a6      	movs	r1, #166	; 0xa6
 8002448:	4803      	ldr	r0, [pc, #12]	; (8002458 <_Z14MPU6050_Baslatv+0xb8>)
 800244a:	f003 fb0d 	bl	8005a68 <HAL_I2C_Mem_Write>

	//config = 0x04; //0x04
	//HAL_I2C_Mem_Write(&hi2c1, (uint16_t)MPU6050, MPU6050_DLPF_REG, 1, &config, 1, 5); //Low Pass Filter 94 Hz'e ayarland


}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200000a8 	.word	0x200000a8
 800245c:	00000000 	.word	0x00000000

08002460 <_Z8MagCalibsss>:

void MagCalib(int16_t MAG_X,int16_t MAG_Y,int16_t MAG_Z) {
 8002460:	b5b0      	push	{r4, r5, r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	80fb      	strh	r3, [r7, #6]
 800246a:	460b      	mov	r3, r1
 800246c:	80bb      	strh	r3, [r7, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	807b      	strh	r3, [r7, #2]
	MAG_X_CALIB = 0.94941*MAG_X - 0.0029894*MAG_Y + 0.0042334*MAG_Z - 163.26;
 8002472:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002476:	4618      	mov	r0, r3
 8002478:	f7fd ffbc 	bl	80003f4 <__aeabi_i2d>
 800247c:	a366      	add	r3, pc, #408	; (adr r3, 8002618 <_Z8MagCalibsss+0x1b8>)
 800247e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002482:	f7fe f821 	bl	80004c8 <__aeabi_dmul>
 8002486:	4602      	mov	r2, r0
 8002488:	460b      	mov	r3, r1
 800248a:	4614      	mov	r4, r2
 800248c:	461d      	mov	r5, r3
 800248e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002492:	4618      	mov	r0, r3
 8002494:	f7fd ffae 	bl	80003f4 <__aeabi_i2d>
 8002498:	a361      	add	r3, pc, #388	; (adr r3, 8002620 <_Z8MagCalibsss+0x1c0>)
 800249a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249e:	f7fe f813 	bl	80004c8 <__aeabi_dmul>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4620      	mov	r0, r4
 80024a8:	4629      	mov	r1, r5
 80024aa:	f7fd fe55 	bl	8000158 <__aeabi_dsub>
 80024ae:	4602      	mov	r2, r0
 80024b0:	460b      	mov	r3, r1
 80024b2:	4614      	mov	r4, r2
 80024b4:	461d      	mov	r5, r3
 80024b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7fd ff9a 	bl	80003f4 <__aeabi_i2d>
 80024c0:	a359      	add	r3, pc, #356	; (adr r3, 8002628 <_Z8MagCalibsss+0x1c8>)
 80024c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c6:	f7fd ffff 	bl	80004c8 <__aeabi_dmul>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	4620      	mov	r0, r4
 80024d0:	4629      	mov	r1, r5
 80024d2:	f7fd fe43 	bl	800015c <__adddf3>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	4610      	mov	r0, r2
 80024dc:	4619      	mov	r1, r3
 80024de:	a354      	add	r3, pc, #336	; (adr r3, 8002630 <_Z8MagCalibsss+0x1d0>)
 80024e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024e4:	f7fd fe38 	bl	8000158 <__aeabi_dsub>
 80024e8:	4602      	mov	r2, r0
 80024ea:	460b      	mov	r3, r1
 80024ec:	4610      	mov	r0, r2
 80024ee:	4619      	mov	r1, r3
 80024f0:	f7fe fa9a 	bl	8000a28 <__aeabi_d2iz>
 80024f4:	4603      	mov	r3, r0
 80024f6:	b21a      	sxth	r2, r3
 80024f8:	4b59      	ldr	r3, [pc, #356]	; (8002660 <_Z8MagCalibsss+0x200>)
 80024fa:	801a      	strh	r2, [r3, #0]
	MAG_Y_CALIB = 0.94369*MAG_Y - 0.0029894*MAG_X + 0.010705*MAG_Z + 179.65;
 80024fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002500:	4618      	mov	r0, r3
 8002502:	f7fd ff77 	bl	80003f4 <__aeabi_i2d>
 8002506:	a34c      	add	r3, pc, #304	; (adr r3, 8002638 <_Z8MagCalibsss+0x1d8>)
 8002508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250c:	f7fd ffdc 	bl	80004c8 <__aeabi_dmul>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	4614      	mov	r4, r2
 8002516:	461d      	mov	r5, r3
 8002518:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800251c:	4618      	mov	r0, r3
 800251e:	f7fd ff69 	bl	80003f4 <__aeabi_i2d>
 8002522:	a33f      	add	r3, pc, #252	; (adr r3, 8002620 <_Z8MagCalibsss+0x1c0>)
 8002524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002528:	f7fd ffce 	bl	80004c8 <__aeabi_dmul>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4620      	mov	r0, r4
 8002532:	4629      	mov	r1, r5
 8002534:	f7fd fe10 	bl	8000158 <__aeabi_dsub>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4614      	mov	r4, r2
 800253e:	461d      	mov	r5, r3
 8002540:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fd ff55 	bl	80003f4 <__aeabi_i2d>
 800254a:	a33d      	add	r3, pc, #244	; (adr r3, 8002640 <_Z8MagCalibsss+0x1e0>)
 800254c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002550:	f7fd ffba 	bl	80004c8 <__aeabi_dmul>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4620      	mov	r0, r4
 800255a:	4629      	mov	r1, r5
 800255c:	f7fd fdfe 	bl	800015c <__adddf3>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	a337      	add	r3, pc, #220	; (adr r3, 8002648 <_Z8MagCalibsss+0x1e8>)
 800256a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256e:	f7fd fdf5 	bl	800015c <__adddf3>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4610      	mov	r0, r2
 8002578:	4619      	mov	r1, r3
 800257a:	f7fe fa55 	bl	8000a28 <__aeabi_d2iz>
 800257e:	4603      	mov	r3, r0
 8002580:	b21a      	sxth	r2, r3
 8002582:	4b38      	ldr	r3, [pc, #224]	; (8002664 <_Z8MagCalibsss+0x204>)
 8002584:	801a      	strh	r2, [r3, #0]
	MAG_Z_CALIB = 0.0042334*MAG_X + 0.010705*MAG_Y + 1.1163*MAG_Z - 139.67;
 8002586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800258a:	4618      	mov	r0, r3
 800258c:	f7fd ff32 	bl	80003f4 <__aeabi_i2d>
 8002590:	a325      	add	r3, pc, #148	; (adr r3, 8002628 <_Z8MagCalibsss+0x1c8>)
 8002592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002596:	f7fd ff97 	bl	80004c8 <__aeabi_dmul>
 800259a:	4602      	mov	r2, r0
 800259c:	460b      	mov	r3, r1
 800259e:	4614      	mov	r4, r2
 80025a0:	461d      	mov	r5, r3
 80025a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7fd ff24 	bl	80003f4 <__aeabi_i2d>
 80025ac:	a324      	add	r3, pc, #144	; (adr r3, 8002640 <_Z8MagCalibsss+0x1e0>)
 80025ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b2:	f7fd ff89 	bl	80004c8 <__aeabi_dmul>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	4620      	mov	r0, r4
 80025bc:	4629      	mov	r1, r5
 80025be:	f7fd fdcd 	bl	800015c <__adddf3>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4614      	mov	r4, r2
 80025c8:	461d      	mov	r5, r3
 80025ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f7fd ff10 	bl	80003f4 <__aeabi_i2d>
 80025d4:	a31e      	add	r3, pc, #120	; (adr r3, 8002650 <_Z8MagCalibsss+0x1f0>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f7fd ff75 	bl	80004c8 <__aeabi_dmul>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4620      	mov	r0, r4
 80025e4:	4629      	mov	r1, r5
 80025e6:	f7fd fdb9 	bl	800015c <__adddf3>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	a319      	add	r3, pc, #100	; (adr r3, 8002658 <_Z8MagCalibsss+0x1f8>)
 80025f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f8:	f7fd fdae 	bl	8000158 <__aeabi_dsub>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4610      	mov	r0, r2
 8002602:	4619      	mov	r1, r3
 8002604:	f7fe fa10 	bl	8000a28 <__aeabi_d2iz>
 8002608:	4603      	mov	r3, r0
 800260a:	b21a      	sxth	r2, r3
 800260c:	4b16      	ldr	r3, [pc, #88]	; (8002668 <_Z8MagCalibsss+0x208>)
 800260e:	801a      	strh	r2, [r3, #0]
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bdb0      	pop	{r4, r5, r7, pc}
 8002618:	148fd9fd 	.word	0x148fd9fd
 800261c:	3fee6191 	.word	0x3fee6191
 8002620:	e7825ab9 	.word	0xe7825ab9
 8002624:	3f687d39 	.word	0x3f687d39
 8002628:	a8d06e42 	.word	0xa8d06e42
 800262c:	3f71570a 	.word	0x3f71570a
 8002630:	eb851eb8 	.word	0xeb851eb8
 8002634:	40646851 	.word	0x40646851
 8002638:	5ef1fddf 	.word	0x5ef1fddf
 800263c:	3fee32b5 	.word	0x3fee32b5
 8002640:	c73abc94 	.word	0xc73abc94
 8002644:	3f85ec80 	.word	0x3f85ec80
 8002648:	cccccccd 	.word	0xcccccccd
 800264c:	406674cc 	.word	0x406674cc
 8002650:	63886595 	.word	0x63886595
 8002654:	3ff1dc5d 	.word	0x3ff1dc5d
 8002658:	a3d70a3d 	.word	0xa3d70a3d
 800265c:	40617570 	.word	0x40617570
 8002660:	20000e2a 	.word	0x20000e2a
 8002664:	20000e2c 	.word	0x20000e2c
 8002668:	20000e2e 	.word	0x20000e2e

0800266c <_Z9checkModei>:

void checkMode(int mod_ch) {
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	  if(mod_ch < 1400) {
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800267a:	da0d      	bge.n	8002698 <_Z9checkModei+0x2c>

		  controller.mod = STABILIZE;
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <_Z9checkModei+0x58>)
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
		  controller.z0 = EKF.alt_gnd;
 8002684:	4b10      	ldr	r3, [pc, #64]	; (80026c8 <_Z9checkModei+0x5c>)
 8002686:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800268a:	4a0e      	ldr	r2, [pc, #56]	; (80026c4 <_Z9checkModei+0x58>)
 800268c:	f8c2 317c 	str.w	r3, [r2, #380]	; 0x17c
		  controller.p_alt.reset();
 8002690:	480e      	ldr	r0, [pc, #56]	; (80026cc <_Z9checkModei+0x60>)
 8002692:	f00a fc39 	bl	800cf08 <_ZN3PID5resetEv>
	  }

	  else {
		  controller.mod = ALT_HOLD;
	  }
}
 8002696:	e011      	b.n	80026bc <_Z9checkModei+0x50>
	  else if (mod_ch >=1400 && mod_ch <1700) {
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 800269e:	db09      	blt.n	80026b4 <_Z9checkModei+0x48>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80026a6:	4293      	cmp	r3, r2
 80026a8:	dc04      	bgt.n	80026b4 <_Z9checkModei+0x48>
		  controller.mod = ALT_HOLD;
 80026aa:	4b06      	ldr	r3, [pc, #24]	; (80026c4 <_Z9checkModei+0x58>)
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 80026b2:	e003      	b.n	80026bc <_Z9checkModei+0x50>
		  controller.mod = ALT_HOLD;
 80026b4:	4b03      	ldr	r3, [pc, #12]	; (80026c4 <_Z9checkModei+0x58>)
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000768 	.word	0x20000768
 80026c8:	200004e0 	.word	0x200004e0
 80026cc:	20000b08 	.word	0x20000b08

080026d0 <_Z9Check_Armv>:

void Check_Arm() {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
	if(!armed) {
 80026d4:	4b29      	ldr	r3, [pc, #164]	; (800277c <_Z9Check_Armv+0xac>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	f083 0301 	eor.w	r3, r3, #1
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d049      	beq.n	8002776 <_Z9Check_Armv+0xa6>
		if((ch[2] < CH3_MIN + 100) && (ch[3] > 1700)) {
 80026e2:	4b27      	ldr	r3, [pc, #156]	; (8002780 <_Z9Check_Armv+0xb0>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f240 424b 	movw	r2, #1099	; 0x44b
 80026ea:	4293      	cmp	r3, r2
 80026ec:	dc3f      	bgt.n	800276e <_Z9Check_Armv+0x9e>
 80026ee:	4b24      	ldr	r3, [pc, #144]	; (8002780 <_Z9Check_Armv+0xb0>)
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80026f6:	4293      	cmp	r3, r2
 80026f8:	dd39      	ble.n	800276e <_Z9Check_Armv+0x9e>
				if(!arm_start){
 80026fa:	4b22      	ldr	r3, [pc, #136]	; (8002784 <_Z9Check_Armv+0xb4>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	f083 0301 	eor.w	r3, r3, #1
 8002702:	b2db      	uxtb	r3, r3
 8002704:	2b00      	cmp	r3, #0
 8002706:	d008      	beq.n	800271a <_Z9Check_Armv+0x4a>
					arm_timer = HAL_GetTick();
 8002708:	f002 f82c 	bl	8004764 <HAL_GetTick>
 800270c:	4603      	mov	r3, r0
 800270e:	461a      	mov	r2, r3
 8002710:	4b1d      	ldr	r3, [pc, #116]	; (8002788 <_Z9Check_Armv+0xb8>)
 8002712:	601a      	str	r2, [r3, #0]
					arm_start = true;
 8002714:	4b1b      	ldr	r3, [pc, #108]	; (8002784 <_Z9Check_Armv+0xb4>)
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - arm_timer > 3000) {
 800271a:	f002 f823 	bl	8004764 <HAL_GetTick>
 800271e:	4603      	mov	r3, r0
 8002720:	4a19      	ldr	r2, [pc, #100]	; (8002788 <_Z9Check_Armv+0xb8>)
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800272a:	4293      	cmp	r3, r2
 800272c:	bf8c      	ite	hi
 800272e:	2301      	movhi	r3, #1
 8002730:	2300      	movls	r3, #0
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b00      	cmp	r3, #0
 8002736:	d01e      	beq.n	8002776 <_Z9Check_Armv+0xa6>
					controller.pid_roll.reset();
 8002738:	4814      	ldr	r0, [pc, #80]	; (800278c <_Z9Check_Armv+0xbc>)
 800273a:	f00a fbe5 	bl	800cf08 <_ZN3PID5resetEv>
					controller.pid_pitch.reset();
 800273e:	4814      	ldr	r0, [pc, #80]	; (8002790 <_Z9Check_Armv+0xc0>)
 8002740:	f00a fbe2 	bl	800cf08 <_ZN3PID5resetEv>
					controller.pid_yaw.reset();
 8002744:	4813      	ldr	r0, [pc, #76]	; (8002794 <_Z9Check_Armv+0xc4>)
 8002746:	f00a fbdf 	bl	800cf08 <_ZN3PID5resetEv>
					armed = true;
 800274a:	4b0c      	ldr	r3, [pc, #48]	; (800277c <_Z9Check_Armv+0xac>)
 800274c:	2201      	movs	r2, #1
 800274e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8002750:	2201      	movs	r2, #1
 8002752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002756:	4810      	ldr	r0, [pc, #64]	; (8002798 <_Z9Check_Armv+0xc8>)
 8002758:	f002 fcb2 	bl	80050c0 <HAL_GPIO_WritePin>
					EKF.sb = 1e-3;
 800275c:	4b0f      	ldr	r3, [pc, #60]	; (800279c <_Z9Check_Armv+0xcc>)
 800275e:	4a10      	ldr	r2, [pc, #64]	; (80027a0 <_Z9Check_Armv+0xd0>)
 8002760:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
					EKF.Qa = 5e4;
 8002764:	4b0d      	ldr	r3, [pc, #52]	; (800279c <_Z9Check_Armv+0xcc>)
 8002766:	4a0f      	ldr	r2, [pc, #60]	; (80027a4 <_Z9Check_Armv+0xd4>)
 8002768:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
				if(HAL_GetTick() - arm_timer > 3000) {
 800276c:	e003      	b.n	8002776 <_Z9Check_Armv+0xa6>
				}

		}

		else {
			arm_start = false;
 800276e:	4b05      	ldr	r3, [pc, #20]	; (8002784 <_Z9Check_Armv+0xb4>)
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
		}
	}

}
 8002774:	e7ff      	b.n	8002776 <_Z9Check_Armv+0xa6>
 8002776:	bf00      	nop
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	20000d95 	.word	0x20000d95
 8002780:	20000d3c 	.word	0x20000d3c
 8002784:	20000d94 	.word	0x20000d94
 8002788:	20000d88 	.word	0x20000d88
 800278c:	20000910 	.word	0x20000910
 8002790:	200009b8 	.word	0x200009b8
 8002794:	20000a60 	.word	0x20000a60
 8002798:	40010800 	.word	0x40010800
 800279c:	200004e0 	.word	0x200004e0
 80027a0:	3a83126f 	.word	0x3a83126f
 80027a4:	47435000 	.word	0x47435000

080027a8 <_Z12Check_Disarmv>:

void Check_Disarm() {
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
	if(armed) {
 80027ac:	4b1f      	ldr	r3, [pc, #124]	; (800282c <_Z12Check_Disarmv+0x84>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d038      	beq.n	8002826 <_Z12Check_Disarmv+0x7e>
		if((ch[2] < 1100) && (ch[3] < 1100)) {
 80027b4:	4b1e      	ldr	r3, [pc, #120]	; (8002830 <_Z12Check_Disarmv+0x88>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	f240 424b 	movw	r2, #1099	; 0x44b
 80027bc:	4293      	cmp	r3, r2
 80027be:	dc2e      	bgt.n	800281e <_Z12Check_Disarmv+0x76>
 80027c0:	4b1b      	ldr	r3, [pc, #108]	; (8002830 <_Z12Check_Disarmv+0x88>)
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f240 424b 	movw	r2, #1099	; 0x44b
 80027c8:	4293      	cmp	r3, r2
 80027ca:	dc28      	bgt.n	800281e <_Z12Check_Disarmv+0x76>
				if(!disarm_start){
 80027cc:	4b19      	ldr	r3, [pc, #100]	; (8002834 <_Z12Check_Disarmv+0x8c>)
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	f083 0301 	eor.w	r3, r3, #1
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d008      	beq.n	80027ec <_Z12Check_Disarmv+0x44>
					disarm_timer = HAL_GetTick();
 80027da:	f001 ffc3 	bl	8004764 <HAL_GetTick>
 80027de:	4603      	mov	r3, r0
 80027e0:	461a      	mov	r2, r3
 80027e2:	4b15      	ldr	r3, [pc, #84]	; (8002838 <_Z12Check_Disarmv+0x90>)
 80027e4:	601a      	str	r2, [r3, #0]
					disarm_start = true;
 80027e6:	4b13      	ldr	r3, [pc, #76]	; (8002834 <_Z12Check_Disarmv+0x8c>)
 80027e8:	2201      	movs	r2, #1
 80027ea:	701a      	strb	r2, [r3, #0]
				}

				if(HAL_GetTick() - disarm_timer > 3000) {
 80027ec:	f001 ffba 	bl	8004764 <HAL_GetTick>
 80027f0:	4603      	mov	r3, r0
 80027f2:	4a11      	ldr	r2, [pc, #68]	; (8002838 <_Z12Check_Disarmv+0x90>)
 80027f4:	6812      	ldr	r2, [r2, #0]
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80027fc:	4293      	cmp	r3, r2
 80027fe:	bf8c      	ite	hi
 8002800:	2301      	movhi	r3, #1
 8002802:	2300      	movls	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00d      	beq.n	8002826 <_Z12Check_Disarmv+0x7e>
					armed = false;
 800280a:	4b08      	ldr	r3, [pc, #32]	; (800282c <_Z12Check_Disarmv+0x84>)
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8002810:	2200      	movs	r2, #0
 8002812:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002816:	4809      	ldr	r0, [pc, #36]	; (800283c <_Z12Check_Disarmv+0x94>)
 8002818:	f002 fc52 	bl	80050c0 <HAL_GPIO_WritePin>
				if(HAL_GetTick() - disarm_timer > 3000) {
 800281c:	e003      	b.n	8002826 <_Z12Check_Disarmv+0x7e>
				}

		}

		else {
			disarm_start = false;
 800281e:	4b05      	ldr	r3, [pc, #20]	; (8002834 <_Z12Check_Disarmv+0x8c>)
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002824:	e7ff      	b.n	8002826 <_Z12Check_Disarmv+0x7e>
 8002826:	bf00      	nop
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000d95 	.word	0x20000d95
 8002830:	20000d3c 	.word	0x20000d3c
 8002834:	20000d97 	.word	0x20000d97
 8002838:	20000d8c 	.word	0x20000d8c
 800283c:	40010800 	.word	0x40010800

08002840 <_Z9TelemPackv>:

void TelemPack() {
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
	  telem_pack.attitude.roll  = state.angles[0];
 8002844:	4b7e      	ldr	r3, [pc, #504]	; (8002a40 <_Z9TelemPackv+0x200>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a7e      	ldr	r2, [pc, #504]	; (8002a44 <_Z9TelemPackv+0x204>)
 800284a:	6013      	str	r3, [r2, #0]
	  telem_pack.attitude.pitch = state.angles[1];
 800284c:	4b7c      	ldr	r3, [pc, #496]	; (8002a40 <_Z9TelemPackv+0x200>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a7c      	ldr	r2, [pc, #496]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002852:	6053      	str	r3, [r2, #4]
	  telem_pack.attitude.yaw   = euler_angles.yaw;
 8002854:	4b7c      	ldr	r3, [pc, #496]	; (8002a48 <_Z9TelemPackv+0x208>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a7a      	ldr	r2, [pc, #488]	; (8002a44 <_Z9TelemPackv+0x204>)
 800285a:	6093      	str	r3, [r2, #8]

	  telem_pack.pwm.w1 = controller_output[0];
 800285c:	4b7b      	ldr	r3, [pc, #492]	; (8002a4c <_Z9TelemPackv+0x20c>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	b29a      	uxth	r2, r3
 8002862:	4b78      	ldr	r3, [pc, #480]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002864:	861a      	strh	r2, [r3, #48]	; 0x30
	  telem_pack.pwm.w2 = controller_output[1];
 8002866:	4b79      	ldr	r3, [pc, #484]	; (8002a4c <_Z9TelemPackv+0x20c>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	b29a      	uxth	r2, r3
 800286c:	4b75      	ldr	r3, [pc, #468]	; (8002a44 <_Z9TelemPackv+0x204>)
 800286e:	865a      	strh	r2, [r3, #50]	; 0x32
	  telem_pack.pwm.w3 = controller_output[2];
 8002870:	4b76      	ldr	r3, [pc, #472]	; (8002a4c <_Z9TelemPackv+0x20c>)
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	b29a      	uxth	r2, r3
 8002876:	4b73      	ldr	r3, [pc, #460]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002878:	869a      	strh	r2, [r3, #52]	; 0x34
	  telem_pack.pwm.w4 = controller_output[3];
 800287a:	4b74      	ldr	r3, [pc, #464]	; (8002a4c <_Z9TelemPackv+0x20c>)
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	b29a      	uxth	r2, r3
 8002880:	4b70      	ldr	r3, [pc, #448]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002882:	86da      	strh	r2, [r3, #54]	; 0x36

	  telem_pack.attitude_des.roll  = controller.roll_des;
 8002884:	4b72      	ldr	r3, [pc, #456]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002886:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800288a:	4a6e      	ldr	r2, [pc, #440]	; (8002a44 <_Z9TelemPackv+0x204>)
 800288c:	60d3      	str	r3, [r2, #12]
	  telem_pack.attitude_des.pitch = controller.pitch_des;
 800288e:	4b70      	ldr	r3, [pc, #448]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002890:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8002894:	4a6b      	ldr	r2, [pc, #428]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002896:	6113      	str	r3, [r2, #16]
	  telem_pack.attitude_des.yaw   = 0;
 8002898:	4b6a      	ldr	r3, [pc, #424]	; (8002a44 <_Z9TelemPackv+0x204>)
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	615a      	str	r2, [r3, #20]

	  telem_pack.attitude_rate.roll  = state.rates[0];
 80028a0:	4b67      	ldr	r3, [pc, #412]	; (8002a40 <_Z9TelemPackv+0x200>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	4a67      	ldr	r2, [pc, #412]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028a6:	6193      	str	r3, [r2, #24]
	  telem_pack.attitude_rate.pitch = state.rates[1];
 80028a8:	4b65      	ldr	r3, [pc, #404]	; (8002a40 <_Z9TelemPackv+0x200>)
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	4a65      	ldr	r2, [pc, #404]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028ae:	61d3      	str	r3, [r2, #28]
	  telem_pack.attitude_rate.yaw 	 = state.rates[2];
 80028b0:	4b63      	ldr	r3, [pc, #396]	; (8002a40 <_Z9TelemPackv+0x200>)
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	4a63      	ldr	r2, [pc, #396]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028b6:	6213      	str	r3, [r2, #32]

	  telem_pack.attitude_rate_des.roll =  state_des.rates[0];
 80028b8:	4b66      	ldr	r3, [pc, #408]	; (8002a54 <_Z9TelemPackv+0x214>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	4a61      	ldr	r2, [pc, #388]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028be:	6253      	str	r3, [r2, #36]	; 0x24
	  telem_pack.attitude_rate_des.pitch = state_des.rates[1];
 80028c0:	4b64      	ldr	r3, [pc, #400]	; (8002a54 <_Z9TelemPackv+0x214>)
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	4a5f      	ldr	r2, [pc, #380]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028c6:	6293      	str	r3, [r2, #40]	; 0x28

	  telem_pack.ekf.roll_acc  = EKF.roll_acc;
 80028c8:	4b63      	ldr	r3, [pc, #396]	; (8002a58 <_Z9TelemPackv+0x218>)
 80028ca:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80028ce:	4a5d      	ldr	r2, [pc, #372]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028d0:	6393      	str	r3, [r2, #56]	; 0x38
	  telem_pack.ekf.pitch_acc = EKF.pitch_acc;
 80028d2:	4b61      	ldr	r3, [pc, #388]	; (8002a58 <_Z9TelemPackv+0x218>)
 80028d4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 80028d8:	4a5a      	ldr	r2, [pc, #360]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028da:	63d3      	str	r3, [r2, #60]	; 0x3c

	  telem_pack.ekf.roll_gyro  = gyroX;
 80028dc:	4b5f      	ldr	r3, [pc, #380]	; (8002a5c <_Z9TelemPackv+0x21c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a58      	ldr	r2, [pc, #352]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028e2:	6413      	str	r3, [r2, #64]	; 0x40
	  telem_pack.ekf.pitch_gyro = gyroY;
 80028e4:	4b5e      	ldr	r3, [pc, #376]	; (8002a60 <_Z9TelemPackv+0x220>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a56      	ldr	r2, [pc, #344]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028ea:	6453      	str	r3, [r2, #68]	; 0x44

	  telem_pack.ekf.roll_comp =  EKF.roll_comp;
 80028ec:	4b5a      	ldr	r3, [pc, #360]	; (8002a58 <_Z9TelemPackv+0x218>)
 80028ee:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80028f2:	4a54      	ldr	r2, [pc, #336]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028f4:	6493      	str	r3, [r2, #72]	; 0x48
	  telem_pack.ekf.pitch_comp = EKF.pitch_comp;
 80028f6:	4b58      	ldr	r3, [pc, #352]	; (8002a58 <_Z9TelemPackv+0x218>)
 80028f8:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80028fc:	4a51      	ldr	r2, [pc, #324]	; (8002a44 <_Z9TelemPackv+0x204>)
 80028fe:	64d3      	str	r3, [r2, #76]	; 0x4c

	  telem_pack.ekf.roll_ekf =  EKF.roll_ekf;
 8002900:	4b55      	ldr	r3, [pc, #340]	; (8002a58 <_Z9TelemPackv+0x218>)
 8002902:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8002906:	4a4f      	ldr	r2, [pc, #316]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002908:	6513      	str	r3, [r2, #80]	; 0x50
	  telem_pack.ekf.pitch_ekf = EKF.pitch_ekf;
 800290a:	4b53      	ldr	r3, [pc, #332]	; (8002a58 <_Z9TelemPackv+0x218>)
 800290c:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002910:	4a4c      	ldr	r2, [pc, #304]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002912:	6553      	str	r3, [r2, #84]	; 0x54

	  telem_pack.pid_roll.P = controller.pid_roll.P;
 8002914:	4b4e      	ldr	r3, [pc, #312]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002916:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 800291a:	4a4a      	ldr	r2, [pc, #296]	; (8002a44 <_Z9TelemPackv+0x204>)
 800291c:	6593      	str	r3, [r2, #88]	; 0x58
	  telem_pack.pid_roll.I = controller.pid_roll.I;
 800291e:	4b4c      	ldr	r3, [pc, #304]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002920:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8002924:	4a47      	ldr	r2, [pc, #284]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002926:	65d3      	str	r3, [r2, #92]	; 0x5c
	  telem_pack.pid_roll.D = controller.pid_roll.D;
 8002928:	4b49      	ldr	r3, [pc, #292]	; (8002a50 <_Z9TelemPackv+0x210>)
 800292a:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800292e:	4a45      	ldr	r2, [pc, #276]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002930:	6613      	str	r3, [r2, #96]	; 0x60
	  telem_pack.pid_roll.pd_roll_sat_buf = controller.pid_roll.pd_roll_sat_buf;
 8002932:	4b47      	ldr	r3, [pc, #284]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002934:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002938:	4a42      	ldr	r2, [pc, #264]	; (8002a44 <_Z9TelemPackv+0x204>)
 800293a:	6653      	str	r3, [r2, #100]	; 0x64

	  telem_pack.pid_pitch.P = controller.pid_pitch.P;
 800293c:	4b44      	ldr	r3, [pc, #272]	; (8002a50 <_Z9TelemPackv+0x210>)
 800293e:	f8d3 32dc 	ldr.w	r3, [r3, #732]	; 0x2dc
 8002942:	4a40      	ldr	r2, [pc, #256]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002944:	6693      	str	r3, [r2, #104]	; 0x68
	  telem_pack.pid_pitch.I = controller.pid_pitch.I;
 8002946:	4b42      	ldr	r3, [pc, #264]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002948:	f8d3 32e0 	ldr.w	r3, [r3, #736]	; 0x2e0
 800294c:	4a3d      	ldr	r2, [pc, #244]	; (8002a44 <_Z9TelemPackv+0x204>)
 800294e:	66d3      	str	r3, [r2, #108]	; 0x6c
	  telem_pack.pid_pitch.D = controller.pid_pitch.D;
 8002950:	4b3f      	ldr	r3, [pc, #252]	; (8002a50 <_Z9TelemPackv+0x210>)
 8002952:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8002956:	4a3b      	ldr	r2, [pc, #236]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002958:	6713      	str	r3, [r2, #112]	; 0x70
	  telem_pack.pid_pitch.pd_roll_sat_buf = controller.pid_pitch.pd_roll_sat_buf;
 800295a:	4b3d      	ldr	r3, [pc, #244]	; (8002a50 <_Z9TelemPackv+0x210>)
 800295c:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8002960:	4a38      	ldr	r2, [pc, #224]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002962:	6753      	str	r3, [r2, #116]	; 0x74

	  telem_pack.sonar_alt = EKF.sonar_alt;
 8002964:	4b3c      	ldr	r3, [pc, #240]	; (8002a58 <_Z9TelemPackv+0x218>)
 8002966:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800296a:	4a36      	ldr	r2, [pc, #216]	; (8002a44 <_Z9TelemPackv+0x204>)
 800296c:	6793      	str	r3, [r2, #120]	; 0x78
	  telem_pack.velocity_body.z = EKF.vz;
 800296e:	4b3a      	ldr	r3, [pc, #232]	; (8002a58 <_Z9TelemPackv+0x218>)
 8002970:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8002974:	4a33      	ldr	r2, [pc, #204]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002976:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	  telem_pack.position_body.z = EKF.alt_gnd;
 800297a:	4b37      	ldr	r3, [pc, #220]	; (8002a58 <_Z9TelemPackv+0x218>)
 800297c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 8002980:	4a30      	ldr	r2, [pc, #192]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002982:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	  telem_pack.cam_data.detected = cam_data_20.detected;
 8002986:	4b37      	ldr	r3, [pc, #220]	; (8002a64 <_Z9TelemPackv+0x224>)
 8002988:	781a      	ldrb	r2, [r3, #0]
 800298a:	4b2e      	ldr	r3, [pc, #184]	; (8002a44 <_Z9TelemPackv+0x204>)
 800298c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	  telem_pack.cam_data.x = cam_data_20.x;
 8002990:	4b34      	ldr	r3, [pc, #208]	; (8002a64 <_Z9TelemPackv+0x224>)
 8002992:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8002996:	b21a      	sxth	r2, r3
 8002998:	4b2a      	ldr	r3, [pc, #168]	; (8002a44 <_Z9TelemPackv+0x204>)
 800299a:	f8a3 209d 	strh.w	r2, [r3, #157]	; 0x9d
	  telem_pack.cam_data.y = cam_data_20.y;
 800299e:	4b31      	ldr	r3, [pc, #196]	; (8002a64 <_Z9TelemPackv+0x224>)
 80029a0:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 80029a4:	b21a      	sxth	r2, r3
 80029a6:	4b27      	ldr	r3, [pc, #156]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029a8:	f8a3 209f 	strh.w	r2, [r3, #159]	; 0x9f
	  telem_pack.cam_data.z_cam = cam_data_20.z_cam;
 80029ac:	4b2d      	ldr	r3, [pc, #180]	; (8002a64 <_Z9TelemPackv+0x224>)
 80029ae:	f9b3 3005 	ldrsh.w	r3, [r3, #5]
 80029b2:	b21a      	sxth	r2, r3
 80029b4:	4b23      	ldr	r3, [pc, #140]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029b6:	f8a3 20a1 	strh.w	r2, [r3, #161]	; 0xa1


	  telem_pack.position_body.x = EKF.xpos;
 80029ba:	4b27      	ldr	r3, [pc, #156]	; (8002a58 <_Z9TelemPackv+0x218>)
 80029bc:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80029c0:	4a20      	ldr	r2, [pc, #128]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029c2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	  telem_pack.velocity_body.x = EKF.vx;
 80029c6:	4b24      	ldr	r3, [pc, #144]	; (8002a58 <_Z9TelemPackv+0x218>)
 80029c8:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 80029cc:	4a1d      	ldr	r2, [pc, #116]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029ce:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
	  //telem_pack.position_body.y = EKF.ypos;

	  telem_pack.alt_thr = controller.alt_thr;
 80029d2:	4b1f      	ldr	r3, [pc, #124]	; (8002a50 <_Z9TelemPackv+0x210>)
 80029d4:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
 80029d8:	4a1a      	ldr	r2, [pc, #104]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029da:	67d3      	str	r3, [r2, #124]	; 0x7c

	  telem_pack.time_millis = HAL_GetTick();
 80029dc:	f001 fec2 	bl	8004764 <HAL_GetTick>
 80029e0:	4603      	mov	r3, r0
 80029e2:	4a18      	ldr	r2, [pc, #96]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

	  telem_pack.acc.x = accXc;
 80029e8:	4b1f      	ldr	r3, [pc, #124]	; (8002a68 <_Z9TelemPackv+0x228>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	4b15      	ldr	r3, [pc, #84]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029ee:	f8c3 20a5 	str.w	r2, [r3, #165]	; 0xa5
	  telem_pack.acc.y = accYc;
 80029f2:	4b1e      	ldr	r3, [pc, #120]	; (8002a6c <_Z9TelemPackv+0x22c>)
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4b13      	ldr	r3, [pc, #76]	; (8002a44 <_Z9TelemPackv+0x204>)
 80029f8:	f8c3 20a9 	str.w	r2, [r3, #169]	; 0xa9
	  telem_pack.acc.z = accZc;
 80029fc:	4b1c      	ldr	r3, [pc, #112]	; (8002a70 <_Z9TelemPackv+0x230>)
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002a02:	f8c3 20ad 	str.w	r2, [r3, #173]	; 0xad

	  telem_pack.mag.x = MAG_X;
 8002a06:	4b1b      	ldr	r3, [pc, #108]	; (8002a74 <_Z9TelemPackv+0x234>)
 8002a08:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a0c:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002a0e:	f8a3 20b1 	strh.w	r2, [r3, #177]	; 0xb1
	  telem_pack.mag.y = MAG_Y;
 8002a12:	4b19      	ldr	r3, [pc, #100]	; (8002a78 <_Z9TelemPackv+0x238>)
 8002a14:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a18:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002a1a:	f8a3 20b3 	strh.w	r2, [r3, #179]	; 0xb3
	  telem_pack.mag.z = MAG_Z;
 8002a1e:	4b17      	ldr	r3, [pc, #92]	; (8002a7c <_Z9TelemPackv+0x23c>)
 8002a20:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002a24:	4b07      	ldr	r3, [pc, #28]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002a26:	f8a3 20b5 	strh.w	r2, [r3, #181]	; 0xb5
	  memcpy(buf,&telem_pack,sizeof(telem_pack));
 8002a2a:	4a15      	ldr	r2, [pc, #84]	; (8002a80 <_Z9TelemPackv+0x240>)
 8002a2c:	4b05      	ldr	r3, [pc, #20]	; (8002a44 <_Z9TelemPackv+0x204>)
 8002a2e:	4610      	mov	r0, r2
 8002a30:	4619      	mov	r1, r3
 8002a32:	23b7      	movs	r3, #183	; 0xb7
 8002a34:	461a      	mov	r2, r3
 8002a36:	f00c fde9 	bl	800f60c <memcpy>
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	2000034c 	.word	0x2000034c
 8002a44:	20000370 	.word	0x20000370
 8002a48:	20000e18 	.word	0x20000e18
 8002a4c:	20000d08 	.word	0x20000d08
 8002a50:	20000768 	.word	0x20000768
 8002a54:	20000328 	.word	0x20000328
 8002a58:	200004e0 	.word	0x200004e0
 8002a5c:	200002e0 	.word	0x200002e0
 8002a60:	200002e4 	.word	0x200002e4
 8002a64:	20000e0c 	.word	0x20000e0c
 8002a68:	200002f8 	.word	0x200002f8
 8002a6c:	200002fc 	.word	0x200002fc
 8002a70:	20000300 	.word	0x20000300
 8002a74:	20000e24 	.word	0x20000e24
 8002a78:	20000e26 	.word	0x20000e26
 8002a7c:	20000e28 	.word	0x20000e28
 8002a80:	20000428 	.word	0x20000428

08002a84 <_Z9SendTelemv>:

void SendTelem() {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
	  TelemPack();
 8002a8a:	f7ff fed9 	bl	8002840 <_Z9TelemPackv>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buf, sizeof(struct telem_pack), 100);
 8002a8e:	2364      	movs	r3, #100	; 0x64
 8002a90:	22b7      	movs	r2, #183	; 0xb7
 8002a92:	490e      	ldr	r1, [pc, #56]	; (8002acc <_Z9SendTelemv+0x48>)
 8002a94:	480e      	ldr	r0, [pc, #56]	; (8002ad0 <_Z9SendTelemv+0x4c>)
 8002a96:	f006 f849 	bl	8008b2c <HAL_UART_Transmit>
	  char end_char = '@';
 8002a9a:	2340      	movs	r3, #64	; 0x40
 8002a9c:	71fb      	strb	r3, [r7, #7]
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8002a9e:	1df9      	adds	r1, r7, #7
 8002aa0:	2364      	movs	r3, #100	; 0x64
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	480a      	ldr	r0, [pc, #40]	; (8002ad0 <_Z9SendTelemv+0x4c>)
 8002aa6:	f006 f841 	bl	8008b2c <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t*)&end_char, sizeof(end_char), 100);
 8002aaa:	1df9      	adds	r1, r7, #7
 8002aac:	2364      	movs	r3, #100	; 0x64
 8002aae:	2201      	movs	r2, #1
 8002ab0:	4807      	ldr	r0, [pc, #28]	; (8002ad0 <_Z9SendTelemv+0x4c>)
 8002ab2:	f006 f83b 	bl	8008b2c <HAL_UART_Transmit>
	  sent_time = HAL_GetTick();
 8002ab6:	f001 fe55 	bl	8004764 <HAL_GetTick>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <_Z9SendTelemv+0x50>)
 8002ac0:	601a      	str	r2, [r3, #0]


}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000428 	.word	0x20000428
 8002ad0:	2000025c 	.word	0x2000025c
 8002ad4:	20000d90 	.word	0x20000d90

08002ad8 <_Z7GyroOkuh>:

int16_t GyroOku (uint8_t addr) {
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b088      	sub	sp, #32
 8002adc:	af04      	add	r7, sp, #16
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)MPU6050 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	b29a      	uxth	r2, r3
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	9302      	str	r3, [sp, #8]
 8002aea:	2302      	movs	r3, #2
 8002aec:	9301      	str	r3, [sp, #4]
 8002aee:	f107 030c 	add.w	r3, r7, #12
 8002af2:	9300      	str	r3, [sp, #0]
 8002af4:	2301      	movs	r3, #1
 8002af6:	21d1      	movs	r1, #209	; 0xd1
 8002af8:	4807      	ldr	r0, [pc, #28]	; (8002b18 <_Z7GyroOkuh+0x40>)
 8002afa:	f003 f8af 	bl	8005c5c <HAL_I2C_Mem_Read>
	int16_t gyro = gyro_data[0]<<8 | gyro_data[1];
 8002afe:	7b3b      	ldrb	r3, [r7, #12]
 8002b00:	021b      	lsls	r3, r3, #8
 8002b02:	b21a      	sxth	r2, r3
 8002b04:	7b7b      	ldrb	r3, [r7, #13]
 8002b06:	b21b      	sxth	r3, r3
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8002b0c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	200000a8 	.word	0x200000a8

08002b1c <_Z6AccOkuh>:


int16_t AccOku (uint8_t addr) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af04      	add	r7, sp, #16
 8002b22:	4603      	mov	r3, r0
 8002b24:	71fb      	strb	r3, [r7, #7]
	uint8_t gyro_data[2];
	HAL_I2C_Mem_Read(&hi2c1, (uint16_t)ADXL345 | I2C_READ, addr, 1, gyro_data, 2, 1);
 8002b26:	79fb      	ldrb	r3, [r7, #7]
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	9302      	str	r3, [sp, #8]
 8002b2e:	2302      	movs	r3, #2
 8002b30:	9301      	str	r3, [sp, #4]
 8002b32:	f107 030c 	add.w	r3, r7, #12
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	2301      	movs	r3, #1
 8002b3a:	21a7      	movs	r1, #167	; 0xa7
 8002b3c:	4807      	ldr	r0, [pc, #28]	; (8002b5c <_Z6AccOkuh+0x40>)
 8002b3e:	f003 f88d 	bl	8005c5c <HAL_I2C_Mem_Read>
	int16_t gyro = (gyro_data[1]<<8) | gyro_data[0];
 8002b42:	7b7b      	ldrb	r3, [r7, #13]
 8002b44:	021b      	lsls	r3, r3, #8
 8002b46:	b21a      	sxth	r2, r3
 8002b48:	7b3b      	ldrb	r3, [r7, #12]
 8002b4a:	b21b      	sxth	r3, r3
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	81fb      	strh	r3, [r7, #14]
	return gyro;
 8002b50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	200000a8 	.word	0x200000a8

08002b60 <_Z9DCM2EulerPsS_>:

struct attitude DCM2Euler(int16_t acc[3], int16_t mag[3]) {
 8002b60:	b5b0      	push	{r4, r5, r7, lr}
 8002b62:	b090      	sub	sp, #64	; 0x40
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
	struct attitude euler_angles;
	float A = (sqrt(square(acc[0]) + square(acc[1]) + square(acc[2]))*sqrt(square(acc[0]*mag[1] - acc[1]*mag[0]) + square(acc[0]*mag[2] - acc[2]*mag[0]) + square(acc[1]*mag[2] - acc[2]*mag[1])));
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe f88a 	bl	8000c8c <__aeabi_i2f>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fa7a 	bl	8003074 <_Z6squaref>
 8002b80:	4604      	mov	r4, r0
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	3302      	adds	r3, #2
 8002b86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fe f87e 	bl	8000c8c <__aeabi_i2f>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 fa6e 	bl	8003074 <_Z6squaref>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	4620      	mov	r0, r4
 8002b9e:	f7fd ffc1 	bl	8000b24 <__addsf3>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	461c      	mov	r4, r3
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	3304      	adds	r3, #4
 8002baa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe f86c 	bl	8000c8c <__aeabi_i2f>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 fa5c 	bl	8003074 <_Z6squaref>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7fd ffaf 	bl	8000b24 <__addsf3>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7fe ff45 	bl	8001a58 <_ZSt4sqrtf>
 8002bce:	4604      	mov	r4, r0
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3302      	adds	r3, #2
 8002bdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002be0:	fb03 f202 	mul.w	r2, r3, r2
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	3302      	adds	r3, #2
 8002be8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bec:	4619      	mov	r1, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bf4:	fb03 f301 	mul.w	r3, r3, r1
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe f846 	bl	8000c8c <__aeabi_i2f>
 8002c00:	4603      	mov	r3, r0
 8002c02:	4618      	mov	r0, r3
 8002c04:	f000 fa36 	bl	8003074 <_Z6squaref>
 8002c08:	4605      	mov	r5, r0
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c10:	461a      	mov	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3304      	adds	r3, #4
 8002c16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c1a:	fb03 f202 	mul.w	r2, r3, r2
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	3304      	adds	r3, #4
 8002c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c26:	4619      	mov	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c2e:	fb03 f301 	mul.w	r3, r3, r1
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fe f829 	bl	8000c8c <__aeabi_i2f>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fa19 	bl	8003074 <_Z6squaref>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4619      	mov	r1, r3
 8002c46:	4628      	mov	r0, r5
 8002c48:	f7fd ff6c 	bl	8000b24 <__addsf3>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	461d      	mov	r5, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	3302      	adds	r3, #2
 8002c54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c58:	461a      	mov	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c62:	fb03 f202 	mul.w	r2, r3, r2
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c6e:	4619      	mov	r1, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	3302      	adds	r3, #2
 8002c74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c78:	fb03 f301 	mul.w	r3, r3, r1
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fe f804 	bl	8000c8c <__aeabi_i2f>
 8002c84:	4603      	mov	r3, r0
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 f9f4 	bl	8003074 <_Z6squaref>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	4619      	mov	r1, r3
 8002c90:	4628      	mov	r0, r5
 8002c92:	f7fd ff47 	bl	8000b24 <__addsf3>
 8002c96:	4603      	mov	r3, r0
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fe fedd 	bl	8001a58 <_ZSt4sqrtf>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4620      	mov	r0, r4
 8002ca4:	f7fe f846 	bl	8000d34 <__aeabi_fmul>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	63fb      	str	r3, [r7, #60]	; 0x3c
	float DCM11 = (mag[0]*square(acc[1]) - acc[0]*mag[1]*acc[1] + mag[0]*square(acc[2]) - acc[0]*mag[2]*acc[2])/A;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fd ffea 	bl	8000c8c <__aeabi_i2f>
 8002cb8:	4604      	mov	r4, r0
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	3302      	adds	r3, #2
 8002cbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd ffe2 	bl	8000c8c <__aeabi_i2f>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f000 f9d2 	bl	8003074 <_Z6squaref>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f7fe f82d 	bl	8000d34 <__aeabi_fmul>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	461c      	mov	r4, r3
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	3302      	adds	r3, #2
 8002cea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cee:	fb03 f302 	mul.w	r3, r3, r2
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	3202      	adds	r2, #2
 8002cf6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002cfa:	fb02 f303 	mul.w	r3, r2, r3
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fd ffc4 	bl	8000c8c <__aeabi_i2f>
 8002d04:	4603      	mov	r3, r0
 8002d06:	4619      	mov	r1, r3
 8002d08:	4620      	mov	r0, r4
 8002d0a:	f7fd ff09 	bl	8000b20 <__aeabi_fsub>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	461d      	mov	r5, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7fd ffb7 	bl	8000c8c <__aeabi_i2f>
 8002d1e:	4604      	mov	r4, r0
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	3304      	adds	r3, #4
 8002d24:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7fd ffaf 	bl	8000c8c <__aeabi_i2f>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	4618      	mov	r0, r3
 8002d32:	f000 f99f 	bl	8003074 <_Z6squaref>
 8002d36:	4603      	mov	r3, r0
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4620      	mov	r0, r4
 8002d3c:	f7fd fffa 	bl	8000d34 <__aeabi_fmul>
 8002d40:	4603      	mov	r3, r0
 8002d42:	4619      	mov	r1, r3
 8002d44:	4628      	mov	r0, r5
 8002d46:	f7fd feed 	bl	8000b24 <__addsf3>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	461c      	mov	r4, r3
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d54:	461a      	mov	r2, r3
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	3304      	adds	r3, #4
 8002d5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d5e:	fb03 f302 	mul.w	r3, r3, r2
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	3204      	adds	r2, #4
 8002d66:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002d6a:	fb02 f303 	mul.w	r3, r2, r3
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fd ff8c 	bl	8000c8c <__aeabi_i2f>
 8002d74:	4603      	mov	r3, r0
 8002d76:	4619      	mov	r1, r3
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f7fd fed1 	bl	8000b20 <__aeabi_fsub>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe f88a 	bl	8000e9c <__aeabi_fdiv>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	63bb      	str	r3, [r7, #56]	; 0x38
	float DCM21 = (mag[1]*square(acc[0]) - acc[1]*mag[0]*acc[0] + mag[1]*square(acc[2]) - acc[1]*mag[2]*acc[2])/A;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3302      	adds	r3, #2
 8002d90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fd ff79 	bl	8000c8c <__aeabi_i2f>
 8002d9a:	4604      	mov	r4, r0
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd ff72 	bl	8000c8c <__aeabi_i2f>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4618      	mov	r0, r3
 8002dac:	f000 f962 	bl	8003074 <_Z6squaref>
 8002db0:	4603      	mov	r3, r0
 8002db2:	4619      	mov	r1, r3
 8002db4:	4620      	mov	r0, r4
 8002db6:	f7fd ffbd 	bl	8000d34 <__aeabi_fmul>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	461c      	mov	r4, r3
 8002dbe:	68bb      	ldr	r3, [r7, #8]
 8002dc0:	3302      	adds	r3, #2
 8002dc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002dce:	fb03 f302 	mul.w	r3, r3, r2
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002dd8:	fb02 f303 	mul.w	r3, r2, r3
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fd ff55 	bl	8000c8c <__aeabi_i2f>
 8002de2:	4603      	mov	r3, r0
 8002de4:	4619      	mov	r1, r3
 8002de6:	4620      	mov	r0, r4
 8002de8:	f7fd fe9a 	bl	8000b20 <__aeabi_fsub>
 8002dec:	4603      	mov	r3, r0
 8002dee:	461d      	mov	r5, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	3302      	adds	r3, #2
 8002df4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7fd ff47 	bl	8000c8c <__aeabi_i2f>
 8002dfe:	4604      	mov	r4, r0
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	3304      	adds	r3, #4
 8002e04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7fd ff3f 	bl	8000c8c <__aeabi_i2f>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 f92f 	bl	8003074 <_Z6squaref>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4620      	mov	r0, r4
 8002e1c:	f7fd ff8a 	bl	8000d34 <__aeabi_fmul>
 8002e20:	4603      	mov	r3, r0
 8002e22:	4619      	mov	r1, r3
 8002e24:	4628      	mov	r0, r5
 8002e26:	f7fd fe7d 	bl	8000b24 <__addsf3>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	461c      	mov	r4, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	3302      	adds	r3, #2
 8002e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e36:	461a      	mov	r2, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	3304      	adds	r3, #4
 8002e3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e40:	fb03 f302 	mul.w	r3, r3, r2
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	3204      	adds	r2, #4
 8002e48:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002e4c:	fb02 f303 	mul.w	r3, r2, r3
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fd ff1b 	bl	8000c8c <__aeabi_i2f>
 8002e56:	4603      	mov	r3, r0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4620      	mov	r0, r4
 8002e5c:	f7fd fe60 	bl	8000b20 <__aeabi_fsub>
 8002e60:	4603      	mov	r3, r0
 8002e62:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7fe f819 	bl	8000e9c <__aeabi_fdiv>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	637b      	str	r3, [r7, #52]	; 0x34
	float DCM31 = (mag[2]*square(acc[0]) - acc[2]*mag[0]*acc[0] + mag[2]*square(acc[1]) - acc[2]*mag[1]*acc[1])/A;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3304      	adds	r3, #4
 8002e72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fd ff08 	bl	8000c8c <__aeabi_i2f>
 8002e7c:	4604      	mov	r4, r0
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002e84:	4618      	mov	r0, r3
 8002e86:	f7fd ff01 	bl	8000c8c <__aeabi_i2f>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f000 f8f1 	bl	8003074 <_Z6squaref>
 8002e92:	4603      	mov	r3, r0
 8002e94:	4619      	mov	r1, r3
 8002e96:	4620      	mov	r0, r4
 8002e98:	f7fd ff4c 	bl	8000d34 <__aeabi_fmul>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	461c      	mov	r4, r3
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eb0:	fb03 f302 	mul.w	r3, r3, r2
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002eba:	fb02 f303 	mul.w	r3, r2, r3
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd fee4 	bl	8000c8c <__aeabi_i2f>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	4619      	mov	r1, r3
 8002ec8:	4620      	mov	r0, r4
 8002eca:	f7fd fe29 	bl	8000b20 <__aeabi_fsub>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	461d      	mov	r5, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7fd fed6 	bl	8000c8c <__aeabi_i2f>
 8002ee0:	4604      	mov	r4, r0
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	3302      	adds	r3, #2
 8002ee6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7fd fece 	bl	8000c8c <__aeabi_i2f>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 f8be 	bl	8003074 <_Z6squaref>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	4619      	mov	r1, r3
 8002efc:	4620      	mov	r0, r4
 8002efe:	f7fd ff19 	bl	8000d34 <__aeabi_fmul>
 8002f02:	4603      	mov	r3, r0
 8002f04:	4619      	mov	r1, r3
 8002f06:	4628      	mov	r0, r5
 8002f08:	f7fd fe0c 	bl	8000b24 <__addsf3>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461c      	mov	r4, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	3304      	adds	r3, #4
 8002f14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f18:	461a      	mov	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	3302      	adds	r3, #2
 8002f1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f22:	fb03 f302 	mul.w	r3, r3, r2
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	3202      	adds	r2, #2
 8002f2a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002f2e:	fb02 f303 	mul.w	r3, r2, r3
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd feaa 	bl	8000c8c <__aeabi_i2f>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	4619      	mov	r1, r3
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	f7fd fdef 	bl	8000b20 <__aeabi_fsub>
 8002f42:	4603      	mov	r3, r0
 8002f44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fd ffa8 	bl	8000e9c <__aeabi_fdiv>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	633b      	str	r3, [r7, #48]	; 0x30
	float DCM33 = -acc[2]/sqrt(square(acc[0]) + square(acc[1]) + square(acc[2]));
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	3304      	adds	r3, #4
 8002f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f58:	425b      	negs	r3, r3
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7fd fe96 	bl	8000c8c <__aeabi_i2f>
 8002f60:	4604      	mov	r4, r0
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7fd fe8f 	bl	8000c8c <__aeabi_i2f>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 f87f 	bl	8003074 <_Z6squaref>
 8002f76:	4605      	mov	r5, r0
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	3302      	adds	r3, #2
 8002f7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7fd fe83 	bl	8000c8c <__aeabi_i2f>
 8002f86:	4603      	mov	r3, r0
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f000 f873 	bl	8003074 <_Z6squaref>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	4619      	mov	r1, r3
 8002f92:	4628      	mov	r0, r5
 8002f94:	f7fd fdc6 	bl	8000b24 <__addsf3>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	461d      	mov	r5, r3
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	f7fd fe71 	bl	8000c8c <__aeabi_i2f>
 8002faa:	4603      	mov	r3, r0
 8002fac:	4618      	mov	r0, r3
 8002fae:	f000 f861 	bl	8003074 <_Z6squaref>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4628      	mov	r0, r5
 8002fb8:	f7fd fdb4 	bl	8000b24 <__addsf3>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	f7fe fd4a 	bl	8001a58 <_ZSt4sqrtf>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	4620      	mov	r0, r4
 8002fca:	f7fd ff67 	bl	8000e9c <__aeabi_fdiv>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	float pitch = -1 * DCM31; //sin(pitch)
 8002fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002fd8:	62bb      	str	r3, [r7, #40]	; 0x28
	pitch = asin(pitch);
 8002fda:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fdc:	f7fe fd0a 	bl	80019f4 <_ZSt4asinf>
 8002fe0:	62b8      	str	r0, [r7, #40]	; 0x28
	float cp = cos(pitch);
 8002fe2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fe4:	f7fe fd20 	bl	8001a28 <_ZSt3cosf>
 8002fe8:	6278      	str	r0, [r7, #36]	; 0x24
	//float roll = DCM33 / cp;
	//roll = acos(roll);
	float y = DCM21/cp;
 8002fea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002fee:	f7fd ff55 	bl	8000e9c <__aeabi_fdiv>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	623b      	str	r3, [r7, #32]
	float x = DCM11/cp;
 8002ff6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ff8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002ffa:	f7fd ff4f 	bl	8000e9c <__aeabi_fdiv>
 8002ffe:	4603      	mov	r3, r0
 8003000:	61fb      	str	r3, [r7, #28]
	float yaw = atan2(y,x);
 8003002:	69f9      	ldr	r1, [r7, #28]
 8003004:	6a38      	ldr	r0, [r7, #32]
 8003006:	f7fe fd01 	bl	8001a0c <_ZSt5atan2ff>
 800300a:	61b8      	str	r0, [r7, #24]
	//yaw = acos(yaw);
	float rad2deg = 180.0/3.14;
 800300c:	4b0b      	ldr	r3, [pc, #44]	; (800303c <_Z9DCM2EulerPsS_+0x4dc>)
 800300e:	617b      	str	r3, [r7, #20]
	euler_angles.pitch  = rad2deg*pitch;
 8003010:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003012:	6978      	ldr	r0, [r7, #20]
 8003014:	f7fd fe8e 	bl	8000d34 <__aeabi_fmul>
 8003018:	4603      	mov	r3, r0
 800301a:	461a      	mov	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	605a      	str	r2, [r3, #4]
	//euler_angles.roll   = rad2deg*roll;
	euler_angles.yaw    = rad2deg*yaw;
 8003020:	69b9      	ldr	r1, [r7, #24]
 8003022:	6978      	ldr	r0, [r7, #20]
 8003024:	f7fd fe86 	bl	8000d34 <__aeabi_fmul>
 8003028:	4603      	mov	r3, r0
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	609a      	str	r2, [r3, #8]
	return euler_angles;
 8003030:	bf00      	nop

}
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	3740      	adds	r7, #64	; 0x40
 8003036:	46bd      	mov	sp, r7
 8003038:	bdb0      	pop	{r4, r5, r7, pc}
 800303a:	bf00      	nop
 800303c:	42654ca3 	.word	0x42654ca3

08003040 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    pow(_Tp __x, _Up __y)
 8003040:	b5b0      	push	{r4, r5, r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
      return pow(__type(__x), __type(__y));
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fd f9e4 	bl	8000418 <__aeabi_f2d>
 8003050:	4604      	mov	r4, r0
 8003052:	460d      	mov	r5, r1
 8003054:	6838      	ldr	r0, [r7, #0]
 8003056:	f7fd f9cd 	bl	80003f4 <__aeabi_i2d>
 800305a:	4602      	mov	r2, r0
 800305c:	460b      	mov	r3, r1
 800305e:	4620      	mov	r0, r4
 8003060:	4629      	mov	r1, r5
 8003062:	f00a f9ef 	bl	800d444 <pow>
 8003066:	4602      	mov	r2, r0
 8003068:	460b      	mov	r3, r1
    }
 800306a:	4610      	mov	r0, r2
 800306c:	4619      	mov	r1, r3
 800306e:	3708      	adds	r7, #8
 8003070:	46bd      	mov	sp, r7
 8003072:	bdb0      	pop	{r4, r5, r7, pc}

08003074 <_Z6squaref>:

float square(float x) {
 8003074:	b580      	push	{r7, lr}
 8003076:	b084      	sub	sp, #16
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
	float y = pow(x,2);
 800307c:	2102      	movs	r1, #2
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f7ff ffde 	bl	8003040 <_ZSt3powIfiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8003084:	4602      	mov	r2, r0
 8003086:	460b      	mov	r3, r1
 8003088:	4610      	mov	r0, r2
 800308a:	4619      	mov	r1, r3
 800308c:	f7fd fcf4 	bl	8000a78 <__aeabi_d2f>
 8003090:	4603      	mov	r3, r0
 8003092:	60fb      	str	r3, [r7, #12]
	return y;
 8003094:	68fb      	ldr	r3, [r7, #12]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3710      	adds	r7, #16
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
	...

080030a0 <_Z6PWMYazv>:

void PWMYaz() {
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
	  if(armed) {
 80030a4:	4b25      	ldr	r3, [pc, #148]	; (800313c <_Z6PWMYazv+0x9c>)
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d044      	beq.n	8003136 <_Z6PWMYazv+0x96>

		  if(!motor_start) {
 80030ac:	4b24      	ldr	r3, [pc, #144]	; (8003140 <_Z6PWMYazv+0xa0>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	f083 0301 	eor.w	r3, r3, #1
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d004      	beq.n	80030c4 <_Z6PWMYazv+0x24>
		  	  MotorBaslat();
 80030ba:	f000 f8a5 	bl	8003208 <_Z11MotorBaslatv>
		  	  motor_start = true;
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <_Z6PWMYazv+0xa0>)
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
		  }

		  if(ch[EMERGENCY_CH-1] < 1500 && ch[3-1] > CH3_MIN) {
 80030c4:	4b1f      	ldr	r3, [pc, #124]	; (8003144 <_Z6PWMYazv+0xa4>)
 80030c6:	691b      	ldr	r3, [r3, #16]
 80030c8:	f240 52db 	movw	r2, #1499	; 0x5db
 80030cc:	4293      	cmp	r3, r2
 80030ce:	dc1a      	bgt.n	8003106 <_Z6PWMYazv+0x66>
 80030d0:	4b1c      	ldr	r3, [pc, #112]	; (8003144 <_Z6PWMYazv+0xa4>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030d8:	dd15      	ble.n	8003106 <_Z6PWMYazv+0x66>


			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,controller_output[0]);
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <_Z6PWMYazv+0xa8>)
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	4b1b      	ldr	r3, [pc, #108]	; (800314c <_Z6PWMYazv+0xac>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,controller_output[1]);
 80030e4:	4b18      	ldr	r3, [pc, #96]	; (8003148 <_Z6PWMYazv+0xa8>)
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	4b18      	ldr	r3, [pc, #96]	; (800314c <_Z6PWMYazv+0xac>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,controller_output[2]);
 80030ee:	4b16      	ldr	r3, [pc, #88]	; (8003148 <_Z6PWMYazv+0xa8>)
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	4b16      	ldr	r3, [pc, #88]	; (800314c <_Z6PWMYazv+0xac>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,controller_output[3]);
 80030f8:	4b13      	ldr	r3, [pc, #76]	; (8003148 <_Z6PWMYazv+0xa8>)
 80030fa:	68da      	ldr	r2, [r3, #12]
 80030fc:	4b13      	ldr	r3, [pc, #76]	; (800314c <_Z6PWMYazv+0xac>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	641a      	str	r2, [r3, #64]	; 0x40
 8003102:	bf00      	nop
		  }
	  }



}
 8003104:	e017      	b.n	8003136 <_Z6PWMYazv+0x96>
		  else if(motor_start) {
 8003106:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <_Z6PWMYazv+0xa0>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d013      	beq.n	8003136 <_Z6PWMYazv+0x96>
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 800310e:	4b0f      	ldr	r3, [pc, #60]	; (800314c <_Z6PWMYazv+0xac>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003116:	635a      	str	r2, [r3, #52]	; 0x34
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8003118:	4b0c      	ldr	r3, [pc, #48]	; (800314c <_Z6PWMYazv+0xac>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003120:	639a      	str	r2, [r3, #56]	; 0x38
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8003122:	4b0a      	ldr	r3, [pc, #40]	; (800314c <_Z6PWMYazv+0xac>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800312a:	63da      	str	r2, [r3, #60]	; 0x3c
			  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 800312c:	4b07      	ldr	r3, [pc, #28]	; (800314c <_Z6PWMYazv+0xac>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003134:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20000d95 	.word	0x20000d95
 8003140:	20000d96 	.word	0x20000d96
 8003144:	20000d3c 	.word	0x20000d3c
 8003148:	20000d08 	.word	0x20000d08
 800314c:	200000fc 	.word	0x200000fc

08003150 <_Z7GyroErrh>:


float GyroErr(uint8_t addr) {
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 8003160:	2300      	movs	r3, #0
 8003162:	60bb      	str	r3, [r7, #8]
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800316a:	da12      	bge.n	8003192 <_Z7GyroErrh+0x42>
	{
		GyroXh += (GyroOku(addr));
 800316c:	79fb      	ldrb	r3, [r7, #7]
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff fcb2 	bl	8002ad8 <_Z7GyroOkuh>
 8003174:	4603      	mov	r3, r0
 8003176:	4618      	mov	r0, r3
 8003178:	f7fd fd88 	bl	8000c8c <__aeabi_i2f>
 800317c:	4603      	mov	r3, r0
 800317e:	4619      	mov	r1, r3
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f7fd fccf 	bl	8000b24 <__addsf3>
 8003186:	4603      	mov	r3, r0
 8003188:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	3301      	adds	r3, #1
 800318e:	60bb      	str	r3, [r7, #8]
 8003190:	e7e8      	b.n	8003164 <_Z7GyroErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 8003192:	4905      	ldr	r1, [pc, #20]	; (80031a8 <_Z7GyroErrh+0x58>)
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7fd fe81 	bl	8000e9c <__aeabi_fdiv>
 800319a:	4603      	mov	r3, r0
 800319c:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 800319e:	68fb      	ldr	r3, [r7, #12]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	44fa0000 	.word	0x44fa0000

080031ac <_Z6AccErrh>:

float AccErr(uint8_t addr) {
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b084      	sub	sp, #16
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	71fb      	strb	r3, [r7, #7]
	float GyroXh=0;
 80031b6:	f04f 0300 	mov.w	r3, #0
 80031ba:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80031bc:	2300      	movs	r3, #0
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80031c6:	da12      	bge.n	80031ee <_Z6AccErrh+0x42>
	{
		GyroXh += (AccOku(addr));
 80031c8:	79fb      	ldrb	r3, [r7, #7]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff fca6 	bl	8002b1c <_Z6AccOkuh>
 80031d0:	4603      	mov	r3, r0
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fd fd5a 	bl	8000c8c <__aeabi_i2f>
 80031d8:	4603      	mov	r3, r0
 80031da:	4619      	mov	r1, r3
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f7fd fca1 	bl	8000b24 <__addsf3>
 80031e2:	4603      	mov	r3, r0
 80031e4:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<2000; i++)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	3301      	adds	r3, #1
 80031ea:	60bb      	str	r3, [r7, #8]
 80031ec:	e7e8      	b.n	80031c0 <_Z6AccErrh+0x14>

	} //Haberlemeyi durdur.
	GyroXh=GyroXh/2000; //Son okunan deeri 2000'e bl.
 80031ee:	4905      	ldr	r1, [pc, #20]	; (8003204 <_Z6AccErrh+0x58>)
 80031f0:	68f8      	ldr	r0, [r7, #12]
 80031f2:	f7fd fe53 	bl	8000e9c <__aeabi_fdiv>
 80031f6:	4603      	mov	r3, r0
 80031f8:	60fb      	str	r3, [r7, #12]
	return GyroXh;
 80031fa:	68fb      	ldr	r3, [r7, #12]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3710      	adds	r7, #16
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	44fa0000 	.word	0x44fa0000

08003208 <_Z11MotorBaslatv>:

void MotorBaslat(void) {
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,1000);
 800320c:	4b0c      	ldr	r3, [pc, #48]	; (8003240 <_Z11MotorBaslatv+0x38>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003214:	635a      	str	r2, [r3, #52]	; 0x34
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,1000);
 8003216:	4b0a      	ldr	r3, [pc, #40]	; (8003240 <_Z11MotorBaslatv+0x38>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800321e:	639a      	str	r2, [r3, #56]	; 0x38
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,1000);
 8003220:	4b07      	ldr	r3, [pc, #28]	; (8003240 <_Z11MotorBaslatv+0x38>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003228:	63da      	str	r2, [r3, #60]	; 0x3c
	  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_4,1000);
 800322a:	4b05      	ldr	r3, [pc, #20]	; (8003240 <_Z11MotorBaslatv+0x38>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003232:	641a      	str	r2, [r3, #64]	; 0x40
	 // Delay(600);
	HAL_Delay(1000);
 8003234:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003238:	f001 fa9e 	bl	8004778 <HAL_Delay>
}
 800323c:	bf00      	nop
 800323e:	bd80      	pop	{r7, pc}
 8003240:	200000fc 	.word	0x200000fc
 8003244:	00000000 	.word	0x00000000

08003248 <HAL_TIM_PeriodElapsedCallback>:
		ITM_SendChar((*ptr++));
	}
	return len;
}

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim) {
 8003248:	b5f0      	push	{r4, r5, r6, r7, lr}
 800324a:	b0a1      	sub	sp, #132	; 0x84
 800324c:	af0c      	add	r7, sp, #48	; 0x30
 800324e:	6178      	str	r0, [r7, #20]

	if(htim == &htim2) {
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	4a4f      	ldr	r2, [pc, #316]	; (8003390 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003254:	4293      	cmp	r3, r2
 8003256:	f040 842e 	bne.w	8003ab6 <HAL_TIM_PeriodElapsedCallback+0x86e>
		//1.25 ms || 800 Hz


		set_ucounter(SONAR_CLOCK_RATE);
 800325a:	2050      	movs	r0, #80	; 0x50
 800325c:	f7fe fb9a 	bl	8001994 <set_ucounter>
		set_b_counter(12);
 8003260:	200c      	movs	r0, #12
 8003262:	f7fe fb43 	bl	80018ec <set_b_counter>

		controller_counter++;
 8003266:	4b4b      	ldr	r3, [pc, #300]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003268:	881b      	ldrh	r3, [r3, #0]
 800326a:	3301      	adds	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	4b49      	ldr	r3, [pc, #292]	; (8003394 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003270:	801a      	strh	r2, [r3, #0]
		camera_counter++;
 8003272:	4b49      	ldr	r3, [pc, #292]	; (8003398 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003274:	881b      	ldrh	r3, [r3, #0]
 8003276:	3301      	adds	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	4b47      	ldr	r3, [pc, #284]	; (8003398 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800327c:	801a      	strh	r2, [r3, #0]
		mag_counter++;
 800327e:	4b47      	ldr	r3, [pc, #284]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003280:	881b      	ldrh	r3, [r3, #0]
 8003282:	3301      	adds	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	4b45      	ldr	r3, [pc, #276]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003288:	801a      	strh	r2, [r3, #0]

		if(mag_counter == MAG_CLOCK_RATE) {
 800328a:	4b44      	ldr	r3, [pc, #272]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x154>)
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	2b0b      	cmp	r3, #11
 8003290:	d146      	bne.n	8003320 <HAL_TIM_PeriodElapsedCallback+0xd8>
			mag_counter = 0;
 8003292:	4b42      	ldr	r3, [pc, #264]	; (800339c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8003294:	2200      	movs	r2, #0
 8003296:	801a      	strh	r2, [r3, #0]
			HMC5883L_getMagData(&MAG_X, &MAG_Y, &MAG_Z);
 8003298:	4a41      	ldr	r2, [pc, #260]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800329a:	4942      	ldr	r1, [pc, #264]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800329c:	4842      	ldr	r0, [pc, #264]	; (80033a8 <HAL_TIM_PeriodElapsedCallback+0x160>)
 800329e:	f7fd ffd5 	bl	800124c <HMC5883L_getMagData>
			MagCalib(MAG_X, MAG_Y, MAG_Z);
 80032a2:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80032a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032a8:	4a3e      	ldr	r2, [pc, #248]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80032aa:	f9b2 1000 	ldrsh.w	r1, [r2]
 80032ae:	4a3c      	ldr	r2, [pc, #240]	; (80033a0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80032b0:	f9b2 2000 	ldrsh.w	r2, [r2]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff f8d3 	bl	8002460 <_Z8MagCalibsss>
			int16_t mag[3];
			mag[0] = MAG_X_CALIB;
 80032ba:	4b3c      	ldr	r3, [pc, #240]	; (80033ac <HAL_TIM_PeriodElapsedCallback+0x164>)
 80032bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032c0:	843b      	strh	r3, [r7, #32]
			mag[1] = MAG_Y_CALIB;
 80032c2:	4b3b      	ldr	r3, [pc, #236]	; (80033b0 <HAL_TIM_PeriodElapsedCallback+0x168>)
 80032c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032c8:	847b      	strh	r3, [r7, #34]	; 0x22
			mag[2] = MAG_Z_CALIB;
 80032ca:	4b3a      	ldr	r3, [pc, #232]	; (80033b4 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80032cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032d0:	84bb      	strh	r3, [r7, #36]	; 0x24

			int16_t acc[3];
			acc[0] = accX;
 80032d2:	4b39      	ldr	r3, [pc, #228]	; (80033b8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7fd ff08 	bl	80010ec <__aeabi_f2iz>
 80032dc:	4603      	mov	r3, r0
 80032de:	b21b      	sxth	r3, r3
 80032e0:	833b      	strh	r3, [r7, #24]
			acc[1] = accY;
 80032e2:	4b36      	ldr	r3, [pc, #216]	; (80033bc <HAL_TIM_PeriodElapsedCallback+0x174>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fd ff00 	bl	80010ec <__aeabi_f2iz>
 80032ec:	4603      	mov	r3, r0
 80032ee:	b21b      	sxth	r3, r3
 80032f0:	837b      	strh	r3, [r7, #26]
			acc[2] = accZ;
 80032f2:	4b33      	ldr	r3, [pc, #204]	; (80033c0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7fd fef8 	bl	80010ec <__aeabi_f2iz>
 80032fc:	4603      	mov	r3, r0
 80032fe:	b21b      	sxth	r3, r3
 8003300:	83bb      	strh	r3, [r7, #28]
			euler_angles = DCM2Euler(acc, mag);
 8003302:	4c30      	ldr	r4, [pc, #192]	; (80033c4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8003304:	463b      	mov	r3, r7
 8003306:	f107 0220 	add.w	r2, r7, #32
 800330a:	f107 0118 	add.w	r1, r7, #24
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff fc26 	bl	8002b60 <_Z9DCM2EulerPsS_>
 8003314:	4623      	mov	r3, r4
 8003316:	463a      	mov	r2, r7
 8003318:	6810      	ldr	r0, [r2, #0]
 800331a:	6851      	ldr	r1, [r2, #4]
 800331c:	6892      	ldr	r2, [r2, #8]
 800331e:	c307      	stmia	r3!, {r0, r1, r2}

		}

		if(camera_counter == 40) {
 8003320:	4b1d      	ldr	r3, [pc, #116]	; (8003398 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	2b28      	cmp	r3, #40	; 0x28
 8003326:	d125      	bne.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x12c>
			  camera_counter = 0;
 8003328:	4b1b      	ldr	r3, [pc, #108]	; (8003398 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800332a:	2200      	movs	r2, #0
 800332c:	801a      	strh	r2, [r3, #0]
			  memcpy(&cam_data_20, &cam_data, sizeof(cam_data));
 800332e:	4b26      	ldr	r3, [pc, #152]	; (80033c8 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8003330:	4a26      	ldr	r2, [pc, #152]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x184>)
 8003332:	ca07      	ldmia	r2, {r0, r1, r2}
 8003334:	c303      	stmia	r3!, {r0, r1}
 8003336:	701a      	strb	r2, [r3, #0]
			  EKF.camx = (float)cam_data.y/100.0;
 8003338:	4b24      	ldr	r3, [pc, #144]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x184>)
 800333a:	f9b3 3003 	ldrsh.w	r3, [r3, #3]
 800333e:	b21b      	sxth	r3, r3
 8003340:	4618      	mov	r0, r3
 8003342:	f7fd fca3 	bl	8000c8c <__aeabi_i2f>
 8003346:	4603      	mov	r3, r0
 8003348:	4921      	ldr	r1, [pc, #132]	; (80033d0 <HAL_TIM_PeriodElapsedCallback+0x188>)
 800334a:	4618      	mov	r0, r3
 800334c:	f7fd fda6 	bl	8000e9c <__aeabi_fdiv>
 8003350:	4603      	mov	r3, r0
 8003352:	461a      	mov	r2, r3
 8003354:	4b1f      	ldr	r3, [pc, #124]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003356:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

			  if(!cam_data.detected) {
 800335a:	4b1c      	ldr	r3, [pc, #112]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x184>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d104      	bne.n	800336c <HAL_TIM_PeriodElapsedCallback+0x124>
				  EKF.Qc = 9e9;
 8003362:	4b1c      	ldr	r3, [pc, #112]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8003364:	4a1c      	ldr	r2, [pc, #112]	; (80033d8 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8003366:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
 800336a:	e003      	b.n	8003374 <HAL_TIM_PeriodElapsedCallback+0x12c>
			  }

			  else {
				  EKF.Qc = 2.7e-2;
 800336c:	4b19      	ldr	r3, [pc, #100]	; (80033d4 <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800336e:	4a1b      	ldr	r2, [pc, #108]	; (80033dc <HAL_TIM_PeriodElapsedCallback+0x194>)
 8003370:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
			  }
		}

		if(get_ucounter() == 1) {
 8003374:	f7fe fb28 	bl	80019c8 <get_ucounter>
 8003378:	4603      	mov	r3, r0
 800337a:	2b01      	cmp	r3, #1
 800337c:	bf0c      	ite	eq
 800337e:	2301      	moveq	r3, #1
 8003380:	2300      	movne	r3, #0
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b00      	cmp	r3, #0
 8003386:	d02b      	beq.n	80033e0 <HAL_TIM_PeriodElapsedCallback+0x198>
			request_range();
 8003388:	f7fe faca 	bl	8001920 <request_range>
 800338c:	e0e9      	b.n	8003562 <HAL_TIM_PeriodElapsedCallback+0x31a>
 800338e:	bf00      	nop
 8003390:	20000144 	.word	0x20000144
 8003394:	20000db8 	.word	0x20000db8
 8003398:	20000dba 	.word	0x20000dba
 800339c:	20000dbc 	.word	0x20000dbc
 80033a0:	20000e28 	.word	0x20000e28
 80033a4:	20000e26 	.word	0x20000e26
 80033a8:	20000e24 	.word	0x20000e24
 80033ac:	20000e2a 	.word	0x20000e2a
 80033b0:	20000e2c 	.word	0x20000e2c
 80033b4:	20000e2e 	.word	0x20000e2e
 80033b8:	200002ec 	.word	0x200002ec
 80033bc:	200002f0 	.word	0x200002f0
 80033c0:	200002f4 	.word	0x200002f4
 80033c4:	20000e18 	.word	0x20000e18
 80033c8:	20000e0c 	.word	0x20000e0c
 80033cc:	20000e00 	.word	0x20000e00
 80033d0:	42c80000 	.word	0x42c80000
 80033d4:	200004e0 	.word	0x200004e0
 80033d8:	50061c46 	.word	0x50061c46
 80033dc:	3cdd2f1b 	.word	0x3cdd2f1b
			//sonar_range = getRange();
		}


		else if (get_ucounter() == SONAR_CLOCK_RATE) {
 80033e0:	f7fe faf2 	bl	80019c8 <get_ucounter>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b50      	cmp	r3, #80	; 0x50
 80033e8:	bf0c      	ite	eq
 80033ea:	2301      	moveq	r3, #1
 80033ec:	2300      	movne	r3, #0
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 80b6 	beq.w	8003562 <HAL_TIM_PeriodElapsedCallback+0x31a>
		  sonar_range = getRange();
 80033f6:	f7fe faad 	bl	8001954 <getRange>
 80033fa:	4603      	mov	r3, r0
 80033fc:	461a      	mov	r2, r3
 80033fe:	4b70      	ldr	r3, [pc, #448]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8003400:	601a      	str	r2, [r3, #0]
		  sonar_alt_ = sonar_alt;
 8003402:	4b70      	ldr	r3, [pc, #448]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a70      	ldr	r2, [pc, #448]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8003408:	6013      	str	r3, [r2, #0]
		  sonar_vel_ = sonar_vel;
 800340a:	4b70      	ldr	r3, [pc, #448]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x384>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a70      	ldr	r2, [pc, #448]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 8003410:	6013      	str	r3, [r2, #0]

		  float sonar_roll = abs(deg2rad*state.angles[0]);
 8003412:	4b70      	ldr	r3, [pc, #448]	; (80035d4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4970      	ldr	r1, [pc, #448]	; (80035d8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 8003418:	4618      	mov	r0, r3
 800341a:	f7fd fc8b 	bl	8000d34 <__aeabi_fmul>
 800341e:	4603      	mov	r3, r0
 8003420:	4618      	mov	r0, r3
 8003422:	f7fe fadb 	bl	80019dc <_ZSt3absf>
 8003426:	64f8      	str	r0, [r7, #76]	; 0x4c
		  float sonar_pitch = abs(deg2rad*state.angles[1]);
 8003428:	4b6a      	ldr	r3, [pc, #424]	; (80035d4 <HAL_TIM_PeriodElapsedCallback+0x38c>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	496a      	ldr	r1, [pc, #424]	; (80035d8 <HAL_TIM_PeriodElapsedCallback+0x390>)
 800342e:	4618      	mov	r0, r3
 8003430:	f7fd fc80 	bl	8000d34 <__aeabi_fmul>
 8003434:	4603      	mov	r3, r0
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fad0 	bl	80019dc <_ZSt3absf>
 800343c:	64b8      	str	r0, [r7, #72]	; 0x48
		  sonar_alt = (float)sonar_range/100.0 * cos(sonar_roll)* cos(sonar_pitch);
 800343e:	4b60      	ldr	r3, [pc, #384]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x378>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f7fd fc1e 	bl	8000c84 <__aeabi_ui2f>
 8003448:	4603      	mov	r3, r0
 800344a:	4618      	mov	r0, r3
 800344c:	f7fc ffe4 	bl	8000418 <__aeabi_f2d>
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	4b61      	ldr	r3, [pc, #388]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x394>)
 8003456:	f7fd f961 	bl	800071c <__aeabi_ddiv>
 800345a:	4602      	mov	r2, r0
 800345c:	460b      	mov	r3, r1
 800345e:	4614      	mov	r4, r2
 8003460:	461d      	mov	r5, r3
 8003462:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003464:	f7fe fae0 	bl	8001a28 <_ZSt3cosf>
 8003468:	4603      	mov	r3, r0
 800346a:	4618      	mov	r0, r3
 800346c:	f7fc ffd4 	bl	8000418 <__aeabi_f2d>
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	4620      	mov	r0, r4
 8003476:	4629      	mov	r1, r5
 8003478:	f7fd f826 	bl	80004c8 <__aeabi_dmul>
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4614      	mov	r4, r2
 8003482:	461d      	mov	r5, r3
 8003484:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8003486:	f7fe facf 	bl	8001a28 <_ZSt3cosf>
 800348a:	4603      	mov	r3, r0
 800348c:	4618      	mov	r0, r3
 800348e:	f7fc ffc3 	bl	8000418 <__aeabi_f2d>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	4620      	mov	r0, r4
 8003498:	4629      	mov	r1, r5
 800349a:	f7fd f815 	bl	80004c8 <__aeabi_dmul>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4610      	mov	r0, r2
 80034a4:	4619      	mov	r1, r3
 80034a6:	f7fd fae7 	bl	8000a78 <__aeabi_d2f>
 80034aa:	4603      	mov	r3, r0
 80034ac:	4a45      	ldr	r2, [pc, #276]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80034ae:	6013      	str	r3, [r2, #0]
		  float sonar_st = (float)(1.0/SONAR_CLOCK);
 80034b0:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 80034b4:	647b      	str	r3, [r7, #68]	; 0x44
		  sonar_vel = (sonar_alt - sonar_alt_)/sonar_st;
 80034b6:	4b43      	ldr	r3, [pc, #268]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a43      	ldr	r2, [pc, #268]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x380>)
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	4611      	mov	r1, r2
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fd fb2d 	bl	8000b20 <__aeabi_fsub>
 80034c6:	4603      	mov	r3, r0
 80034c8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7fd fce6 	bl	8000e9c <__aeabi_fdiv>
 80034d0:	4603      	mov	r3, r0
 80034d2:	461a      	mov	r2, r3
 80034d4:	4b3d      	ldr	r3, [pc, #244]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x384>)
 80034d6:	601a      	str	r2, [r3, #0]


		  if (abs(sonar_vel) > 7) {
 80034d8:	4b3c      	ldr	r3, [pc, #240]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x384>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fe fa7d 	bl	80019dc <_ZSt3absf>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2201      	movs	r2, #1
 80034e6:	4614      	mov	r4, r2
 80034e8:	493d      	ldr	r1, [pc, #244]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x398>)
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fd fdde 	bl	80010ac <__aeabi_fcmpgt>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_TIM_PeriodElapsedCallback+0x2b2>
 80034f6:	2300      	movs	r3, #0
 80034f8:	461c      	mov	r4, r3
 80034fa:	b2e3      	uxtb	r3, r4
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d007      	beq.n	8003510 <HAL_TIM_PeriodElapsedCallback+0x2c8>
			  sonar_alt = sonar_alt_;
 8003500:	4b31      	ldr	r3, [pc, #196]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x380>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a2f      	ldr	r2, [pc, #188]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003506:	6013      	str	r3, [r2, #0]
			  sonar_vel = sonar_vel_;
 8003508:	4b31      	ldr	r3, [pc, #196]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x388>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a2f      	ldr	r2, [pc, #188]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x384>)
 800350e:	6013      	str	r3, [r2, #0]
		  }

		  if(sonar_alt > 6 || sonar_alt < 0.3) {
 8003510:	4b2c      	ldr	r3, [pc, #176]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4933      	ldr	r1, [pc, #204]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x39c>)
 8003516:	4618      	mov	r0, r3
 8003518:	f7fd fdc8 	bl	80010ac <__aeabi_fcmpgt>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10c      	bne.n	800353c <HAL_TIM_PeriodElapsedCallback+0x2f4>
 8003522:	4b28      	ldr	r3, [pc, #160]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x37c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4618      	mov	r0, r3
 8003528:	f7fc ff76 	bl	8000418 <__aeabi_f2d>
 800352c:	a322      	add	r3, pc, #136	; (adr r3, 80035b8 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800352e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003532:	f7fd fa3b 	bl	80009ac <__aeabi_dcmplt>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_TIM_PeriodElapsedCallback+0x306>
			  EKF.Qs = 9e9;
 800353c:	4b2a      	ldr	r3, [pc, #168]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800353e:	4a2b      	ldr	r2, [pc, #172]	; (80035ec <HAL_TIM_PeriodElapsedCallback+0x3a4>)
 8003540:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			  EKF.salt = 50;
 8003544:	4b28      	ldr	r3, [pc, #160]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003546:	4a2a      	ldr	r2, [pc, #168]	; (80035f0 <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 8003548:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 800354c:	e009      	b.n	8003562 <HAL_TIM_PeriodElapsedCallback+0x31a>
		  }

		  else {
			  EKF.Qs = 0.25;
 800354e:	4b26      	ldr	r3, [pc, #152]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 8003550:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8003554:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
			  EKF.salt = 1;
 8003558:	4b23      	ldr	r3, [pc, #140]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x3a0>)
 800355a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800355e:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
		  }


		}

		if(get_b_counter() == 1) {
 8003562:	f7fe f9b9 	bl	80018d8 <get_b_counter>
 8003566:	4603      	mov	r3, r0
 8003568:	2b01      	cmp	r3, #1
 800356a:	bf0c      	ite	eq
 800356c:	2301      	moveq	r3, #1
 800356e:	2300      	movne	r3, #0
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b00      	cmp	r3, #0
 8003574:	d002      	beq.n	800357c <HAL_TIM_PeriodElapsedCallback+0x334>
			write_ut();
 8003576:	f7fd ffaf 	bl	80014d8 <write_ut>
 800357a:	e06b      	b.n	8003654 <HAL_TIM_PeriodElapsedCallback+0x40c>
		}

		else if(get_b_counter() == 5) { //5 ms
 800357c:	f7fe f9ac 	bl	80018d8 <get_b_counter>
 8003580:	4603      	mov	r3, r0
 8003582:	2b05      	cmp	r3, #5
 8003584:	bf0c      	ite	eq
 8003586:	2301      	moveq	r3, #1
 8003588:	2300      	movne	r3, #0
 800358a:	b2db      	uxtb	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d033      	beq.n	80035f8 <HAL_TIM_PeriodElapsedCallback+0x3b0>
			bmp.uncomp.temp = read_ut ();
 8003590:	f7fd ffba 	bl	8001508 <read_ut>
 8003594:	4603      	mov	r3, r0
 8003596:	4618      	mov	r0, r3
 8003598:	f7fd fb78 	bl	8000c8c <__aeabi_i2f>
 800359c:	4603      	mov	r3, r0
 800359e:	4a15      	ldr	r2, [pc, #84]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80035a0:	6193      	str	r3, [r2, #24]
			bmp.data.temp = get_temp (&bmp);
 80035a2:	4814      	ldr	r0, [pc, #80]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80035a4:	f7fd ffca 	bl	800153c <get_temp>
 80035a8:	4603      	mov	r3, r0
 80035aa:	4a12      	ldr	r2, [pc, #72]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 80035ac:	6293      	str	r3, [r2, #40]	; 0x28
			write_up();
 80035ae:	f7fe f81d 	bl	80015ec <write_up>
 80035b2:	e04f      	b.n	8003654 <HAL_TIM_PeriodElapsedCallback+0x40c>
 80035b4:	f3af 8000 	nop.w
 80035b8:	33333333 	.word	0x33333333
 80035bc:	3fd33333 	.word	0x3fd33333
 80035c0:	20000db4 	.word	0x20000db4
 80035c4:	20000da4 	.word	0x20000da4
 80035c8:	20000da8 	.word	0x20000da8
 80035cc:	20000dac 	.word	0x20000dac
 80035d0:	20000db0 	.word	0x20000db0
 80035d4:	2000034c 	.word	0x2000034c
 80035d8:	3c8e8a72 	.word	0x3c8e8a72
 80035dc:	40590000 	.word	0x40590000
 80035e0:	40e00000 	.word	0x40e00000
 80035e4:	40c00000 	.word	0x40c00000
 80035e8:	200004e0 	.word	0x200004e0
 80035ec:	50061c46 	.word	0x50061c46
 80035f0:	42480000 	.word	0x42480000
 80035f4:	20000dc0 	.word	0x20000dc0
		}

		else if(get_b_counter() == 12) { //
 80035f8:	f7fe f96e 	bl	80018d8 <get_b_counter>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b0c      	cmp	r3, #12
 8003600:	bf0c      	ite	eq
 8003602:	2301      	moveq	r3, #1
 8003604:	2300      	movne	r3, #0
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d023      	beq.n	8003654 <HAL_TIM_PeriodElapsedCallback+0x40c>
			bmp.uncomp.press = read_up (bmp.oss);
 800360c:	4baa      	ldr	r3, [pc, #680]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800360e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003610:	f7fe f80c 	bl	800162c <read_up>
 8003614:	4603      	mov	r3, r0
 8003616:	4aa8      	ldr	r2, [pc, #672]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8003618:	61d3      	str	r3, [r2, #28]
			bmp.data.press = get_pressure (bmp);
 800361a:	4ea7      	ldr	r6, [pc, #668]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800361c:	466d      	mov	r5, sp
 800361e:	f106 0410 	add.w	r4, r6, #16
 8003622:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003624:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003626:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003628:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800362a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800362e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003632:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003636:	f7fe f827 	bl	8001688 <get_pressure>
 800363a:	4603      	mov	r3, r0
 800363c:	4a9e      	ldr	r2, [pc, #632]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800363e:	62d3      	str	r3, [r2, #44]	; 0x2c
			bmp.data.altitude = get_altitude (&bmp);
 8003640:	489d      	ldr	r0, [pc, #628]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 8003642:	f7fe f8ed 	bl	8001820 <get_altitude>
 8003646:	4603      	mov	r3, r0
 8003648:	4a9b      	ldr	r2, [pc, #620]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800364a:	6353      	str	r3, [r2, #52]	; 0x34
			baro_alt = bmp.data.altitude;
 800364c:	4b9a      	ldr	r3, [pc, #616]	; (80038b8 <HAL_TIM_PeriodElapsedCallback+0x670>)
 800364e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003650:	4a9a      	ldr	r2, [pc, #616]	; (80038bc <HAL_TIM_PeriodElapsedCallback+0x674>)
 8003652:	6013      	str	r3, [r2, #0]

		}

		//}

		if(controller_counter == 2) { //2.5 ms || 400 Hz
 8003654:	4b9a      	ldr	r3, [pc, #616]	; (80038c0 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003656:	881b      	ldrh	r3, [r3, #0]
 8003658:	2b02      	cmp	r3, #2
 800365a:	f040 822c 	bne.w	8003ab6 <HAL_TIM_PeriodElapsedCallback+0x86e>

		  controller_counter = 0;
 800365e:	4b98      	ldr	r3, [pc, #608]	; (80038c0 <HAL_TIM_PeriodElapsedCallback+0x678>)
 8003660:	2200      	movs	r2, #0
 8003662:	801a      	strh	r2, [r3, #0]



		  gyroX = (GyroOku(GYRO_X_ADDR)- GyroXh)/14.375 ;
 8003664:	201d      	movs	r0, #29
 8003666:	f7ff fa37 	bl	8002ad8 <_Z7GyroOkuh>
 800366a:	4603      	mov	r3, r0
 800366c:	4618      	mov	r0, r3
 800366e:	f7fd fb0d 	bl	8000c8c <__aeabi_i2f>
 8003672:	4602      	mov	r2, r0
 8003674:	4b93      	ldr	r3, [pc, #588]	; (80038c4 <HAL_TIM_PeriodElapsedCallback+0x67c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4619      	mov	r1, r3
 800367a:	4610      	mov	r0, r2
 800367c:	f7fd fa50 	bl	8000b20 <__aeabi_fsub>
 8003680:	4603      	mov	r3, r0
 8003682:	4991      	ldr	r1, [pc, #580]	; (80038c8 <HAL_TIM_PeriodElapsedCallback+0x680>)
 8003684:	4618      	mov	r0, r3
 8003686:	f7fd fc09 	bl	8000e9c <__aeabi_fdiv>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	4b8f      	ldr	r3, [pc, #572]	; (80038cc <HAL_TIM_PeriodElapsedCallback+0x684>)
 8003690:	601a      	str	r2, [r3, #0]
		  gyroY = (GyroOku(GYRO_Y_ADDR)- GyroYh)/14.375 ;
 8003692:	201f      	movs	r0, #31
 8003694:	f7ff fa20 	bl	8002ad8 <_Z7GyroOkuh>
 8003698:	4603      	mov	r3, r0
 800369a:	4618      	mov	r0, r3
 800369c:	f7fd faf6 	bl	8000c8c <__aeabi_i2f>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b8b      	ldr	r3, [pc, #556]	; (80038d0 <HAL_TIM_PeriodElapsedCallback+0x688>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4619      	mov	r1, r3
 80036a8:	4610      	mov	r0, r2
 80036aa:	f7fd fa39 	bl	8000b20 <__aeabi_fsub>
 80036ae:	4603      	mov	r3, r0
 80036b0:	4985      	ldr	r1, [pc, #532]	; (80038c8 <HAL_TIM_PeriodElapsedCallback+0x680>)
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7fd fbf2 	bl	8000e9c <__aeabi_fdiv>
 80036b8:	4603      	mov	r3, r0
 80036ba:	461a      	mov	r2, r3
 80036bc:	4b85      	ldr	r3, [pc, #532]	; (80038d4 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 80036be:	601a      	str	r2, [r3, #0]
		  gyroZ = (GyroOku(GYRO_Z_ADDR)- GyroZh)/14.375 ;
 80036c0:	2021      	movs	r0, #33	; 0x21
 80036c2:	f7ff fa09 	bl	8002ad8 <_Z7GyroOkuh>
 80036c6:	4603      	mov	r3, r0
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fd fadf 	bl	8000c8c <__aeabi_i2f>
 80036ce:	4602      	mov	r2, r0
 80036d0:	4b81      	ldr	r3, [pc, #516]	; (80038d8 <HAL_TIM_PeriodElapsedCallback+0x690>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4619      	mov	r1, r3
 80036d6:	4610      	mov	r0, r2
 80036d8:	f7fd fa22 	bl	8000b20 <__aeabi_fsub>
 80036dc:	4603      	mov	r3, r0
 80036de:	497a      	ldr	r1, [pc, #488]	; (80038c8 <HAL_TIM_PeriodElapsedCallback+0x680>)
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fd fbdb 	bl	8000e9c <__aeabi_fdiv>
 80036e6:	4603      	mov	r3, r0
 80036e8:	461a      	mov	r2, r3
 80036ea:	4b7c      	ldr	r3, [pc, #496]	; (80038dc <HAL_TIM_PeriodElapsedCallback+0x694>)
 80036ec:	601a      	str	r2, [r3, #0]
		  //gyroX_a += gyroX_a_x * st;



		  //float gyro[3];
		  EKF.gyro[0] = gyroX;
 80036ee:	4b77      	ldr	r3, [pc, #476]	; (80038cc <HAL_TIM_PeriodElapsedCallback+0x684>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7b      	ldr	r2, [pc, #492]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80036f4:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
		  EKF.gyro[1] = -1*gyroY;
 80036f8:	4b76      	ldr	r3, [pc, #472]	; (80038d4 <HAL_TIM_PeriodElapsedCallback+0x68c>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003700:	4a77      	ldr	r2, [pc, #476]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003702:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
		  EKF.gyro[2] = gyroZ;
 8003706:	4b75      	ldr	r3, [pc, #468]	; (80038dc <HAL_TIM_PeriodElapsedCallback+0x694>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4a75      	ldr	r2, [pc, #468]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 800370c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

		  //vmeler degerlerini oku

		  accX = AccOku(ACC_X_ADDR);
 8003710:	2032      	movs	r0, #50	; 0x32
 8003712:	f7ff fa03 	bl	8002b1c <_Z6AccOkuh>
 8003716:	4603      	mov	r3, r0
 8003718:	4618      	mov	r0, r3
 800371a:	f7fd fab7 	bl	8000c8c <__aeabi_i2f>
 800371e:	4603      	mov	r3, r0
 8003720:	4a70      	ldr	r2, [pc, #448]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 8003722:	6013      	str	r3, [r2, #0]
		  accY = AccOku(ACC_Y_ADDR);
 8003724:	2034      	movs	r0, #52	; 0x34
 8003726:	f7ff f9f9 	bl	8002b1c <_Z6AccOkuh>
 800372a:	4603      	mov	r3, r0
 800372c:	4618      	mov	r0, r3
 800372e:	f7fd faad 	bl	8000c8c <__aeabi_i2f>
 8003732:	4603      	mov	r3, r0
 8003734:	4a6c      	ldr	r2, [pc, #432]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8003736:	6013      	str	r3, [r2, #0]
		  accZ = AccOku(ACC_Z_ADDR);
 8003738:	2036      	movs	r0, #54	; 0x36
 800373a:	f7ff f9ef 	bl	8002b1c <_Z6AccOkuh>
 800373e:	4603      	mov	r3, r0
 8003740:	4618      	mov	r0, r3
 8003742:	f7fd faa3 	bl	8000c8c <__aeabi_i2f>
 8003746:	4603      	mov	r3, r0
 8003748:	4a68      	ldr	r2, [pc, #416]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 800374a:	6013      	str	r3, [r2, #0]

		  accXs = (float)accX* 0.0078;
 800374c:	4b65      	ldr	r3, [pc, #404]	; (80038e4 <HAL_TIM_PeriodElapsedCallback+0x69c>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	f7fc fe61 	bl	8000418 <__aeabi_f2d>
 8003756:	a356      	add	r3, pc, #344	; (adr r3, 80038b0 <HAL_TIM_PeriodElapsedCallback+0x668>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f7fc feb4 	bl	80004c8 <__aeabi_dmul>
 8003760:	4602      	mov	r2, r0
 8003762:	460b      	mov	r3, r1
 8003764:	4610      	mov	r0, r2
 8003766:	4619      	mov	r1, r3
 8003768:	f7fd f986 	bl	8000a78 <__aeabi_d2f>
 800376c:	4603      	mov	r3, r0
 800376e:	4a60      	ldr	r2, [pc, #384]	; (80038f0 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 8003770:	6013      	str	r3, [r2, #0]
		  accYs = (float)accY* 0.0078;
 8003772:	4b5d      	ldr	r3, [pc, #372]	; (80038e8 <HAL_TIM_PeriodElapsedCallback+0x6a0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fc fe4e 	bl	8000418 <__aeabi_f2d>
 800377c:	a34c      	add	r3, pc, #304	; (adr r3, 80038b0 <HAL_TIM_PeriodElapsedCallback+0x668>)
 800377e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003782:	f7fc fea1 	bl	80004c8 <__aeabi_dmul>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	4610      	mov	r0, r2
 800378c:	4619      	mov	r1, r3
 800378e:	f7fd f973 	bl	8000a78 <__aeabi_d2f>
 8003792:	4603      	mov	r3, r0
 8003794:	4a57      	ldr	r2, [pc, #348]	; (80038f4 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 8003796:	6013      	str	r3, [r2, #0]
		  accZs = (float)accZ* 0.0078;
 8003798:	4b54      	ldr	r3, [pc, #336]	; (80038ec <HAL_TIM_PeriodElapsedCallback+0x6a4>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f7fc fe3b 	bl	8000418 <__aeabi_f2d>
 80037a2:	a343      	add	r3, pc, #268	; (adr r3, 80038b0 <HAL_TIM_PeriodElapsedCallback+0x668>)
 80037a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a8:	f7fc fe8e 	bl	80004c8 <__aeabi_dmul>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4610      	mov	r0, r2
 80037b2:	4619      	mov	r1, r3
 80037b4:	f7fd f960 	bl	8000a78 <__aeabi_d2f>
 80037b8:	4603      	mov	r3, r0
 80037ba:	4a4f      	ldr	r2, [pc, #316]	; (80038f8 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 80037bc:	6013      	str	r3, [r2, #0]
		  /*
		  accXc = 0.815*accXs - 0.42592*accYs - 0.072464*accZs + 0.001334;
		  accYc = 0.96009*accYs - 0.42592*accXs + 0.0091315*accZs + 0.042165;
		  accZc = 0.0091315*accYs - 0.072464*accXs + 0.98549*accZs + 0.08443;
		  */
		  accXc = accXs;
 80037be:	4b4c      	ldr	r3, [pc, #304]	; (80038f0 <HAL_TIM_PeriodElapsedCallback+0x6a8>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a4e      	ldr	r2, [pc, #312]	; (80038fc <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 80037c4:	6013      	str	r3, [r2, #0]
		  accYc = accYs;
 80037c6:	4b4b      	ldr	r3, [pc, #300]	; (80038f4 <HAL_TIM_PeriodElapsedCallback+0x6ac>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a4d      	ldr	r2, [pc, #308]	; (8003900 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80037cc:	6013      	str	r3, [r2, #0]
		  accZc = accZs;
 80037ce:	4b4a      	ldr	r3, [pc, #296]	; (80038f8 <HAL_TIM_PeriodElapsedCallback+0x6b0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a4c      	ldr	r2, [pc, #304]	; (8003904 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 80037d4:	6013      	str	r3, [r2, #0]

		  //float acc[3];
		  EKF.acc[0] = accXc;// - AccXh;
 80037d6:	4b49      	ldr	r3, [pc, #292]	; (80038fc <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a41      	ldr	r2, [pc, #260]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80037dc:	f8c2 3128 	str.w	r3, [r2, #296]	; 0x128
		  EKF.acc[1] = accYc;// - AccYh;
 80037e0:	4b47      	ldr	r3, [pc, #284]	; (8003900 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a3e      	ldr	r2, [pc, #248]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80037e6:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
		  EKF.acc[2] = accZc;// - AccZh;
 80037ea:	4b46      	ldr	r3, [pc, #280]	; (8003904 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a3c      	ldr	r2, [pc, #240]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 80037f0:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

		  //float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);		//Toplam ivme
		 // pitch_acc=asin(accY/acctop)*57.324;					//vme lerden hesaplanan pitch as

		  float g = 9.81;
 80037f4:	4b44      	ldr	r3, [pc, #272]	; (8003908 <HAL_TIM_PeriodElapsedCallback+0x6c0>)
 80037f6:	643b      	str	r3, [r7, #64]	; 0x40
		  EKF.acc_vert = (accZc - 1.0)  * g;
 80037f8:	4b42      	ldr	r3, [pc, #264]	; (8003904 <HAL_TIM_PeriodElapsedCallback+0x6bc>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4618      	mov	r0, r3
 80037fe:	f7fc fe0b 	bl	8000418 <__aeabi_f2d>
 8003802:	f04f 0200 	mov.w	r2, #0
 8003806:	4b41      	ldr	r3, [pc, #260]	; (800390c <HAL_TIM_PeriodElapsedCallback+0x6c4>)
 8003808:	f7fc fca6 	bl	8000158 <__aeabi_dsub>
 800380c:	4602      	mov	r2, r0
 800380e:	460b      	mov	r3, r1
 8003810:	4614      	mov	r4, r2
 8003812:	461d      	mov	r5, r3
 8003814:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003816:	f7fc fdff 	bl	8000418 <__aeabi_f2d>
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4620      	mov	r0, r4
 8003820:	4629      	mov	r1, r5
 8003822:	f7fc fe51 	bl	80004c8 <__aeabi_dmul>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4610      	mov	r0, r2
 800382c:	4619      	mov	r1, r3
 800382e:	f7fd f923 	bl	8000a78 <__aeabi_d2f>
 8003832:	4603      	mov	r3, r0
 8003834:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003836:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154

		  float ax_b = (accXc-AccXh);
 800383a:	4b30      	ldr	r3, [pc, #192]	; (80038fc <HAL_TIM_PeriodElapsedCallback+0x6b4>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a34      	ldr	r2, [pc, #208]	; (8003910 <HAL_TIM_PeriodElapsedCallback+0x6c8>)
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	4611      	mov	r1, r2
 8003844:	4618      	mov	r0, r3
 8003846:	f7fd f96b 	bl	8000b20 <__aeabi_fsub>
 800384a:	4603      	mov	r3, r0
 800384c:	63fb      	str	r3, [r7, #60]	; 0x3c
		  ax_b = ax_b - 1 * sin(deg2rad*EKF.state.angles[1]);
 800384e:	4b24      	ldr	r3, [pc, #144]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003850:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003854:	492f      	ldr	r1, [pc, #188]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd fa6c 	bl	8000d34 <__aeabi_fmul>
 800385c:	4603      	mov	r3, r0
 800385e:	4618      	mov	r0, r3
 8003860:	f7fe f8ee 	bl	8001a40 <_ZSt3sinf>
 8003864:	4603      	mov	r3, r0
 8003866:	4619      	mov	r1, r3
 8003868:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800386a:	f7fd f959 	bl	8000b20 <__aeabi_fsub>
 800386e:	4603      	mov	r3, r0
 8003870:	63fb      	str	r3, [r7, #60]	; 0x3c
		  ax_b = ax_b * cos(deg2rad*EKF.state.angles[1]);
 8003872:	4b1b      	ldr	r3, [pc, #108]	; (80038e0 <HAL_TIM_PeriodElapsedCallback+0x698>)
 8003874:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003878:	4926      	ldr	r1, [pc, #152]	; (8003914 <HAL_TIM_PeriodElapsedCallback+0x6cc>)
 800387a:	4618      	mov	r0, r3
 800387c:	f7fd fa5a 	bl	8000d34 <__aeabi_fmul>
 8003880:	4603      	mov	r3, r0
 8003882:	4618      	mov	r0, r3
 8003884:	f7fe f8d0 	bl	8001a28 <_ZSt3cosf>
 8003888:	4603      	mov	r3, r0
 800388a:	4619      	mov	r1, r3
 800388c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800388e:	f7fd fa51 	bl	8000d34 <__aeabi_fmul>
 8003892:	4603      	mov	r3, r0
 8003894:	63fb      	str	r3, [r7, #60]	; 0x3c
		  float accXm = ax_b  * g;
 8003896:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003898:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800389a:	f7fd fa4b 	bl	8000d34 <__aeabi_fmul>
 800389e:	4603      	mov	r3, r0
 80038a0:	63bb      	str	r3, [r7, #56]	; 0x38
		  float accYm = (accYc-AccYh)  * g;
 80038a2:	4b17      	ldr	r3, [pc, #92]	; (8003900 <HAL_TIM_PeriodElapsedCallback+0x6b8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a1c      	ldr	r2, [pc, #112]	; (8003918 <HAL_TIM_PeriodElapsedCallback+0x6d0>)
 80038a8:	6812      	ldr	r2, [r2, #0]
 80038aa:	4611      	mov	r1, r2
 80038ac:	e036      	b.n	800391c <HAL_TIM_PeriodElapsedCallback+0x6d4>
 80038ae:	bf00      	nop
 80038b0:	8e8a71de 	.word	0x8e8a71de
 80038b4:	3f7ff2e4 	.word	0x3f7ff2e4
 80038b8:	20000dc0 	.word	0x20000dc0
 80038bc:	20000da0 	.word	0x20000da0
 80038c0:	20000db8 	.word	0x20000db8
 80038c4:	20000310 	.word	0x20000310
 80038c8:	41660000 	.word	0x41660000
 80038cc:	200002e0 	.word	0x200002e0
 80038d0:	20000314 	.word	0x20000314
 80038d4:	200002e4 	.word	0x200002e4
 80038d8:	20000318 	.word	0x20000318
 80038dc:	200002e8 	.word	0x200002e8
 80038e0:	200004e0 	.word	0x200004e0
 80038e4:	200002ec 	.word	0x200002ec
 80038e8:	200002f0 	.word	0x200002f0
 80038ec:	200002f4 	.word	0x200002f4
 80038f0:	20000304 	.word	0x20000304
 80038f4:	20000308 	.word	0x20000308
 80038f8:	2000030c 	.word	0x2000030c
 80038fc:	200002f8 	.word	0x200002f8
 8003900:	200002fc 	.word	0x200002fc
 8003904:	20000300 	.word	0x20000300
 8003908:	411cf5c3 	.word	0x411cf5c3
 800390c:	3ff00000 	.word	0x3ff00000
 8003910:	2000031c 	.word	0x2000031c
 8003914:	3c8e8a72 	.word	0x3c8e8a72
 8003918:	20000320 	.word	0x20000320
 800391c:	4618      	mov	r0, r3
 800391e:	f7fd f8ff 	bl	8000b20 <__aeabi_fsub>
 8003922:	4603      	mov	r3, r0
 8003924:	4619      	mov	r1, r3
 8003926:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003928:	f7fd fa04 	bl	8000d34 <__aeabi_fmul>
 800392c:	4603      	mov	r3, r0
 800392e:	637b      	str	r3, [r7, #52]	; 0x34

		  EKF.accXm = accXm;// * deg2rad*EKF.state.angles[1];
 8003930:	4a63      	ldr	r2, [pc, #396]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003934:	f8c2 316c 	str.w	r3, [r2, #364]	; 0x16c
		  EKF.accYm = accYm;
 8003938:	4a61      	ldr	r2, [pc, #388]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800393a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800393c:	f8c2 3170 	str.w	r3, [r2, #368]	; 0x170


		  EKF.sonar_alt = sonar_alt;
 8003940:	4b60      	ldr	r3, [pc, #384]	; (8003ac4 <HAL_TIM_PeriodElapsedCallback+0x87c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a5e      	ldr	r2, [pc, #376]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003946:	f8c2 3160 	str.w	r3, [r2, #352]	; 0x160
		  EKF.baro_alt = baro_alt;
 800394a:	4b5f      	ldr	r3, [pc, #380]	; (8003ac8 <HAL_TIM_PeriodElapsedCallback+0x880>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a5c      	ldr	r2, [pc, #368]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003950:	f8c2 3164 	str.w	r3, [r2, #356]	; 0x164

		  EKF.Run();
 8003954:	485a      	ldr	r0, [pc, #360]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003956:	f006 fb93 	bl	800a080 <_ZN15Kalman_Filtresi3RunEv>
			  Qs = 1e4;
		  }
*/


		  state.angles[0]  	  = EKF.state.angles[0];
 800395a:	4b59      	ldr	r3, [pc, #356]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800395c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003960:	4a5a      	ldr	r2, [pc, #360]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 8003962:	6013      	str	r3, [r2, #0]
		  state.angles[1] 	  = EKF.state.angles[1];
 8003964:	4b56      	ldr	r3, [pc, #344]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003966:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800396a:	4a58      	ldr	r2, [pc, #352]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 800396c:	6053      	str	r3, [r2, #4]
		  state.angles[2]     = EKF.state.angles[2];
 800396e:	4b54      	ldr	r3, [pc, #336]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003970:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003974:	4a55      	ldr	r2, [pc, #340]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 8003976:	6093      	str	r3, [r2, #8]

		  state.rates[0] = EKF.state.rates[0];
 8003978:	4b51      	ldr	r3, [pc, #324]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800397a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800397e:	4a53      	ldr	r2, [pc, #332]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 8003980:	60d3      	str	r3, [r2, #12]
		  state.rates[1] = EKF.state.rates[1];
 8003982:	4b4f      	ldr	r3, [pc, #316]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 8003984:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003988:	4a50      	ldr	r2, [pc, #320]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 800398a:	6113      	str	r3, [r2, #16]
		  state.rates[2] = EKF.state.rates[2];
 800398c:	4b4c      	ldr	r3, [pc, #304]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 800398e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003992:	4a4e      	ldr	r2, [pc, #312]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 8003994:	6153      	str	r3, [r2, #20]


		 // alpha_des = 0;
		 // printf("roll: %d\r\n",int(roll));

			checkMode(ch[MOD_CH-1]);
 8003996:	4b4e      	ldr	r3, [pc, #312]	; (8003ad0 <HAL_TIM_PeriodElapsedCallback+0x888>)
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	4618      	mov	r0, r3
 800399c:	f7fe fe66 	bl	800266c <_Z9checkModei>

			controller.z_vel = EKF.vz;
 80039a0:	4b47      	ldr	r3, [pc, #284]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 80039a2:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 80039a6:	4a4b      	ldr	r2, [pc, #300]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039a8:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178
			controller.vx	 = EKF.vx;
 80039ac:	4b44      	ldr	r3, [pc, #272]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 80039ae:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 80039b2:	4a48      	ldr	r2, [pc, #288]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039b4:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
			controller.x     = EKF.xpos;
 80039b8:	4b41      	ldr	r3, [pc, #260]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 80039ba:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80039be:	4a45      	ldr	r2, [pc, #276]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039c0:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
			//controller.z0 = z0;
			controller.z = EKF.alt_gnd;
 80039c4:	4b3e      	ldr	r3, [pc, #248]	; (8003ac0 <HAL_TIM_PeriodElapsedCallback+0x878>)
 80039c6:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80039ca:	4a42      	ldr	r2, [pc, #264]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039cc:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180

		  controller.state = state;
 80039d0:	4b40      	ldr	r3, [pc, #256]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039d2:	4a3e      	ldr	r2, [pc, #248]	; (8003acc <HAL_TIM_PeriodElapsedCallback+0x884>)
 80039d4:	f503 7498 	add.w	r4, r3, #304	; 0x130
 80039d8:	4615      	mov	r5, r2
 80039da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039e2:	682b      	ldr	r3, [r5, #0]
 80039e4:	6023      	str	r3, [r4, #0]
		  controller.state_des = state_des;
 80039e6:	4b3b      	ldr	r3, [pc, #236]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 80039e8:	4a3b      	ldr	r2, [pc, #236]	; (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x890>)
 80039ea:	f503 74aa 	add.w	r4, r3, #340	; 0x154
 80039ee:	4615      	mov	r5, r2
 80039f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	6023      	str	r3, [r4, #0]
		  controller.ch3 = ch[2];
 80039fc:	4b34      	ldr	r3, [pc, #208]	; (8003ad0 <HAL_TIM_PeriodElapsedCallback+0x888>)
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fd f943 	bl	8000c8c <__aeabi_i2f>
 8003a06:	4603      	mov	r3, r0
 8003a08:	4a32      	ldr	r2, [pc, #200]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a0a:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184

		  controller_output_ang = controller.Run();
 8003a0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a12:	4930      	ldr	r1, [pc, #192]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a14:	4618      	mov	r0, r3
 8003a16:	f005 fc31 	bl	800927c <_ZN10Controller3RunEv>
 8003a1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a1e:	4619      	mov	r1, r3
 8003a20:	482e      	ldr	r0, [pc, #184]	; (8003adc <HAL_TIM_PeriodElapsedCallback+0x894>)
 8003a22:	f000 f988 	bl	8003d36 <_ZNSt6vectorIfSaIfEEaSEOS1_>
 8003a26:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 f968 	bl	8003d00 <_ZNSt6vectorIfSaIfEED1Ev>

		  controller_output[0] = controller.controller_output_pwm[0];
 8003a30:	4b28      	ldr	r3, [pc, #160]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a32:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003a36:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a38:	6013      	str	r3, [r2, #0]
		  controller_output[1] = controller.controller_output_pwm[1];
 8003a3a:	4b26      	ldr	r3, [pc, #152]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a3c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8003a40:	4a27      	ldr	r2, [pc, #156]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a42:	6053      	str	r3, [r2, #4]
		  controller_output[2] = controller.controller_output_pwm[2];
 8003a44:	4b23      	ldr	r3, [pc, #140]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a46:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8003a4a:	4a25      	ldr	r2, [pc, #148]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a4c:	6093      	str	r3, [r2, #8]
		  controller_output[3] = controller.controller_output_pwm[3];
 8003a4e:	4b21      	ldr	r3, [pc, #132]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a50:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8003a54:	4a22      	ldr	r2, [pc, #136]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a56:	60d3      	str	r3, [r2, #12]

		  state_des.rates[0] = controller.roll_rate_des;
 8003a58:	4b1e      	ldr	r3, [pc, #120]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a5a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8003a5e:	4a1e      	ldr	r2, [pc, #120]	; (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8003a60:	60d3      	str	r3, [r2, #12]
		  state_des.rates[1] = controller.pitch_rate_des;
 8003a62:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a64:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8003a68:	4a1b      	ldr	r2, [pc, #108]	; (8003ad8 <HAL_TIM_PeriodElapsedCallback+0x890>)
 8003a6a:	6113      	str	r3, [r2, #16]

		  //ie_roll_sat = controller.pid_roll.ie_roll_sat;

		  w_ang = controller.pd_roll;
 8003a6c:	4b19      	ldr	r3, [pc, #100]	; (8003ad4 <HAL_TIM_PeriodElapsedCallback+0x88c>)
 8003a6e:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8003a72:	4618      	mov	r0, r3
 8003a74:	f7fc fcd0 	bl	8000418 <__aeabi_f2d>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4919      	ldr	r1, [pc, #100]	; (8003ae4 <HAL_TIM_PeriodElapsedCallback+0x89c>)
 8003a7e:	e9c1 2300 	strd	r2, r3, [r1]


		  w1 = controller_output[0];
 8003a82:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	b29a      	uxth	r2, r3
 8003a88:	4b17      	ldr	r3, [pc, #92]	; (8003ae8 <HAL_TIM_PeriodElapsedCallback+0x8a0>)
 8003a8a:	801a      	strh	r2, [r3, #0]
		  w2 = controller_output[1];
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	4b16      	ldr	r3, [pc, #88]	; (8003aec <HAL_TIM_PeriodElapsedCallback+0x8a4>)
 8003a94:	801a      	strh	r2, [r3, #0]
		  w3 = controller_output[2];
 8003a96:	4b12      	ldr	r3, [pc, #72]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	4b14      	ldr	r3, [pc, #80]	; (8003af0 <HAL_TIM_PeriodElapsedCallback+0x8a8>)
 8003a9e:	801a      	strh	r2, [r3, #0]
		  w4 = controller_output[3];
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <HAL_TIM_PeriodElapsedCallback+0x898>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	4b13      	ldr	r3, [pc, #76]	; (8003af4 <HAL_TIM_PeriodElapsedCallback+0x8ac>)
 8003aa8:	801a      	strh	r2, [r3, #0]


		  PWMYaz();
 8003aaa:	f7ff faf9 	bl	80030a0 <_Z6PWMYazv>


		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8003aae:	2102      	movs	r1, #2
 8003ab0:	4811      	ldr	r0, [pc, #68]	; (8003af8 <HAL_TIM_PeriodElapsedCallback+0x8b0>)
 8003ab2:	f001 fb1d 	bl	80050f0 <HAL_GPIO_TogglePin>
		}
		}
	}
 8003ab6:	bf00      	nop
 8003ab8:	3754      	adds	r7, #84	; 0x54
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200004e0 	.word	0x200004e0
 8003ac4:	20000da4 	.word	0x20000da4
 8003ac8:	20000da0 	.word	0x20000da0
 8003acc:	2000034c 	.word	0x2000034c
 8003ad0:	20000d3c 	.word	0x20000d3c
 8003ad4:	20000768 	.word	0x20000768
 8003ad8:	20000328 	.word	0x20000328
 8003adc:	20000d18 	.word	0x20000d18
 8003ae0:	20000d08 	.word	0x20000d08
 8003ae4:	20000d98 	.word	0x20000d98
 8003ae8:	20000d24 	.word	0x20000d24
 8003aec:	20000d26 	.word	0x20000d26
 8003af0:	20000d28 	.word	0x20000d28
 8003af4:	20000d2a 	.word	0x20000d2a
 8003af8:	40010c00 	.word	0x40010c00

08003afc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)

{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]

 if(htim == &htim3) {
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a55      	ldr	r2, [pc, #340]	; (8003c5c <HAL_TIM_IC_CaptureCallback+0x160>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	f040 80a3 	bne.w	8003c54 <HAL_TIM_IC_CaptureCallback+0x158>


	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	7f1b      	ldrb	r3, [r3, #28]
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	f040 809e 	bne.w	8003c54 <HAL_TIM_IC_CaptureCallback+0x158>
	{
				IC_Val1 = IC_Val2;
 8003b18:	4b51      	ldr	r3, [pc, #324]	; (8003c60 <HAL_TIM_IC_CaptureCallback+0x164>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a51      	ldr	r2, [pc, #324]	; (8003c64 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003b1e:	6013      	str	r3, [r2, #0]
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 8003b20:	2108      	movs	r1, #8
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f004 fa20 	bl	8007f68 <HAL_TIM_ReadCapturedValue>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	4b4c      	ldr	r3, [pc, #304]	; (8003c60 <HAL_TIM_IC_CaptureCallback+0x164>)
 8003b2e:	601a      	str	r2, [r3, #0]
				Diff = IC_Val2-IC_Val1;
 8003b30:	4b4b      	ldr	r3, [pc, #300]	; (8003c60 <HAL_TIM_IC_CaptureCallback+0x164>)
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	4b4b      	ldr	r3, [pc, #300]	; (8003c64 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	4a4b      	ldr	r2, [pc, #300]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b3c:	6013      	str	r3, [r2, #0]
				if(Diff < 0) {
 8003b3e:	4b4a      	ldr	r3, [pc, #296]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	0fdb      	lsrs	r3, r3, #31
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d006      	beq.n	8003b58 <HAL_TIM_IC_CaptureCallback+0x5c>
					Diff+=65535;
 8003b4a:	4b47      	ldr	r3, [pc, #284]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003b52:	33ff      	adds	r3, #255	; 0xff
 8003b54:	4a44      	ldr	r2, [pc, #272]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b56:	6013      	str	r3, [r2, #0]

				}
				//printf("Diff: %d\n",Diff);
					if(Diff >= 1000 && Diff <= 2000) {
 8003b58:	4b43      	ldr	r3, [pc, #268]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b60:	db06      	blt.n	8003b70 <HAL_TIM_IC_CaptureCallback+0x74>
 8003b62:	4b41      	ldr	r3, [pc, #260]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003b6a:	dc01      	bgt.n	8003b70 <HAL_TIM_IC_CaptureCallback+0x74>
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e000      	b.n	8003b72 <HAL_TIM_IC_CaptureCallback+0x76>
 8003b70:	2300      	movs	r3, #0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01c      	beq.n	8003bb0 <HAL_TIM_IC_CaptureCallback+0xb4>

						ch_[i] = ch[i];
 8003b76:	4b3d      	ldr	r3, [pc, #244]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003b78:	881b      	ldrh	r3, [r3, #0]
 8003b7a:	b21b      	sxth	r3, r3
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	4b3b      	ldr	r3, [pc, #236]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	b21b      	sxth	r3, r3
 8003b84:	4619      	mov	r1, r3
 8003b86:	4b3a      	ldr	r3, [pc, #232]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b8c:	4a39      	ldr	r2, [pc, #228]	; (8003c74 <HAL_TIM_IC_CaptureCallback+0x178>)
 8003b8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch[i] = Diff;
 8003b92:	4b36      	ldr	r3, [pc, #216]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003b94:	881b      	ldrh	r3, [r3, #0]
 8003b96:	b21b      	sxth	r3, r3
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4b33      	ldr	r3, [pc, #204]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a34      	ldr	r2, [pc, #208]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003ba0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
						ch_count++;
 8003ba4:	4b34      	ldr	r3, [pc, #208]	; (8003c78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	4a33      	ldr	r2, [pc, #204]	; (8003c78 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8003bac:	6013      	str	r3, [r2, #0]
 8003bae:	e015      	b.n	8003bdc <HAL_TIM_IC_CaptureCallback+0xe0>


					}

					else if(Diff > CH0) {
 8003bb0:	4b2d      	ldr	r3, [pc, #180]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	bfcc      	ite	gt
 8003bbc:	2301      	movgt	r3, #1
 8003bbe:	2300      	movle	r3, #0
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00a      	beq.n	8003bdc <HAL_TIM_IC_CaptureCallback+0xe0>
						//ch[CH_NUM] = ch[i];
						i = -1;
 8003bc6:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003bc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003bcc:	801a      	strh	r2, [r3, #0]
						ch[CH_NUM] = Diff;
 8003bce:	4b26      	ldr	r3, [pc, #152]	; (8003c68 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a27      	ldr	r2, [pc, #156]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003bd4:	6213      	str	r3, [r2, #32]
						sync = 1;
 8003bd6:	4b29      	ldr	r3, [pc, #164]	; (8003c7c <HAL_TIM_IC_CaptureCallback+0x180>)
 8003bd8:	2201      	movs	r2, #1
 8003bda:	801a      	strh	r2, [r3, #0]
					}




				state_des.angles[0] =  pid.pwm2ang(ch[0]);
 8003bdc:	4b24      	ldr	r3, [pc, #144]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	b29b      	uxth	r3, r3
 8003be2:	4619      	mov	r1, r3
 8003be4:	4826      	ldr	r0, [pc, #152]	; (8003c80 <HAL_TIM_IC_CaptureCallback+0x184>)
 8003be6:	f009 fa33 	bl	800d050 <_ZN3PID7pwm2angEt>
 8003bea:	4603      	mov	r3, r0
 8003bec:	4a25      	ldr	r2, [pc, #148]	; (8003c84 <HAL_TIM_IC_CaptureCallback+0x188>)
 8003bee:	6013      	str	r3, [r2, #0]
				state_des.angles[1] =  pid.pwm2ang(ch[1]);
 8003bf0:	4b1f      	ldr	r3, [pc, #124]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	4619      	mov	r1, r3
 8003bf8:	4821      	ldr	r0, [pc, #132]	; (8003c80 <HAL_TIM_IC_CaptureCallback+0x184>)
 8003bfa:	f009 fa29 	bl	800d050 <_ZN3PID7pwm2angEt>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	4a20      	ldr	r2, [pc, #128]	; (8003c84 <HAL_TIM_IC_CaptureCallback+0x188>)
 8003c02:	6053      	str	r3, [r2, #4]
				state_des.angles[2] =  0;
 8003c04:	4b1f      	ldr	r3, [pc, #124]	; (8003c84 <HAL_TIM_IC_CaptureCallback+0x188>)
 8003c06:	f04f 0200 	mov.w	r2, #0
 8003c0a:	609a      	str	r2, [r3, #8]
				state_des.rates[2] = pid.pwm2rate(ch[3]);
 8003c0c:	4b18      	ldr	r3, [pc, #96]	; (8003c70 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	4619      	mov	r1, r3
 8003c14:	481a      	ldr	r0, [pc, #104]	; (8003c80 <HAL_TIM_IC_CaptureCallback+0x184>)
 8003c16:	f009 fa58 	bl	800d0ca <_ZN3PID8pwm2rateEt>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	4a19      	ldr	r2, [pc, #100]	; (8003c84 <HAL_TIM_IC_CaptureCallback+0x188>)
 8003c1e:	6153      	str	r3, [r2, #20]

				i++;
 8003c20:	4b12      	ldr	r3, [pc, #72]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003c22:	881b      	ldrh	r3, [r3, #0]
 8003c24:	b21b      	sxth	r3, r3
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	3301      	adds	r3, #1
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	b21a      	sxth	r2, r3
 8003c2e:	4b0f      	ldr	r3, [pc, #60]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003c30:	801a      	strh	r2, [r3, #0]
				i = i % (CH_NUM+1);
 8003c32:	4b0e      	ldr	r3, [pc, #56]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003c34:	881b      	ldrh	r3, [r3, #0]
 8003c36:	b21b      	sxth	r3, r3
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4b13      	ldr	r3, [pc, #76]	; (8003c88 <HAL_TIM_IC_CaptureCallback+0x18c>)
 8003c3c:	fb83 2301 	smull	r2, r3, r3, r1
 8003c40:	105a      	asrs	r2, r3, #1
 8003c42:	17cb      	asrs	r3, r1, #31
 8003c44:	1ad2      	subs	r2, r2, r3
 8003c46:	4613      	mov	r3, r2
 8003c48:	00db      	lsls	r3, r3, #3
 8003c4a:	4413      	add	r3, r2
 8003c4c:	1aca      	subs	r2, r1, r3
 8003c4e:	b212      	sxth	r2, r2
 8003c50:	4b06      	ldr	r3, [pc, #24]	; (8003c6c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003c52:	801a      	strh	r2, [r3, #0]
			//	__HAL_TIM_SET_CAPTUREPOLARITY(htim,TIM_CHANNEL_2,TIM_INPUTCHANNELPOLARITY_RISING);


	 }
	}
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	2000018c 	.word	0x2000018c
 8003c60:	20000d2c 	.word	0x20000d2c
 8003c64:	20000d30 	.word	0x20000d30
 8003c68:	20000d34 	.word	0x20000d34
 8003c6c:	20000d38 	.word	0x20000d38
 8003c70:	20000d3c 	.word	0x20000d3c
 8003c74:	20000d60 	.word	0x20000d60
 8003c78:	20000dfc 	.word	0x20000dfc
 8003c7c:	20000d84 	.word	0x20000d84
 8003c80:	200006c0 	.word	0x200006c0
 8003c84:	20000328 	.word	0x20000328
 8003c88:	38e38e39 	.word	0x38e38e39

08003c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c90:	b672      	cpsid	i
}
 8003c92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c94:	e7fe      	b.n	8003c94 <Error_Handler+0x8>

08003c96 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b082      	sub	sp, #8
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f85e 	bl	8003d60 <_ZNSaIfEC1Ev>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 f866 	bl	8003d78 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <_ZNSaIfED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b082      	sub	sp, #8
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
 8003cbe:	6878      	ldr	r0, [r7, #4]
 8003cc0:	f000 f86d 	bl	8003d9e <_ZN9__gnu_cxx13new_allocatorIfED1Ev>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3708      	adds	r7, #8
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b082      	sub	sp, #8
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	689a      	ldr	r2, [r3, #8]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f000 f862 	bl	8003db2 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      }
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fd febd 	bl	8001a70 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3708      	adds	r7, #8
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <_ZNSt6vectorIfSaIfEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8003d00:	b5b0      	push	{r4, r5, r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681c      	ldr	r4, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 f860 	bl	8003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003d18:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	4629      	mov	r1, r5
 8003d1e:	4620      	mov	r0, r4
 8003d20:	f000 f864 	bl	8003dec <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff ffd1 	bl	8003cce <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bdb0      	pop	{r4, r5, r7, pc}

08003d36 <_ZNSt6vectorIfSaIfEEaSEOS1_>:
       *  Afterwards @a __x is a valid, but unspecified %vector.
       *
       *  Whether the allocator is moved depends on the allocator traits.
       */
      vector&
      operator=(vector&& __x) noexcept(_Alloc_traits::_S_nothrow_move())
 8003d36:	b590      	push	{r4, r7, lr}
 8003d38:	b085      	sub	sp, #20
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	6039      	str	r1, [r7, #0]
      {
	constexpr bool __move_storage =
 8003d40:	2301      	movs	r3, #1
 8003d42:	73fb      	strb	r3, [r7, #15]
	  _Alloc_traits::_S_propagate_on_move_assign()
	  || _Alloc_traits::_S_always_equal();
	_M_move_assign(std::move(__x), __bool_constant<__move_storage>());
 8003d44:	6838      	ldr	r0, [r7, #0]
 8003d46:	f000 f85f 	bl	8003e08 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	4622      	mov	r2, r4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f863 	bl	8003e1c <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>
	return *this;
 8003d56:	687b      	ldr	r3, [r7, #4]
      }
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd90      	pop	{r4, r7, pc}

08003d60 <_ZNSaIfEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	f000 f895 	bl	8003e98 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4618      	mov	r0, r3
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	605a      	str	r2, [r3, #4]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	609a      	str	r2, [r3, #8]
	{ }
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4618      	mov	r0, r3
 8003d96:	370c      	adds	r7, #12
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bc80      	pop	{r7}
 8003d9c:	4770      	bx	lr

08003d9e <_ZN9__gnu_cxx13new_allocatorIfED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	4618      	mov	r0, r3
 8003daa:	370c      	adds	r7, #12
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bc80      	pop	{r7}
 8003db0:	4770      	bx	lr

08003db2 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b084      	sub	sp, #16
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	60f8      	str	r0, [r7, #12]
 8003dba:	60b9      	str	r1, [r7, #8]
 8003dbc:	607a      	str	r2, [r7, #4]
	if (__p)
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d005      	beq.n	8003dd0 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	68b9      	ldr	r1, [r7, #8]
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 f86e 	bl	8003eac <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>
      }
 8003dd0:	bf00      	nop
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bc80      	pop	{r7}
 8003dea:	4770      	bx	lr

08003dec <_ZSt8_DestroyIPffEvT_S1_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b084      	sub	sp, #16
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8003df8:	68b9      	ldr	r1, [r7, #8]
 8003dfa:	68f8      	ldr	r0, [r7, #12]
 8003dfc:	f000 f865 	bl	8003eca <_ZSt8_DestroyIPfEvT_S1_>
    }
 8003e00:	bf00      	nop
 8003e02:	3710      	adds	r7, #16
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <_ZSt4moveIRSt6vectorIfSaIfEEEONSt16remove_referenceIT_E4typeEOS5_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4618      	mov	r0, r3
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <_ZNSt6vectorIfSaIfEE14_M_move_assignEOS1_St17integral_constantIbLb1EE>:
    private:
      // Constant-time move assignment when source object's memory can be
      // moved, either because the source's allocator will move too
      // or because the allocators are equal.
      void
      _M_move_assign(vector&& __x, true_type) noexcept
 8003e1c:	b590      	push	{r4, r7, lr}
 8003e1e:	b089      	sub	sp, #36	; 0x24
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	713a      	strb	r2, [r7, #4]
      {
	vector __tmp(get_allocator());
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	f107 031c 	add.w	r3, r7, #28
 8003e2e:	4611      	mov	r1, r2
 8003e30:	4618      	mov	r0, r3
 8003e32:	f000 f857 	bl	8003ee4 <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>
 8003e36:	f107 021c 	add.w	r2, r7, #28
 8003e3a:	f107 0310 	add.w	r3, r7, #16
 8003e3e:	4611      	mov	r1, r2
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 f860 	bl	8003f06 <_ZNSt6vectorIfSaIfEEC1ERKS0_>
 8003e46:	f107 031c 	add.w	r3, r7, #28
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7ff ff33 	bl	8003cb6 <_ZNSaIfED1Ev>
	this->_M_impl._M_swap_data(__x._M_impl);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	4611      	mov	r1, r2
 8003e56:	4618      	mov	r0, r3
 8003e58:	f000 f864 	bl	8003f24 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	__tmp._M_impl._M_swap_data(__x._M_impl);
 8003e5c:	68ba      	ldr	r2, [r7, #8]
 8003e5e:	f107 0310 	add.w	r3, r7, #16
 8003e62:	4611      	mov	r1, r2
 8003e64:	4618      	mov	r0, r3
 8003e66:	f000 f85d 	bl	8003f24 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>
	std::__alloc_on_move(_M_get_Tp_allocator(), __x._M_get_Tp_allocator());
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff ffb3 	bl	8003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003e72:	4604      	mov	r4, r0
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff ffae 	bl	8003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	4619      	mov	r1, r3
 8003e80:	4620      	mov	r0, r4
 8003e82:	f000 f86d 	bl	8003f60 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>
	vector __tmp(get_allocator());
 8003e86:	f107 0310 	add.w	r3, r7, #16
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7ff ff38 	bl	8003d00 <_ZNSt6vectorIfSaIfEED1Ev>
      }
 8003e90:	bf00      	nop
 8003e92:	3724      	adds	r7, #36	; 0x24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd90      	pop	{r4, r7, pc}

08003e98 <_ZN9__gnu_cxx13new_allocatorIfEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bc80      	pop	{r7}
 8003eaa:	4770      	bx	lr

08003eac <_ZNSt16allocator_traitsISaIfEE10deallocateERS0_Pfj>:
       *  @param  __n  The number of objects space was allocated for.
       *
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      static void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003eb8:	687a      	ldr	r2, [r7, #4]
 8003eba:	68b9      	ldr	r1, [r7, #8]
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 f85d 	bl	8003f7c <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>
 8003ec2:	bf00      	nop
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <_ZSt8_DestroyIPfEvT_S1_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b082      	sub	sp, #8
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
 8003ed2:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8003ed4:	6839      	ldr	r1, [r7, #0]
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f85d 	bl	8003f96 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 8003edc:	bf00      	nop
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <_ZNKSt12_Vector_baseIfSaIfEE13get_allocatorEv>:
      get_allocator() const _GLIBCXX_NOEXCEPT
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
      { return allocator_type(_M_get_Tp_allocator()); }
 8003eee:	6838      	ldr	r0, [r7, #0]
 8003ef0:	f000 f85b 	bl	8003faa <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f860 	bl	8003fbe <_ZNSaIfEC1ERKS_>
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	3708      	adds	r7, #8
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <_ZNSt6vectorIfSaIfEEC1ERKS0_>:
      vector(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]
      : _Base(__a) { }
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6839      	ldr	r1, [r7, #0]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f000 f860 	bl	8003fda <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3708      	adds	r7, #8
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_swap_dataERS2_>:
	_M_swap_data(_Vector_impl_data& __x) _GLIBCXX_NOEXCEPT
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
 8003f2c:	6039      	str	r1, [r7, #0]
	  _Vector_impl_data __tmp;
 8003f2e:	f107 030c 	add.w	r3, r7, #12
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7ff ff20 	bl	8003d78 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	  __tmp._M_copy_data(*this);
 8003f38:	f107 030c 	add.w	r3, r7, #12
 8003f3c:	6879      	ldr	r1, [r7, #4]
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 f85a 	bl	8003ff8 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  _M_copy_data(__x);
 8003f44:	6839      	ldr	r1, [r7, #0]
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 f856 	bl	8003ff8 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	  __x._M_copy_data(__tmp);
 8003f4c:	f107 030c 	add.w	r3, r7, #12
 8003f50:	4619      	mov	r1, r3
 8003f52:	6838      	ldr	r0, [r7, #0]
 8003f54:	f000 f850 	bl	8003ff8 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>
	}
 8003f58:	bf00      	nop
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <_ZSt15__alloc_on_moveISaIfEEvRT_S2_>:
  template<typename _Alloc>
    inline void __do_alloc_on_move(_Alloc&, _Alloc&, false_type)
    { }

  template<typename _Alloc>
    inline void __alloc_on_move(_Alloc& __one, _Alloc& __two)
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
    {
      typedef allocator_traits<_Alloc> __traits;
      typedef typename __traits::propagate_on_container_move_assignment __pocma;
      __do_alloc_on_move(__one, __two, __pocma());
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	6839      	ldr	r1, [r7, #0]
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f858 	bl	8004024 <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>
    }
 8003f74:	bf00      	nop
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <_ZN9__gnu_cxx13new_allocatorIfE10deallocateEPfj>:
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(pointer __p, size_type)
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
	  {
	    ::operator delete(__p, std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	::operator delete(__p);
 8003f88:	68b8      	ldr	r0, [r7, #8]
 8003f8a:	f009 f9d0 	bl	800d32e <_ZdlPv>
      }
 8003f8e:	bf00      	nop
 8003f90:	3710      	adds	r7, #16
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8003f96:	b480      	push	{r7}
 8003f98:	b083      	sub	sp, #12
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bc80      	pop	{r7}
 8003fa8:	4770      	bx	lr

08003faa <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8003faa:	b480      	push	{r7}
 8003fac:	b083      	sub	sp, #12
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr

08003fbe <_ZNSaIfEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b082      	sub	sp, #8
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
 8003fc6:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003fc8:	6839      	ldr	r1, [r7, #0]
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f837 	bl	800403e <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b082      	sub	sp, #8
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
 8003fe2:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6839      	ldr	r1, [r7, #0]
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f000 f833 	bl	8004054 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3708      	adds	r7, #8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_data12_M_copy_dataERKS2_>:
	_M_copy_data(_Vector_impl_data const& __x) _GLIBCXX_NOEXCEPT
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
	  _M_start = __x._M_start;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	601a      	str	r2, [r3, #0]
	  _M_finish = __x._M_finish;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	685a      	ldr	r2, [r3, #4]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage = __x._M_end_of_storage;
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	609a      	str	r2, [r3, #8]
	}
 800401a:	bf00      	nop
 800401c:	370c      	adds	r7, #12
 800401e:	46bd      	mov	sp, r7
 8004020:	bc80      	pop	{r7}
 8004022:	4770      	bx	lr

08004024 <_ZSt18__do_alloc_on_moveISaIfEEvRT_S2_St17integral_constantIbLb1EE>:
    inline void __do_alloc_on_move(_Alloc& __one, _Alloc& __two, true_type)
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	60b9      	str	r1, [r7, #8]
 800402e:	713a      	strb	r2, [r7, #4]
    { __one = std::move(__two); }
 8004030:	68b8      	ldr	r0, [r7, #8]
 8004032:	f000 f821 	bl	8004078 <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <_ZN9__gnu_cxx13new_allocatorIfEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
 8004046:	6039      	str	r1, [r7, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4618      	mov	r0, r3
 800404c:	370c      	adds	r7, #12
 800404e:	46bd      	mov	sp, r7
 8004050:	bc80      	pop	{r7}
 8004052:	4770      	bx	lr

08004054 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 800405e:	6839      	ldr	r1, [r7, #0]
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f7ff ffac 	bl	8003fbe <_ZNSaIfEC1ERKS_>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4618      	mov	r0, r3
 800406a:	f7ff fe85 	bl	8003d78 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4618      	mov	r0, r3
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}

08004078 <_ZSt4moveIRSaIfEEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	bc80      	pop	{r7}
 800408a:	4770      	bx	lr

0800408c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	6039      	str	r1, [r7, #0]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2b01      	cmp	r3, #1
 800409a:	d110      	bne.n	80040be <_Z41__static_initialization_and_destruction_0ii+0x32>
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d10b      	bne.n	80040be <_Z41__static_initialization_and_destruction_0ii+0x32>
Kalman_Filtresi EKF;
 80040a6:	4812      	ldr	r0, [pc, #72]	; (80040f0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80040a8:	f005 ff1a 	bl	8009ee0 <_ZN15Kalman_FiltresiC1Ev>
PID pid;
 80040ac:	4811      	ldr	r0, [pc, #68]	; (80040f4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80040ae:	f008 fc4f 	bl	800c950 <_ZN3PIDC1Ev>
Controller controller;
 80040b2:	4811      	ldr	r0, [pc, #68]	; (80040f8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80040b4:	f005 f800 	bl	80090b8 <_ZN10ControllerC1Ev>
std::vector<float> controller_output_ang;
 80040b8:	4810      	ldr	r0, [pc, #64]	; (80040fc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80040ba:	f7fd fcf2 	bl	8001aa2 <_ZNSt6vectorIfSaIfEEC1Ev>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d110      	bne.n	80040e6 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d10b      	bne.n	80040e6 <_Z41__static_initialization_and_destruction_0ii+0x5a>
 80040ce:	480b      	ldr	r0, [pc, #44]	; (80040fc <_Z41__static_initialization_and_destruction_0ii+0x70>)
 80040d0:	f7ff fe16 	bl	8003d00 <_ZNSt6vectorIfSaIfEED1Ev>
Controller controller;
 80040d4:	4808      	ldr	r0, [pc, #32]	; (80040f8 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 80040d6:	f005 fca5 	bl	8009a24 <_ZN10ControllerD1Ev>
PID pid;
 80040da:	4806      	ldr	r0, [pc, #24]	; (80040f4 <_Z41__static_initialization_and_destruction_0ii+0x68>)
 80040dc:	f009 f89e 	bl	800d21c <_ZN3PIDD1Ev>
Kalman_Filtresi EKF;
 80040e0:	4803      	ldr	r0, [pc, #12]	; (80040f0 <_Z41__static_initialization_and_destruction_0ii+0x64>)
 80040e2:	f008 fc1d 	bl	800c920 <_ZN15Kalman_FiltresiD1Ev>
}
 80040e6:	bf00      	nop
 80040e8:	3708      	adds	r7, #8
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	200004e0 	.word	0x200004e0
 80040f4:	200006c0 	.word	0x200006c0
 80040f8:	20000768 	.word	0x20000768
 80040fc:	20000d18 	.word	0x20000d18

08004100 <_GLOBAL__sub_I_hi2c1>:
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
 8004104:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004108:	2001      	movs	r0, #1
 800410a:	f7ff ffbf 	bl	800408c <_Z41__static_initialization_and_destruction_0ii>
 800410e:	bd80      	pop	{r7, pc}

08004110 <_GLOBAL__sub_D_hi2c1>:
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
 8004114:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004118:	2000      	movs	r0, #0
 800411a:	f7ff ffb7 	bl	800408c <_Z41__static_initialization_and_destruction_0ii>
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004126:	4b15      	ldr	r3, [pc, #84]	; (800417c <HAL_MspInit+0x5c>)
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	4a14      	ldr	r2, [pc, #80]	; (800417c <HAL_MspInit+0x5c>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	6193      	str	r3, [r2, #24]
 8004132:	4b12      	ldr	r3, [pc, #72]	; (800417c <HAL_MspInit+0x5c>)
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	60bb      	str	r3, [r7, #8]
 800413c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800413e:	4b0f      	ldr	r3, [pc, #60]	; (800417c <HAL_MspInit+0x5c>)
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	4a0e      	ldr	r2, [pc, #56]	; (800417c <HAL_MspInit+0x5c>)
 8004144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004148:	61d3      	str	r3, [r2, #28]
 800414a:	4b0c      	ldr	r3, [pc, #48]	; (800417c <HAL_MspInit+0x5c>)
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004152:	607b      	str	r3, [r7, #4]
 8004154:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004156:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <HAL_MspInit+0x60>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004162:	60fb      	str	r3, [r7, #12]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800416a:	60fb      	str	r3, [r7, #12]
 800416c:	4a04      	ldr	r2, [pc, #16]	; (8004180 <HAL_MspInit+0x60>)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004172:	bf00      	nop
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr
 800417c:	40021000 	.word	0x40021000
 8004180:	40010000 	.word	0x40010000

08004184 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800418c:	f107 0310 	add.w	r3, r7, #16
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	605a      	str	r2, [r3, #4]
 8004196:	609a      	str	r2, [r3, #8]
 8004198:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a15      	ldr	r2, [pc, #84]	; (80041f4 <HAL_I2C_MspInit+0x70>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d123      	bne.n	80041ec <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041a4:	4b14      	ldr	r3, [pc, #80]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	4a13      	ldr	r2, [pc, #76]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041aa:	f043 0308 	orr.w	r3, r3, #8
 80041ae:	6193      	str	r3, [r2, #24]
 80041b0:	4b11      	ldr	r3, [pc, #68]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	60fb      	str	r3, [r7, #12]
 80041ba:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041bc:	23c0      	movs	r3, #192	; 0xc0
 80041be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041c0:	2312      	movs	r3, #18
 80041c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80041c4:	2303      	movs	r3, #3
 80041c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041c8:	f107 0310 	add.w	r3, r7, #16
 80041cc:	4619      	mov	r1, r3
 80041ce:	480b      	ldr	r0, [pc, #44]	; (80041fc <HAL_I2C_MspInit+0x78>)
 80041d0:	f000 fdf2 	bl	8004db8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80041d4:	4b08      	ldr	r3, [pc, #32]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	4a07      	ldr	r2, [pc, #28]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80041de:	61d3      	str	r3, [r2, #28]
 80041e0:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <HAL_I2C_MspInit+0x74>)
 80041e2:	69db      	ldr	r3, [r3, #28]
 80041e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041e8:	60bb      	str	r3, [r7, #8]
 80041ea:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80041ec:	bf00      	nop
 80041ee:	3720      	adds	r7, #32
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	40005400 	.word	0x40005400
 80041f8:	40021000 	.word	0x40021000
 80041fc:	40010c00 	.word	0x40010c00

08004200 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a09      	ldr	r2, [pc, #36]	; (8004234 <HAL_TIM_PWM_MspInit+0x34>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d10b      	bne.n	800422a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004212:	4b09      	ldr	r3, [pc, #36]	; (8004238 <HAL_TIM_PWM_MspInit+0x38>)
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	4a08      	ldr	r2, [pc, #32]	; (8004238 <HAL_TIM_PWM_MspInit+0x38>)
 8004218:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800421c:	6193      	str	r3, [r2, #24]
 800421e:	4b06      	ldr	r3, [pc, #24]	; (8004238 <HAL_TIM_PWM_MspInit+0x38>)
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800422a:	bf00      	nop
 800422c:	3714      	adds	r7, #20
 800422e:	46bd      	mov	sp, r7
 8004230:	bc80      	pop	{r7}
 8004232:	4770      	bx	lr
 8004234:	40012c00 	.word	0x40012c00
 8004238:	40021000 	.word	0x40021000

0800423c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b08a      	sub	sp, #40	; 0x28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004244:	f107 0318 	add.w	r3, r7, #24
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	605a      	str	r2, [r3, #4]
 800424e:	609a      	str	r2, [r3, #8]
 8004250:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800425a:	d114      	bne.n	8004286 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800425c:	4b2d      	ldr	r3, [pc, #180]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 800425e:	69db      	ldr	r3, [r3, #28]
 8004260:	4a2c      	ldr	r2, [pc, #176]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 8004262:	f043 0301 	orr.w	r3, r3, #1
 8004266:	61d3      	str	r3, [r2, #28]
 8004268:	4b2a      	ldr	r3, [pc, #168]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 800426a:	69db      	ldr	r3, [r3, #28]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004274:	2200      	movs	r2, #0
 8004276:	2101      	movs	r1, #1
 8004278:	201c      	movs	r0, #28
 800427a:	f000 fb78 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800427e:	201c      	movs	r0, #28
 8004280:	f000 fb91 	bl	80049a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004284:	e042      	b.n	800430c <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM3)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a23      	ldr	r2, [pc, #140]	; (8004318 <HAL_TIM_Base_MspInit+0xdc>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d12c      	bne.n	80042ea <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004290:	4b20      	ldr	r3, [pc, #128]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	4a1f      	ldr	r2, [pc, #124]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 8004296:	f043 0302 	orr.w	r3, r3, #2
 800429a:	61d3      	str	r3, [r2, #28]
 800429c:	4b1d      	ldr	r3, [pc, #116]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	613b      	str	r3, [r7, #16]
 80042a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042a8:	4b1a      	ldr	r3, [pc, #104]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	4a19      	ldr	r2, [pc, #100]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 80042ae:	f043 0308 	orr.w	r3, r3, #8
 80042b2:	6193      	str	r3, [r2, #24]
 80042b4:	4b17      	ldr	r3, [pc, #92]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 80042b6:	699b      	ldr	r3, [r3, #24]
 80042b8:	f003 0308 	and.w	r3, r3, #8
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80042c0:	2301      	movs	r3, #1
 80042c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042c8:	2300      	movs	r3, #0
 80042ca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042cc:	f107 0318 	add.w	r3, r7, #24
 80042d0:	4619      	mov	r1, r3
 80042d2:	4812      	ldr	r0, [pc, #72]	; (800431c <HAL_TIM_Base_MspInit+0xe0>)
 80042d4:	f000 fd70 	bl	8004db8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80042d8:	2200      	movs	r2, #0
 80042da:	2100      	movs	r1, #0
 80042dc:	201d      	movs	r0, #29
 80042de:	f000 fb46 	bl	800496e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80042e2:	201d      	movs	r0, #29
 80042e4:	f000 fb5f 	bl	80049a6 <HAL_NVIC_EnableIRQ>
}
 80042e8:	e010      	b.n	800430c <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a0c      	ldr	r2, [pc, #48]	; (8004320 <HAL_TIM_Base_MspInit+0xe4>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d10b      	bne.n	800430c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80042f4:	4b07      	ldr	r3, [pc, #28]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 80042f6:	69db      	ldr	r3, [r3, #28]
 80042f8:	4a06      	ldr	r2, [pc, #24]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 80042fa:	f043 0304 	orr.w	r3, r3, #4
 80042fe:	61d3      	str	r3, [r2, #28]
 8004300:	4b04      	ldr	r3, [pc, #16]	; (8004314 <HAL_TIM_Base_MspInit+0xd8>)
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	f003 0304 	and.w	r3, r3, #4
 8004308:	60bb      	str	r3, [r7, #8]
 800430a:	68bb      	ldr	r3, [r7, #8]
}
 800430c:	bf00      	nop
 800430e:	3728      	adds	r7, #40	; 0x28
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40021000 	.word	0x40021000
 8004318:	40000400 	.word	0x40000400
 800431c:	40010c00 	.word	0x40010c00
 8004320:	40000800 	.word	0x40000800

08004324 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b088      	sub	sp, #32
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432c:	f107 0310 	add.w	r3, r7, #16
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	609a      	str	r2, [r3, #8]
 8004338:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a1c      	ldr	r2, [pc, #112]	; (80043b0 <HAL_TIM_MspPostInit+0x8c>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d131      	bne.n	80043a8 <HAL_TIM_MspPostInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004344:	4b1b      	ldr	r3, [pc, #108]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	4a1a      	ldr	r2, [pc, #104]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 800434a:	f043 0308 	orr.w	r3, r3, #8
 800434e:	6193      	str	r3, [r2, #24]
 8004350:	4b18      	ldr	r3, [pc, #96]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f003 0308 	and.w	r3, r3, #8
 8004358:	60fb      	str	r3, [r7, #12]
 800435a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800435c:	4b15      	ldr	r3, [pc, #84]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	4a14      	ldr	r2, [pc, #80]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 8004362:	f043 0304 	orr.w	r3, r3, #4
 8004366:	6193      	str	r3, [r2, #24]
 8004368:	4b12      	ldr	r3, [pc, #72]	; (80043b4 <HAL_TIM_MspPostInit+0x90>)
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f003 0304 	and.w	r3, r3, #4
 8004370:	60bb      	str	r3, [r7, #8]
 8004372:	68bb      	ldr	r3, [r7, #8]
    PB14     ------> TIM1_CH2N
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004374:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004378:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437a:	2302      	movs	r3, #2
 800437c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437e:	2302      	movs	r3, #2
 8004380:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004382:	f107 0310 	add.w	r3, r7, #16
 8004386:	4619      	mov	r1, r3
 8004388:	480b      	ldr	r0, [pc, #44]	; (80043b8 <HAL_TIM_MspPostInit+0x94>)
 800438a:	f000 fd15 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 800438e:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8004392:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004398:	2302      	movs	r3, #2
 800439a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800439c:	f107 0310 	add.w	r3, r7, #16
 80043a0:	4619      	mov	r1, r3
 80043a2:	4806      	ldr	r0, [pc, #24]	; (80043bc <HAL_TIM_MspPostInit+0x98>)
 80043a4:	f000 fd08 	bl	8004db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80043a8:	bf00      	nop
 80043aa:	3720      	adds	r7, #32
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	40012c00 	.word	0x40012c00
 80043b4:	40021000 	.word	0x40021000
 80043b8:	40010c00 	.word	0x40010c00
 80043bc:	40010800 	.word	0x40010800

080043c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b08a      	sub	sp, #40	; 0x28
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043c8:	f107 0318 	add.w	r3, r7, #24
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	609a      	str	r2, [r3, #8]
 80043d4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a4b      	ldr	r2, [pc, #300]	; (8004508 <HAL_UART_MspInit+0x148>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d159      	bne.n	8004494 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043e0:	4b4a      	ldr	r3, [pc, #296]	; (800450c <HAL_UART_MspInit+0x14c>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	4a49      	ldr	r2, [pc, #292]	; (800450c <HAL_UART_MspInit+0x14c>)
 80043e6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043ea:	6193      	str	r3, [r2, #24]
 80043ec:	4b47      	ldr	r3, [pc, #284]	; (800450c <HAL_UART_MspInit+0x14c>)
 80043ee:	699b      	ldr	r3, [r3, #24]
 80043f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f8:	4b44      	ldr	r3, [pc, #272]	; (800450c <HAL_UART_MspInit+0x14c>)
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	4a43      	ldr	r2, [pc, #268]	; (800450c <HAL_UART_MspInit+0x14c>)
 80043fe:	f043 0304 	orr.w	r3, r3, #4
 8004402:	6193      	str	r3, [r2, #24]
 8004404:	4b41      	ldr	r3, [pc, #260]	; (800450c <HAL_UART_MspInit+0x14c>)
 8004406:	699b      	ldr	r3, [r3, #24]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	613b      	str	r3, [r7, #16]
 800440e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004410:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004416:	2302      	movs	r3, #2
 8004418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800441a:	2303      	movs	r3, #3
 800441c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800441e:	f107 0318 	add.w	r3, r7, #24
 8004422:	4619      	mov	r1, r3
 8004424:	483a      	ldr	r0, [pc, #232]	; (8004510 <HAL_UART_MspInit+0x150>)
 8004426:	f000 fcc7 	bl	8004db8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800442a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800442e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004430:	2300      	movs	r3, #0
 8004432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004434:	2300      	movs	r3, #0
 8004436:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004438:	f107 0318 	add.w	r3, r7, #24
 800443c:	4619      	mov	r1, r3
 800443e:	4834      	ldr	r0, [pc, #208]	; (8004510 <HAL_UART_MspInit+0x150>)
 8004440:	f000 fcba 	bl	8004db8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004444:	4b33      	ldr	r3, [pc, #204]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004446:	4a34      	ldr	r2, [pc, #208]	; (8004518 <HAL_UART_MspInit+0x158>)
 8004448:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800444a:	4b32      	ldr	r3, [pc, #200]	; (8004514 <HAL_UART_MspInit+0x154>)
 800444c:	2200      	movs	r2, #0
 800444e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004450:	4b30      	ldr	r3, [pc, #192]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004452:	2200      	movs	r2, #0
 8004454:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004456:	4b2f      	ldr	r3, [pc, #188]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004458:	2280      	movs	r2, #128	; 0x80
 800445a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800445c:	4b2d      	ldr	r3, [pc, #180]	; (8004514 <HAL_UART_MspInit+0x154>)
 800445e:	2200      	movs	r2, #0
 8004460:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004462:	4b2c      	ldr	r3, [pc, #176]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004464:	2200      	movs	r2, #0
 8004466:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004468:	4b2a      	ldr	r3, [pc, #168]	; (8004514 <HAL_UART_MspInit+0x154>)
 800446a:	2220      	movs	r2, #32
 800446c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800446e:	4b29      	ldr	r3, [pc, #164]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004470:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004474:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004476:	4827      	ldr	r0, [pc, #156]	; (8004514 <HAL_UART_MspInit+0x154>)
 8004478:	f000 fab0 	bl	80049dc <HAL_DMA_Init>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8004482:	f7ff fc03 	bl	8003c8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a22      	ldr	r2, [pc, #136]	; (8004514 <HAL_UART_MspInit+0x154>)
 800448a:	635a      	str	r2, [r3, #52]	; 0x34
 800448c:	4a21      	ldr	r2, [pc, #132]	; (8004514 <HAL_UART_MspInit+0x154>)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004492:	e034      	b.n	80044fe <HAL_UART_MspInit+0x13e>
  else if(huart->Instance==USART2)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a20      	ldr	r2, [pc, #128]	; (800451c <HAL_UART_MspInit+0x15c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d12f      	bne.n	80044fe <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800449e:	4b1b      	ldr	r3, [pc, #108]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	4a1a      	ldr	r2, [pc, #104]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044a8:	61d3      	str	r3, [r2, #28]
 80044aa:	4b18      	ldr	r3, [pc, #96]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b2:	60fb      	str	r3, [r7, #12]
 80044b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044b6:	4b15      	ldr	r3, [pc, #84]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	4a14      	ldr	r2, [pc, #80]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044bc:	f043 0304 	orr.w	r3, r3, #4
 80044c0:	6193      	str	r3, [r2, #24]
 80044c2:	4b12      	ldr	r3, [pc, #72]	; (800450c <HAL_UART_MspInit+0x14c>)
 80044c4:	699b      	ldr	r3, [r3, #24]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	60bb      	str	r3, [r7, #8]
 80044cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80044ce:	2304      	movs	r3, #4
 80044d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044d2:	2302      	movs	r3, #2
 80044d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044d6:	2303      	movs	r3, #3
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044da:	f107 0318 	add.w	r3, r7, #24
 80044de:	4619      	mov	r1, r3
 80044e0:	480b      	ldr	r0, [pc, #44]	; (8004510 <HAL_UART_MspInit+0x150>)
 80044e2:	f000 fc69 	bl	8004db8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80044e6:	2308      	movs	r3, #8
 80044e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044f2:	f107 0318 	add.w	r3, r7, #24
 80044f6:	4619      	mov	r1, r3
 80044f8:	4805      	ldr	r0, [pc, #20]	; (8004510 <HAL_UART_MspInit+0x150>)
 80044fa:	f000 fc5d 	bl	8004db8 <HAL_GPIO_Init>
}
 80044fe:	bf00      	nop
 8004500:	3728      	adds	r7, #40	; 0x28
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}
 8004506:	bf00      	nop
 8004508:	40013800 	.word	0x40013800
 800450c:	40021000 	.word	0x40021000
 8004510:	40010800 	.word	0x40010800
 8004514:	2000029c 	.word	0x2000029c
 8004518:	40020058 	.word	0x40020058
 800451c:	40004400 	.word	0x40004400

08004520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004520:	b480      	push	{r7}
 8004522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004524:	e7fe      	b.n	8004524 <NMI_Handler+0x4>

08004526 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004526:	b480      	push	{r7}
 8004528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800452a:	e7fe      	b.n	800452a <HardFault_Handler+0x4>

0800452c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800452c:	b480      	push	{r7}
 800452e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004530:	e7fe      	b.n	8004530 <MemManage_Handler+0x4>

08004532 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004532:	b480      	push	{r7}
 8004534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004536:	e7fe      	b.n	8004536 <BusFault_Handler+0x4>

08004538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004538:	b480      	push	{r7}
 800453a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800453c:	e7fe      	b.n	800453c <UsageFault_Handler+0x4>

0800453e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800453e:	b480      	push	{r7}
 8004540:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004542:	bf00      	nop
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr

0800454a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800454a:	b480      	push	{r7}
 800454c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800454e:	bf00      	nop
 8004550:	46bd      	mov	sp, r7
 8004552:	bc80      	pop	{r7}
 8004554:	4770      	bx	lr

08004556 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004556:	b480      	push	{r7}
 8004558:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800455a:	bf00      	nop
 800455c:	46bd      	mov	sp, r7
 800455e:	bc80      	pop	{r7}
 8004560:	4770      	bx	lr

08004562 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004566:	f000 f8eb 	bl	8004740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
	...

08004570 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004574:	4802      	ldr	r0, [pc, #8]	; (8004580 <DMA1_Channel5_IRQHandler+0x10>)
 8004576:	f000 faeb 	bl	8004b50 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800457a:	bf00      	nop
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	2000029c 	.word	0x2000029c

08004584 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004588:	4802      	ldr	r0, [pc, #8]	; (8004594 <TIM2_IRQHandler+0x10>)
 800458a:	f003 f9cf 	bl	800792c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800458e:	bf00      	nop
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	20000144 	.word	0x20000144

08004598 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800459c:	4802      	ldr	r0, [pc, #8]	; (80045a8 <TIM3_IRQHandler+0x10>)
 800459e:	f003 f9c5 	bl	800792c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80045a2:	bf00      	nop
 80045a4:	bd80      	pop	{r7, pc}
 80045a6:	bf00      	nop
 80045a8:	2000018c 	.word	0x2000018c

080045ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
	return 1;
 80045b0:	2301      	movs	r3, #1
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bc80      	pop	{r7}
 80045b8:	4770      	bx	lr

080045ba <_kill>:

int _kill(int pid, int sig)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b082      	sub	sp, #8
 80045be:	af00      	add	r7, sp, #0
 80045c0:	6078      	str	r0, [r7, #4]
 80045c2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80045c4:	f00a ffe8 	bl	800f598 <__errno>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2216      	movs	r2, #22
 80045cc:	601a      	str	r2, [r3, #0]
	return -1;
 80045ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <_exit>:

void _exit (int status)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b082      	sub	sp, #8
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80045e2:	f04f 31ff 	mov.w	r1, #4294967295
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f7ff ffe7 	bl	80045ba <_kill>
	while (1) {}		/* Make sure we hang here */
 80045ec:	e7fe      	b.n	80045ec <_exit+0x12>
	...

080045f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80045f8:	4a14      	ldr	r2, [pc, #80]	; (800464c <_sbrk+0x5c>)
 80045fa:	4b15      	ldr	r3, [pc, #84]	; (8004650 <_sbrk+0x60>)
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004604:	4b13      	ldr	r3, [pc, #76]	; (8004654 <_sbrk+0x64>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d102      	bne.n	8004612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800460c:	4b11      	ldr	r3, [pc, #68]	; (8004654 <_sbrk+0x64>)
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <_sbrk+0x68>)
 8004610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004612:	4b10      	ldr	r3, [pc, #64]	; (8004654 <_sbrk+0x64>)
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4413      	add	r3, r2
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	429a      	cmp	r2, r3
 800461e:	d207      	bcs.n	8004630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004620:	f00a ffba 	bl	800f598 <__errno>
 8004624:	4603      	mov	r3, r0
 8004626:	220c      	movs	r2, #12
 8004628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800462a:	f04f 33ff 	mov.w	r3, #4294967295
 800462e:	e009      	b.n	8004644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004630:	4b08      	ldr	r3, [pc, #32]	; (8004654 <_sbrk+0x64>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004636:	4b07      	ldr	r3, [pc, #28]	; (8004654 <_sbrk+0x64>)
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4413      	add	r3, r2
 800463e:	4a05      	ldr	r2, [pc, #20]	; (8004654 <_sbrk+0x64>)
 8004640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004642:	68fb      	ldr	r3, [r7, #12]
}
 8004644:	4618      	mov	r0, r3
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	20005000 	.word	0x20005000
 8004650:	00000400 	.word	0x00000400
 8004654:	20000e30 	.word	0x20000e30
 8004658:	20000e58 	.word	0x20000e58

0800465c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004660:	bf00      	nop
 8004662:	46bd      	mov	sp, r7
 8004664:	bc80      	pop	{r7}
 8004666:	4770      	bx	lr

08004668 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004668:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800466a:	e003      	b.n	8004674 <LoopCopyDataInit>

0800466c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800466c:	4b0b      	ldr	r3, [pc, #44]	; (800469c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800466e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004670:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004672:	3104      	adds	r1, #4

08004674 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004674:	480a      	ldr	r0, [pc, #40]	; (80046a0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004676:	4b0b      	ldr	r3, [pc, #44]	; (80046a4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004678:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800467a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800467c:	d3f6      	bcc.n	800466c <CopyDataInit>
  ldr r2, =_sbss
 800467e:	4a0a      	ldr	r2, [pc, #40]	; (80046a8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004680:	e002      	b.n	8004688 <LoopFillZerobss>

08004682 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004682:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004684:	f842 3b04 	str.w	r3, [r2], #4

08004688 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004688:	4b08      	ldr	r3, [pc, #32]	; (80046ac <LoopFillZerobss+0x24>)
  cmp r2, r3
 800468a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800468c:	d3f9      	bcc.n	8004682 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800468e:	f7ff ffe5 	bl	800465c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004692:	f00a ff87 	bl	800f5a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004696:	f7fd fa13 	bl	8001ac0 <main>
  bx lr
 800469a:	4770      	bx	lr
  ldr r3, =_sidata
 800469c:	0800fdb8 	.word	0x0800fdb8
  ldr r0, =_sdata
 80046a0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80046a4:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 80046a8:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80046ac:	20000e58 	.word	0x20000e58

080046b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80046b0:	e7fe      	b.n	80046b0 <ADC1_2_IRQHandler>
	...

080046b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80046b8:	4b08      	ldr	r3, [pc, #32]	; (80046dc <HAL_Init+0x28>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a07      	ldr	r2, [pc, #28]	; (80046dc <HAL_Init+0x28>)
 80046be:	f043 0310 	orr.w	r3, r3, #16
 80046c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046c4:	2003      	movs	r0, #3
 80046c6:	f000 f947 	bl	8004958 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046ca:	2000      	movs	r0, #0
 80046cc:	f000 f808 	bl	80046e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046d0:	f7ff fd26 	bl	8004120 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046d4:	2300      	movs	r3, #0
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	40022000 	.word	0x40022000

080046e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b082      	sub	sp, #8
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046e8:	4b12      	ldr	r3, [pc, #72]	; (8004734 <HAL_InitTick+0x54>)
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	4b12      	ldr	r3, [pc, #72]	; (8004738 <HAL_InitTick+0x58>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	4619      	mov	r1, r3
 80046f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80046fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fe:	4618      	mov	r0, r3
 8004700:	f000 f95f 	bl	80049c2 <HAL_SYSTICK_Config>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e00e      	b.n	800472c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b0f      	cmp	r3, #15
 8004712:	d80a      	bhi.n	800472a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004714:	2200      	movs	r2, #0
 8004716:	6879      	ldr	r1, [r7, #4]
 8004718:	f04f 30ff 	mov.w	r0, #4294967295
 800471c:	f000 f927 	bl	800496e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004720:	4a06      	ldr	r2, [pc, #24]	; (800473c <HAL_InitTick+0x5c>)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	e000      	b.n	800472c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
}
 800472c:	4618      	mov	r0, r3
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}
 8004734:	20000004 	.word	0x20000004
 8004738:	2000000c 	.word	0x2000000c
 800473c:	20000008 	.word	0x20000008

08004740 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004744:	4b05      	ldr	r3, [pc, #20]	; (800475c <HAL_IncTick+0x1c>)
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <HAL_IncTick+0x20>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4413      	add	r3, r2
 8004750:	4a03      	ldr	r2, [pc, #12]	; (8004760 <HAL_IncTick+0x20>)
 8004752:	6013      	str	r3, [r2, #0]
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr
 800475c:	2000000c 	.word	0x2000000c
 8004760:	20000e44 	.word	0x20000e44

08004764 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return uwTick;
 8004768:	4b02      	ldr	r3, [pc, #8]	; (8004774 <HAL_GetTick+0x10>)
 800476a:	681b      	ldr	r3, [r3, #0]
}
 800476c:	4618      	mov	r0, r3
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr
 8004774:	20000e44 	.word	0x20000e44

08004778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004780:	f7ff fff0 	bl	8004764 <HAL_GetTick>
 8004784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004790:	d005      	beq.n	800479e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004792:	4b0a      	ldr	r3, [pc, #40]	; (80047bc <HAL_Delay+0x44>)
 8004794:	781b      	ldrb	r3, [r3, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	4413      	add	r3, r2
 800479c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800479e:	bf00      	nop
 80047a0:	f7ff ffe0 	bl	8004764 <HAL_GetTick>
 80047a4:	4602      	mov	r2, r0
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d8f7      	bhi.n	80047a0 <HAL_Delay+0x28>
  {
  }
}
 80047b0:	bf00      	nop
 80047b2:	bf00      	nop
 80047b4:	3710      	adds	r7, #16
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	2000000c 	.word	0x2000000c

080047c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f003 0307 	and.w	r3, r3, #7
 80047ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047d0:	4b0c      	ldr	r3, [pc, #48]	; (8004804 <__NVIC_SetPriorityGrouping+0x44>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80047dc:	4013      	ands	r3, r2
 80047de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80047ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047f2:	4a04      	ldr	r2, [pc, #16]	; (8004804 <__NVIC_SetPriorityGrouping+0x44>)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	60d3      	str	r3, [r2, #12]
}
 80047f8:	bf00      	nop
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	e000ed00 	.word	0xe000ed00

08004808 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004808:	b480      	push	{r7}
 800480a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800480c:	4b04      	ldr	r3, [pc, #16]	; (8004820 <__NVIC_GetPriorityGrouping+0x18>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	0a1b      	lsrs	r3, r3, #8
 8004812:	f003 0307 	and.w	r3, r3, #7
}
 8004816:	4618      	mov	r0, r3
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	e000ed00 	.word	0xe000ed00

08004824 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	4603      	mov	r3, r0
 800482c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800482e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004832:	2b00      	cmp	r3, #0
 8004834:	db0b      	blt.n	800484e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004836:	79fb      	ldrb	r3, [r7, #7]
 8004838:	f003 021f 	and.w	r2, r3, #31
 800483c:	4906      	ldr	r1, [pc, #24]	; (8004858 <__NVIC_EnableIRQ+0x34>)
 800483e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	2001      	movs	r0, #1
 8004846:	fa00 f202 	lsl.w	r2, r0, r2
 800484a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr
 8004858:	e000e100 	.word	0xe000e100

0800485c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	4603      	mov	r3, r0
 8004864:	6039      	str	r1, [r7, #0]
 8004866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800486c:	2b00      	cmp	r3, #0
 800486e:	db0a      	blt.n	8004886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	b2da      	uxtb	r2, r3
 8004874:	490c      	ldr	r1, [pc, #48]	; (80048a8 <__NVIC_SetPriority+0x4c>)
 8004876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800487a:	0112      	lsls	r2, r2, #4
 800487c:	b2d2      	uxtb	r2, r2
 800487e:	440b      	add	r3, r1
 8004880:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004884:	e00a      	b.n	800489c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	b2da      	uxtb	r2, r3
 800488a:	4908      	ldr	r1, [pc, #32]	; (80048ac <__NVIC_SetPriority+0x50>)
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	f003 030f 	and.w	r3, r3, #15
 8004892:	3b04      	subs	r3, #4
 8004894:	0112      	lsls	r2, r2, #4
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	440b      	add	r3, r1
 800489a:	761a      	strb	r2, [r3, #24]
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bc80      	pop	{r7}
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	e000e100 	.word	0xe000e100
 80048ac:	e000ed00 	.word	0xe000ed00

080048b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b089      	sub	sp, #36	; 0x24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f003 0307 	and.w	r3, r3, #7
 80048c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f1c3 0307 	rsb	r3, r3, #7
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	bf28      	it	cs
 80048ce:	2304      	movcs	r3, #4
 80048d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	3304      	adds	r3, #4
 80048d6:	2b06      	cmp	r3, #6
 80048d8:	d902      	bls.n	80048e0 <NVIC_EncodePriority+0x30>
 80048da:	69fb      	ldr	r3, [r7, #28]
 80048dc:	3b03      	subs	r3, #3
 80048de:	e000      	b.n	80048e2 <NVIC_EncodePriority+0x32>
 80048e0:	2300      	movs	r3, #0
 80048e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048e4:	f04f 32ff 	mov.w	r2, #4294967295
 80048e8:	69bb      	ldr	r3, [r7, #24]
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	43da      	mvns	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	401a      	ands	r2, r3
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048f8:	f04f 31ff 	mov.w	r1, #4294967295
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004902:	43d9      	mvns	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004908:	4313      	orrs	r3, r2
         );
}
 800490a:	4618      	mov	r0, r3
 800490c:	3724      	adds	r7, #36	; 0x24
 800490e:	46bd      	mov	sp, r7
 8004910:	bc80      	pop	{r7}
 8004912:	4770      	bx	lr

08004914 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3b01      	subs	r3, #1
 8004920:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004924:	d301      	bcc.n	800492a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004926:	2301      	movs	r3, #1
 8004928:	e00f      	b.n	800494a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800492a:	4a0a      	ldr	r2, [pc, #40]	; (8004954 <SysTick_Config+0x40>)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	3b01      	subs	r3, #1
 8004930:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004932:	210f      	movs	r1, #15
 8004934:	f04f 30ff 	mov.w	r0, #4294967295
 8004938:	f7ff ff90 	bl	800485c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800493c:	4b05      	ldr	r3, [pc, #20]	; (8004954 <SysTick_Config+0x40>)
 800493e:	2200      	movs	r2, #0
 8004940:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004942:	4b04      	ldr	r3, [pc, #16]	; (8004954 <SysTick_Config+0x40>)
 8004944:	2207      	movs	r2, #7
 8004946:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3708      	adds	r7, #8
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	e000e010 	.word	0xe000e010

08004958 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b082      	sub	sp, #8
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f7ff ff2d 	bl	80047c0 <__NVIC_SetPriorityGrouping>
}
 8004966:	bf00      	nop
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800496e:	b580      	push	{r7, lr}
 8004970:	b086      	sub	sp, #24
 8004972:	af00      	add	r7, sp, #0
 8004974:	4603      	mov	r3, r0
 8004976:	60b9      	str	r1, [r7, #8]
 8004978:	607a      	str	r2, [r7, #4]
 800497a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004980:	f7ff ff42 	bl	8004808 <__NVIC_GetPriorityGrouping>
 8004984:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	6978      	ldr	r0, [r7, #20]
 800498c:	f7ff ff90 	bl	80048b0 <NVIC_EncodePriority>
 8004990:	4602      	mov	r2, r0
 8004992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004996:	4611      	mov	r1, r2
 8004998:	4618      	mov	r0, r3
 800499a:	f7ff ff5f 	bl	800485c <__NVIC_SetPriority>
}
 800499e:	bf00      	nop
 80049a0:	3718      	adds	r7, #24
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b082      	sub	sp, #8
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	4603      	mov	r3, r0
 80049ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff ff35 	bl	8004824 <__NVIC_EnableIRQ>
}
 80049ba:	bf00      	nop
 80049bc:	3708      	adds	r7, #8
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}

080049c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049c2:	b580      	push	{r7, lr}
 80049c4:	b082      	sub	sp, #8
 80049c6:	af00      	add	r7, sp, #0
 80049c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7ff ffa2 	bl	8004914 <SysTick_Config>
 80049d0:	4603      	mov	r3, r0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3708      	adds	r7, #8
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
	...

080049dc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80049e4:	2300      	movs	r3, #0
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d101      	bne.n	80049f2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e043      	b.n	8004a7a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	461a      	mov	r2, r3
 80049f8:	4b22      	ldr	r3, [pc, #136]	; (8004a84 <HAL_DMA_Init+0xa8>)
 80049fa:	4413      	add	r3, r2
 80049fc:	4a22      	ldr	r2, [pc, #136]	; (8004a88 <HAL_DMA_Init+0xac>)
 80049fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004a02:	091b      	lsrs	r3, r3, #4
 8004a04:	009a      	lsls	r2, r3, #2
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a1f      	ldr	r2, [pc, #124]	; (8004a8c <HAL_DMA_Init+0xb0>)
 8004a0e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004a26:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004a2a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	695b      	ldr	r3, [r3, #20]
 8004a46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3714      	adds	r7, #20
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr
 8004a84:	bffdfff8 	.word	0xbffdfff8
 8004a88:	cccccccd 	.word	0xcccccccd
 8004a8c:	40020000 	.word	0x40020000

08004a90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d101      	bne.n	8004ab0 <HAL_DMA_Start_IT+0x20>
 8004aac:	2302      	movs	r3, #2
 8004aae:	e04a      	b.n	8004b46 <HAL_DMA_Start_IT+0xb6>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d13a      	bne.n	8004b38 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f022 0201 	bic.w	r2, r2, #1
 8004ade:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f938 	bl	8004d5c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f042 020e 	orr.w	r2, r2, #14
 8004b02:	601a      	str	r2, [r3, #0]
 8004b04:	e00f      	b.n	8004b26 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f022 0204 	bic.w	r2, r2, #4
 8004b14:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f042 020a 	orr.w	r2, r2, #10
 8004b24:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f042 0201 	orr.w	r2, r2, #1
 8004b34:	601a      	str	r2, [r3, #0]
 8004b36:	e005      	b.n	8004b44 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004b40:	2302      	movs	r3, #2
 8004b42:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6c:	2204      	movs	r2, #4
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4013      	ands	r3, r2
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d04f      	beq.n	8004c18 <HAL_DMA_IRQHandler+0xc8>
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d04a      	beq.n	8004c18 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0320 	and.w	r3, r3, #32
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d107      	bne.n	8004ba0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f022 0204 	bic.w	r2, r2, #4
 8004b9e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a66      	ldr	r2, [pc, #408]	; (8004d40 <HAL_DMA_IRQHandler+0x1f0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d029      	beq.n	8004bfe <HAL_DMA_IRQHandler+0xae>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a65      	ldr	r2, [pc, #404]	; (8004d44 <HAL_DMA_IRQHandler+0x1f4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d022      	beq.n	8004bfa <HAL_DMA_IRQHandler+0xaa>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a63      	ldr	r2, [pc, #396]	; (8004d48 <HAL_DMA_IRQHandler+0x1f8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d01a      	beq.n	8004bf4 <HAL_DMA_IRQHandler+0xa4>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a62      	ldr	r2, [pc, #392]	; (8004d4c <HAL_DMA_IRQHandler+0x1fc>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d012      	beq.n	8004bee <HAL_DMA_IRQHandler+0x9e>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a60      	ldr	r2, [pc, #384]	; (8004d50 <HAL_DMA_IRQHandler+0x200>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d00a      	beq.n	8004be8 <HAL_DMA_IRQHandler+0x98>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a5f      	ldr	r2, [pc, #380]	; (8004d54 <HAL_DMA_IRQHandler+0x204>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d102      	bne.n	8004be2 <HAL_DMA_IRQHandler+0x92>
 8004bdc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004be0:	e00e      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004be2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004be6:	e00b      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004be8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004bec:	e008      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004bee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004bf2:	e005      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004bf8:	e002      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004bfa:	2340      	movs	r3, #64	; 0x40
 8004bfc:	e000      	b.n	8004c00 <HAL_DMA_IRQHandler+0xb0>
 8004bfe:	2304      	movs	r3, #4
 8004c00:	4a55      	ldr	r2, [pc, #340]	; (8004d58 <HAL_DMA_IRQHandler+0x208>)
 8004c02:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f000 8094 	beq.w	8004d36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004c16:	e08e      	b.n	8004d36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1c:	2202      	movs	r2, #2
 8004c1e:	409a      	lsls	r2, r3
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d056      	beq.n	8004cd6 <HAL_DMA_IRQHandler+0x186>
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d051      	beq.n	8004cd6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d10b      	bne.n	8004c58 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 020a 	bic.w	r2, r2, #10
 8004c4e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a38      	ldr	r2, [pc, #224]	; (8004d40 <HAL_DMA_IRQHandler+0x1f0>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d029      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x166>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a37      	ldr	r2, [pc, #220]	; (8004d44 <HAL_DMA_IRQHandler+0x1f4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d022      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x162>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a35      	ldr	r2, [pc, #212]	; (8004d48 <HAL_DMA_IRQHandler+0x1f8>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d01a      	beq.n	8004cac <HAL_DMA_IRQHandler+0x15c>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a34      	ldr	r2, [pc, #208]	; (8004d4c <HAL_DMA_IRQHandler+0x1fc>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d012      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x156>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a32      	ldr	r2, [pc, #200]	; (8004d50 <HAL_DMA_IRQHandler+0x200>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00a      	beq.n	8004ca0 <HAL_DMA_IRQHandler+0x150>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a31      	ldr	r2, [pc, #196]	; (8004d54 <HAL_DMA_IRQHandler+0x204>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d102      	bne.n	8004c9a <HAL_DMA_IRQHandler+0x14a>
 8004c94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004c98:	e00e      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004c9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c9e:	e00b      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004ca0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ca4:	e008      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004ca6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004caa:	e005      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004cac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cb0:	e002      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004cb2:	2320      	movs	r3, #32
 8004cb4:	e000      	b.n	8004cb8 <HAL_DMA_IRQHandler+0x168>
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	4a27      	ldr	r2, [pc, #156]	; (8004d58 <HAL_DMA_IRQHandler+0x208>)
 8004cba:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d034      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004cd4:	e02f      	b.n	8004d36 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cda:	2208      	movs	r2, #8
 8004cdc:	409a      	lsls	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d028      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x1e8>
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f003 0308 	and.w	r3, r3, #8
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d023      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f022 020e 	bic.w	r2, r2, #14
 8004cfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d08:	2101      	movs	r1, #1
 8004d0a:	fa01 f202 	lsl.w	r2, r1, r2
 8004d0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d004      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d32:	6878      	ldr	r0, [r7, #4]
 8004d34:	4798      	blx	r3
    }
  }
  return;
 8004d36:	bf00      	nop
 8004d38:	bf00      	nop
}
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40020008 	.word	0x40020008
 8004d44:	4002001c 	.word	0x4002001c
 8004d48:	40020030 	.word	0x40020030
 8004d4c:	40020044 	.word	0x40020044
 8004d50:	40020058 	.word	0x40020058
 8004d54:	4002006c 	.word	0x4002006c
 8004d58:	40020000 	.word	0x40020000

08004d5c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	60f8      	str	r0, [r7, #12]
 8004d64:	60b9      	str	r1, [r7, #8]
 8004d66:	607a      	str	r2, [r7, #4]
 8004d68:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d72:	2101      	movs	r1, #1
 8004d74:	fa01 f202 	lsl.w	r2, r1, r2
 8004d78:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	2b10      	cmp	r3, #16
 8004d88:	d108      	bne.n	8004d9c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	68ba      	ldr	r2, [r7, #8]
 8004d98:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d9a:	e007      	b.n	8004dac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	60da      	str	r2, [r3, #12]
}
 8004dac:	bf00      	nop
 8004dae:	3714      	adds	r7, #20
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr
	...

08004db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b08b      	sub	sp, #44	; 0x2c
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004dca:	e169      	b.n	80050a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004dcc:	2201      	movs	r2, #1
 8004dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69fa      	ldr	r2, [r7, #28]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	f040 8158 	bne.w	800509a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	4a9a      	ldr	r2, [pc, #616]	; (8005058 <HAL_GPIO_Init+0x2a0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d05e      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
 8004df4:	4a98      	ldr	r2, [pc, #608]	; (8005058 <HAL_GPIO_Init+0x2a0>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d875      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004dfa:	4a98      	ldr	r2, [pc, #608]	; (800505c <HAL_GPIO_Init+0x2a4>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d058      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
 8004e00:	4a96      	ldr	r2, [pc, #600]	; (800505c <HAL_GPIO_Init+0x2a4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d86f      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004e06:	4a96      	ldr	r2, [pc, #600]	; (8005060 <HAL_GPIO_Init+0x2a8>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d052      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
 8004e0c:	4a94      	ldr	r2, [pc, #592]	; (8005060 <HAL_GPIO_Init+0x2a8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d869      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004e12:	4a94      	ldr	r2, [pc, #592]	; (8005064 <HAL_GPIO_Init+0x2ac>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d04c      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
 8004e18:	4a92      	ldr	r2, [pc, #584]	; (8005064 <HAL_GPIO_Init+0x2ac>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d863      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004e1e:	4a92      	ldr	r2, [pc, #584]	; (8005068 <HAL_GPIO_Init+0x2b0>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d046      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
 8004e24:	4a90      	ldr	r2, [pc, #576]	; (8005068 <HAL_GPIO_Init+0x2b0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d85d      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004e2a:	2b12      	cmp	r3, #18
 8004e2c:	d82a      	bhi.n	8004e84 <HAL_GPIO_Init+0xcc>
 8004e2e:	2b12      	cmp	r3, #18
 8004e30:	d859      	bhi.n	8004ee6 <HAL_GPIO_Init+0x12e>
 8004e32:	a201      	add	r2, pc, #4	; (adr r2, 8004e38 <HAL_GPIO_Init+0x80>)
 8004e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e38:	08004eb3 	.word	0x08004eb3
 8004e3c:	08004e8d 	.word	0x08004e8d
 8004e40:	08004e9f 	.word	0x08004e9f
 8004e44:	08004ee1 	.word	0x08004ee1
 8004e48:	08004ee7 	.word	0x08004ee7
 8004e4c:	08004ee7 	.word	0x08004ee7
 8004e50:	08004ee7 	.word	0x08004ee7
 8004e54:	08004ee7 	.word	0x08004ee7
 8004e58:	08004ee7 	.word	0x08004ee7
 8004e5c:	08004ee7 	.word	0x08004ee7
 8004e60:	08004ee7 	.word	0x08004ee7
 8004e64:	08004ee7 	.word	0x08004ee7
 8004e68:	08004ee7 	.word	0x08004ee7
 8004e6c:	08004ee7 	.word	0x08004ee7
 8004e70:	08004ee7 	.word	0x08004ee7
 8004e74:	08004ee7 	.word	0x08004ee7
 8004e78:	08004ee7 	.word	0x08004ee7
 8004e7c:	08004e95 	.word	0x08004e95
 8004e80:	08004ea9 	.word	0x08004ea9
 8004e84:	4a79      	ldr	r2, [pc, #484]	; (800506c <HAL_GPIO_Init+0x2b4>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d013      	beq.n	8004eb2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004e8a:	e02c      	b.n	8004ee6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	623b      	str	r3, [r7, #32]
          break;
 8004e92:	e029      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	3304      	adds	r3, #4
 8004e9a:	623b      	str	r3, [r7, #32]
          break;
 8004e9c:	e024      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	3308      	adds	r3, #8
 8004ea4:	623b      	str	r3, [r7, #32]
          break;
 8004ea6:	e01f      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	330c      	adds	r3, #12
 8004eae:	623b      	str	r3, [r7, #32]
          break;
 8004eb0:	e01a      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d102      	bne.n	8004ec0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004eba:	2304      	movs	r3, #4
 8004ebc:	623b      	str	r3, [r7, #32]
          break;
 8004ebe:	e013      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d105      	bne.n	8004ed4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ec8:	2308      	movs	r3, #8
 8004eca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	69fa      	ldr	r2, [r7, #28]
 8004ed0:	611a      	str	r2, [r3, #16]
          break;
 8004ed2:	e009      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004ed4:	2308      	movs	r3, #8
 8004ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	69fa      	ldr	r2, [r7, #28]
 8004edc:	615a      	str	r2, [r3, #20]
          break;
 8004ede:	e003      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	623b      	str	r3, [r7, #32]
          break;
 8004ee4:	e000      	b.n	8004ee8 <HAL_GPIO_Init+0x130>
          break;
 8004ee6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	2bff      	cmp	r3, #255	; 0xff
 8004eec:	d801      	bhi.n	8004ef2 <HAL_GPIO_Init+0x13a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	e001      	b.n	8004ef6 <HAL_GPIO_Init+0x13e>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004ef8:	69bb      	ldr	r3, [r7, #24]
 8004efa:	2bff      	cmp	r3, #255	; 0xff
 8004efc:	d802      	bhi.n	8004f04 <HAL_GPIO_Init+0x14c>
 8004efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	e002      	b.n	8004f0a <HAL_GPIO_Init+0x152>
 8004f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f06:	3b08      	subs	r3, #8
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	210f      	movs	r1, #15
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	fa01 f303 	lsl.w	r3, r1, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	401a      	ands	r2, r3
 8004f1c:	6a39      	ldr	r1, [r7, #32]
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	fa01 f303 	lsl.w	r3, r1, r3
 8004f24:	431a      	orrs	r2, r3
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 80b1 	beq.w	800509a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004f38:	4b4d      	ldr	r3, [pc, #308]	; (8005070 <HAL_GPIO_Init+0x2b8>)
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	4a4c      	ldr	r2, [pc, #304]	; (8005070 <HAL_GPIO_Init+0x2b8>)
 8004f3e:	f043 0301 	orr.w	r3, r3, #1
 8004f42:	6193      	str	r3, [r2, #24]
 8004f44:	4b4a      	ldr	r3, [pc, #296]	; (8005070 <HAL_GPIO_Init+0x2b8>)
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	f003 0301 	and.w	r3, r3, #1
 8004f4c:	60bb      	str	r3, [r7, #8]
 8004f4e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004f50:	4a48      	ldr	r2, [pc, #288]	; (8005074 <HAL_GPIO_Init+0x2bc>)
 8004f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f54:	089b      	lsrs	r3, r3, #2
 8004f56:	3302      	adds	r3, #2
 8004f58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f5c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	f003 0303 	and.w	r3, r3, #3
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	220f      	movs	r2, #15
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	4013      	ands	r3, r2
 8004f72:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a40      	ldr	r2, [pc, #256]	; (8005078 <HAL_GPIO_Init+0x2c0>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d013      	beq.n	8004fa4 <HAL_GPIO_Init+0x1ec>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a3f      	ldr	r2, [pc, #252]	; (800507c <HAL_GPIO_Init+0x2c4>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00d      	beq.n	8004fa0 <HAL_GPIO_Init+0x1e8>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a3e      	ldr	r2, [pc, #248]	; (8005080 <HAL_GPIO_Init+0x2c8>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d007      	beq.n	8004f9c <HAL_GPIO_Init+0x1e4>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a3d      	ldr	r2, [pc, #244]	; (8005084 <HAL_GPIO_Init+0x2cc>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d101      	bne.n	8004f98 <HAL_GPIO_Init+0x1e0>
 8004f94:	2303      	movs	r3, #3
 8004f96:	e006      	b.n	8004fa6 <HAL_GPIO_Init+0x1ee>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	e004      	b.n	8004fa6 <HAL_GPIO_Init+0x1ee>
 8004f9c:	2302      	movs	r3, #2
 8004f9e:	e002      	b.n	8004fa6 <HAL_GPIO_Init+0x1ee>
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e000      	b.n	8004fa6 <HAL_GPIO_Init+0x1ee>
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fa8:	f002 0203 	and.w	r2, r2, #3
 8004fac:	0092      	lsls	r2, r2, #2
 8004fae:	4093      	lsls	r3, r2
 8004fb0:	68fa      	ldr	r2, [r7, #12]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004fb6:	492f      	ldr	r1, [pc, #188]	; (8005074 <HAL_GPIO_Init+0x2bc>)
 8004fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fba:	089b      	lsrs	r3, r3, #2
 8004fbc:	3302      	adds	r3, #2
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d006      	beq.n	8004fde <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004fd0:	4b2d      	ldr	r3, [pc, #180]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	492c      	ldr	r1, [pc, #176]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	600b      	str	r3, [r1, #0]
 8004fdc:	e006      	b.n	8004fec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004fde:	4b2a      	ldr	r3, [pc, #168]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	43db      	mvns	r3, r3
 8004fe6:	4928      	ldr	r1, [pc, #160]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004fe8:	4013      	ands	r3, r2
 8004fea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d006      	beq.n	8005006 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004ff8:	4b23      	ldr	r3, [pc, #140]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	4922      	ldr	r1, [pc, #136]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	4313      	orrs	r3, r2
 8005002:	604b      	str	r3, [r1, #4]
 8005004:	e006      	b.n	8005014 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005006:	4b20      	ldr	r3, [pc, #128]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	43db      	mvns	r3, r3
 800500e:	491e      	ldr	r1, [pc, #120]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005010:	4013      	ands	r3, r2
 8005012:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d006      	beq.n	800502e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005020:	4b19      	ldr	r3, [pc, #100]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005022:	689a      	ldr	r2, [r3, #8]
 8005024:	4918      	ldr	r1, [pc, #96]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	4313      	orrs	r3, r2
 800502a:	608b      	str	r3, [r1, #8]
 800502c:	e006      	b.n	800503c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800502e:	4b16      	ldr	r3, [pc, #88]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005030:	689a      	ldr	r2, [r3, #8]
 8005032:	69bb      	ldr	r3, [r7, #24]
 8005034:	43db      	mvns	r3, r3
 8005036:	4914      	ldr	r1, [pc, #80]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 8005038:	4013      	ands	r3, r2
 800503a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d021      	beq.n	800508c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005048:	4b0f      	ldr	r3, [pc, #60]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 800504a:	68da      	ldr	r2, [r3, #12]
 800504c:	490e      	ldr	r1, [pc, #56]	; (8005088 <HAL_GPIO_Init+0x2d0>)
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	4313      	orrs	r3, r2
 8005052:	60cb      	str	r3, [r1, #12]
 8005054:	e021      	b.n	800509a <HAL_GPIO_Init+0x2e2>
 8005056:	bf00      	nop
 8005058:	10320000 	.word	0x10320000
 800505c:	10310000 	.word	0x10310000
 8005060:	10220000 	.word	0x10220000
 8005064:	10210000 	.word	0x10210000
 8005068:	10120000 	.word	0x10120000
 800506c:	10110000 	.word	0x10110000
 8005070:	40021000 	.word	0x40021000
 8005074:	40010000 	.word	0x40010000
 8005078:	40010800 	.word	0x40010800
 800507c:	40010c00 	.word	0x40010c00
 8005080:	40011000 	.word	0x40011000
 8005084:	40011400 	.word	0x40011400
 8005088:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800508c:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <HAL_GPIO_Init+0x304>)
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	43db      	mvns	r3, r3
 8005094:	4909      	ldr	r1, [pc, #36]	; (80050bc <HAL_GPIO_Init+0x304>)
 8005096:	4013      	ands	r3, r2
 8005098:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800509a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509c:	3301      	adds	r3, #1
 800509e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a6:	fa22 f303 	lsr.w	r3, r2, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f47f ae8e 	bne.w	8004dcc <HAL_GPIO_Init+0x14>
  }
}
 80050b0:	bf00      	nop
 80050b2:	bf00      	nop
 80050b4:	372c      	adds	r7, #44	; 0x2c
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bc80      	pop	{r7}
 80050ba:	4770      	bx	lr
 80050bc:	40010400 	.word	0x40010400

080050c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	460b      	mov	r3, r1
 80050ca:	807b      	strh	r3, [r7, #2]
 80050cc:	4613      	mov	r3, r2
 80050ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050d0:	787b      	ldrb	r3, [r7, #1]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050d6:	887a      	ldrh	r2, [r7, #2]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80050dc:	e003      	b.n	80050e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80050de:	887b      	ldrh	r3, [r7, #2]
 80050e0:	041a      	lsls	r2, r3, #16
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	611a      	str	r2, [r3, #16]
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bc80      	pop	{r7}
 80050ee:	4770      	bx	lr

080050f0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80050f0:	b480      	push	{r7}
 80050f2:	b085      	sub	sp, #20
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	460b      	mov	r3, r1
 80050fa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005102:	887a      	ldrh	r2, [r7, #2]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	4013      	ands	r3, r2
 8005108:	041a      	lsls	r2, r3, #16
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	43d9      	mvns	r1, r3
 800510e:	887b      	ldrh	r3, [r7, #2]
 8005110:	400b      	ands	r3, r1
 8005112:	431a      	orrs	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	611a      	str	r2, [r3, #16]
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	bc80      	pop	{r7}
 8005120:	4770      	bx	lr
	...

08005124 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e12b      	b.n	800538e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d106      	bne.n	8005150 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800514a:	6878      	ldr	r0, [r7, #4]
 800514c:	f7ff f81a 	bl	8004184 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2224      	movs	r2, #36	; 0x24
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 0201 	bic.w	r2, r2, #1
 8005166:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005176:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005186:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005188:	f002 f84e 	bl	8007228 <HAL_RCC_GetPCLK1Freq>
 800518c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	4a81      	ldr	r2, [pc, #516]	; (8005398 <HAL_I2C_Init+0x274>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d807      	bhi.n	80051a8 <HAL_I2C_Init+0x84>
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4a80      	ldr	r2, [pc, #512]	; (800539c <HAL_I2C_Init+0x278>)
 800519c:	4293      	cmp	r3, r2
 800519e:	bf94      	ite	ls
 80051a0:	2301      	movls	r3, #1
 80051a2:	2300      	movhi	r3, #0
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	e006      	b.n	80051b6 <HAL_I2C_Init+0x92>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	4a7d      	ldr	r2, [pc, #500]	; (80053a0 <HAL_I2C_Init+0x27c>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	bf94      	ite	ls
 80051b0:	2301      	movls	r3, #1
 80051b2:	2300      	movhi	r3, #0
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e0e7      	b.n	800538e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	4a78      	ldr	r2, [pc, #480]	; (80053a4 <HAL_I2C_Init+0x280>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	0c9b      	lsrs	r3, r3, #18
 80051c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	430a      	orrs	r2, r1
 80051dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	4a6a      	ldr	r2, [pc, #424]	; (8005398 <HAL_I2C_Init+0x274>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d802      	bhi.n	80051f8 <HAL_I2C_Init+0xd4>
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	3301      	adds	r3, #1
 80051f6:	e009      	b.n	800520c <HAL_I2C_Init+0xe8>
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	4a69      	ldr	r2, [pc, #420]	; (80053a8 <HAL_I2C_Init+0x284>)
 8005204:	fba2 2303 	umull	r2, r3, r2, r3
 8005208:	099b      	lsrs	r3, r3, #6
 800520a:	3301      	adds	r3, #1
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	430b      	orrs	r3, r1
 8005212:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800521e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	495c      	ldr	r1, [pc, #368]	; (8005398 <HAL_I2C_Init+0x274>)
 8005228:	428b      	cmp	r3, r1
 800522a:	d819      	bhi.n	8005260 <HAL_I2C_Init+0x13c>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	1e59      	subs	r1, r3, #1
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	fbb1 f3f3 	udiv	r3, r1, r3
 800523a:	1c59      	adds	r1, r3, #1
 800523c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005240:	400b      	ands	r3, r1
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00a      	beq.n	800525c <HAL_I2C_Init+0x138>
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	1e59      	subs	r1, r3, #1
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	fbb1 f3f3 	udiv	r3, r1, r3
 8005254:	3301      	adds	r3, #1
 8005256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800525a:	e051      	b.n	8005300 <HAL_I2C_Init+0x1dc>
 800525c:	2304      	movs	r3, #4
 800525e:	e04f      	b.n	8005300 <HAL_I2C_Init+0x1dc>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d111      	bne.n	800528c <HAL_I2C_Init+0x168>
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	1e58      	subs	r0, r3, #1
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6859      	ldr	r1, [r3, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	440b      	add	r3, r1
 8005276:	fbb0 f3f3 	udiv	r3, r0, r3
 800527a:	3301      	adds	r3, #1
 800527c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005280:	2b00      	cmp	r3, #0
 8005282:	bf0c      	ite	eq
 8005284:	2301      	moveq	r3, #1
 8005286:	2300      	movne	r3, #0
 8005288:	b2db      	uxtb	r3, r3
 800528a:	e012      	b.n	80052b2 <HAL_I2C_Init+0x18e>
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	1e58      	subs	r0, r3, #1
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6859      	ldr	r1, [r3, #4]
 8005294:	460b      	mov	r3, r1
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	440b      	add	r3, r1
 800529a:	0099      	lsls	r1, r3, #2
 800529c:	440b      	add	r3, r1
 800529e:	fbb0 f3f3 	udiv	r3, r0, r3
 80052a2:	3301      	adds	r3, #1
 80052a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bf0c      	ite	eq
 80052ac:	2301      	moveq	r3, #1
 80052ae:	2300      	movne	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <HAL_I2C_Init+0x196>
 80052b6:	2301      	movs	r3, #1
 80052b8:	e022      	b.n	8005300 <HAL_I2C_Init+0x1dc>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10e      	bne.n	80052e0 <HAL_I2C_Init+0x1bc>
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1e58      	subs	r0, r3, #1
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6859      	ldr	r1, [r3, #4]
 80052ca:	460b      	mov	r3, r1
 80052cc:	005b      	lsls	r3, r3, #1
 80052ce:	440b      	add	r3, r1
 80052d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80052d4:	3301      	adds	r3, #1
 80052d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052de:	e00f      	b.n	8005300 <HAL_I2C_Init+0x1dc>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	1e58      	subs	r0, r3, #1
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6859      	ldr	r1, [r3, #4]
 80052e8:	460b      	mov	r3, r1
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	440b      	add	r3, r1
 80052ee:	0099      	lsls	r1, r3, #2
 80052f0:	440b      	add	r3, r1
 80052f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80052f6:	3301      	adds	r3, #1
 80052f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005300:	6879      	ldr	r1, [r7, #4]
 8005302:	6809      	ldr	r1, [r1, #0]
 8005304:	4313      	orrs	r3, r2
 8005306:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69da      	ldr	r2, [r3, #28]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	431a      	orrs	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	430a      	orrs	r2, r1
 8005322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800532e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6911      	ldr	r1, [r2, #16]
 8005336:	687a      	ldr	r2, [r7, #4]
 8005338:	68d2      	ldr	r2, [r2, #12]
 800533a:	4311      	orrs	r1, r2
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6812      	ldr	r2, [r2, #0]
 8005340:	430b      	orrs	r3, r1
 8005342:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68db      	ldr	r3, [r3, #12]
 800534a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	695a      	ldr	r2, [r3, #20]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	431a      	orrs	r2, r3
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f042 0201 	orr.w	r2, r2, #1
 800536e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2220      	movs	r2, #32
 800537a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800538c:	2300      	movs	r3, #0
}
 800538e:	4618      	mov	r0, r3
 8005390:	3710      	adds	r7, #16
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}
 8005396:	bf00      	nop
 8005398:	000186a0 	.word	0x000186a0
 800539c:	001e847f 	.word	0x001e847f
 80053a0:	003d08ff 	.word	0x003d08ff
 80053a4:	431bde83 	.word	0x431bde83
 80053a8:	10624dd3 	.word	0x10624dd3

080053ac <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b088      	sub	sp, #32
 80053b0:	af02      	add	r7, sp, #8
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	607a      	str	r2, [r7, #4]
 80053b6:	461a      	mov	r2, r3
 80053b8:	460b      	mov	r3, r1
 80053ba:	817b      	strh	r3, [r7, #10]
 80053bc:	4613      	mov	r3, r2
 80053be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053c0:	f7ff f9d0 	bl	8004764 <HAL_GetTick>
 80053c4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b20      	cmp	r3, #32
 80053d0:	f040 80e0 	bne.w	8005594 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	2319      	movs	r3, #25
 80053da:	2201      	movs	r2, #1
 80053dc:	4970      	ldr	r1, [pc, #448]	; (80055a0 <HAL_I2C_Master_Transmit+0x1f4>)
 80053de:	68f8      	ldr	r0, [r7, #12]
 80053e0:	f001 f972 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80053ea:	2302      	movs	r3, #2
 80053ec:	e0d3      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d101      	bne.n	80053fc <HAL_I2C_Master_Transmit+0x50>
 80053f8:	2302      	movs	r3, #2
 80053fa:	e0cc      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2201      	movs	r2, #1
 8005400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0301 	and.w	r3, r3, #1
 800540e:	2b01      	cmp	r3, #1
 8005410:	d007      	beq.n	8005422 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f042 0201 	orr.w	r2, r2, #1
 8005420:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	681a      	ldr	r2, [r3, #0]
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005430:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2221      	movs	r2, #33	; 0x21
 8005436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2210      	movs	r2, #16
 800543e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	893a      	ldrh	r2, [r7, #8]
 8005452:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	4a50      	ldr	r2, [pc, #320]	; (80055a4 <HAL_I2C_Master_Transmit+0x1f8>)
 8005462:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005464:	8979      	ldrh	r1, [r7, #10]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	6a3a      	ldr	r2, [r7, #32]
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 fe5e 	bl	800612c <I2C_MasterRequestWrite>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e08d      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800547a:	2300      	movs	r3, #0
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	613b      	str	r3, [r7, #16]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	613b      	str	r3, [r7, #16]
 800548e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005490:	e066      	b.n	8005560 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	6a39      	ldr	r1, [r7, #32]
 8005496:	68f8      	ldr	r0, [r7, #12]
 8005498:	f001 f9ec 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 800549c:	4603      	mov	r3, r0
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00d      	beq.n	80054be <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a6:	2b04      	cmp	r3, #4
 80054a8:	d107      	bne.n	80054ba <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054b8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e06b      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c2:	781a      	ldrb	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	1c5a      	adds	r2, r3, #1
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	3b01      	subs	r3, #1
 80054dc:	b29a      	uxth	r2, r3
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054e6:	3b01      	subs	r3, #1
 80054e8:	b29a      	uxth	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	f003 0304 	and.w	r3, r3, #4
 80054f8:	2b04      	cmp	r3, #4
 80054fa:	d11b      	bne.n	8005534 <HAL_I2C_Master_Transmit+0x188>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005500:	2b00      	cmp	r3, #0
 8005502:	d017      	beq.n	8005534 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005508:	781a      	ldrb	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005514:	1c5a      	adds	r2, r3, #1
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800552c:	3b01      	subs	r3, #1
 800552e:	b29a      	uxth	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	6a39      	ldr	r1, [r7, #32]
 8005538:	68f8      	ldr	r0, [r7, #12]
 800553a:	f001 f9dc 	bl	80068f6 <I2C_WaitOnBTFFlagUntilTimeout>
 800553e:	4603      	mov	r3, r0
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	2b04      	cmp	r3, #4
 800554a:	d107      	bne.n	800555c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800555a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e01a      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005564:	2b00      	cmp	r3, #0
 8005566:	d194      	bne.n	8005492 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	e000      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005594:	2302      	movs	r3, #2
  }
}
 8005596:	4618      	mov	r0, r3
 8005598:	3718      	adds	r7, #24
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	00100002 	.word	0x00100002
 80055a4:	ffff0000 	.word	0xffff0000

080055a8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08c      	sub	sp, #48	; 0x30
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	607a      	str	r2, [r7, #4]
 80055b2:	461a      	mov	r2, r3
 80055b4:	460b      	mov	r3, r1
 80055b6:	817b      	strh	r3, [r7, #10]
 80055b8:	4613      	mov	r3, r2
 80055ba:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80055bc:	2300      	movs	r3, #0
 80055be:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80055c0:	f7ff f8d0 	bl	8004764 <HAL_GetTick>
 80055c4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	f040 823f 	bne.w	8005a52 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80055d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	2319      	movs	r3, #25
 80055da:	2201      	movs	r2, #1
 80055dc:	497f      	ldr	r1, [pc, #508]	; (80057dc <HAL_I2C_Master_Receive+0x234>)
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f001 f872 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
 80055ec:	e232      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d101      	bne.n	80055fc <HAL_I2C_Master_Receive+0x54>
 80055f8:	2302      	movs	r3, #2
 80055fa:	e22b      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 0301 	and.w	r3, r3, #1
 800560e:	2b01      	cmp	r3, #1
 8005610:	d007      	beq.n	8005622 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f042 0201 	orr.w	r2, r2, #1
 8005620:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005630:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2222      	movs	r2, #34	; 0x22
 8005636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2210      	movs	r2, #16
 800563e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	893a      	ldrh	r2, [r7, #8]
 8005652:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	4a5f      	ldr	r2, [pc, #380]	; (80057e0 <HAL_I2C_Master_Receive+0x238>)
 8005662:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005664:	8979      	ldrh	r1, [r7, #10]
 8005666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800566a:	68f8      	ldr	r0, [r7, #12]
 800566c:	f000 fde0 	bl	8006230 <I2C_MasterRequestRead>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d001      	beq.n	800567a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e1ec      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800567e:	2b00      	cmp	r3, #0
 8005680:	d113      	bne.n	80056aa <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005682:	2300      	movs	r3, #0
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	61fb      	str	r3, [r7, #28]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	61fb      	str	r3, [r7, #28]
 8005696:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056a6:	601a      	str	r2, [r3, #0]
 80056a8:	e1c0      	b.n	8005a2c <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d11e      	bne.n	80056f0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80056c2:	b672      	cpsid	i
}
 80056c4:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056c6:	2300      	movs	r3, #0
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695b      	ldr	r3, [r3, #20]
 80056d0:	61bb      	str	r3, [r7, #24]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	61bb      	str	r3, [r7, #24]
 80056da:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80056ec:	b662      	cpsie	i
}
 80056ee:	e035      	b.n	800575c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d11e      	bne.n	8005736 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005706:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005708:	b672      	cpsid	i
}
 800570a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800570c:	2300      	movs	r3, #0
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	617b      	str	r3, [r7, #20]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	617b      	str	r3, [r7, #20]
 8005720:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681a      	ldr	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005730:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005732:	b662      	cpsie	i
}
 8005734:	e012      	b.n	800575c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005744:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005746:	2300      	movs	r3, #0
 8005748:	613b      	str	r3, [r7, #16]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	613b      	str	r3, [r7, #16]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	699b      	ldr	r3, [r3, #24]
 8005758:	613b      	str	r3, [r7, #16]
 800575a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800575c:	e166      	b.n	8005a2c <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005762:	2b03      	cmp	r3, #3
 8005764:	f200 811f 	bhi.w	80059a6 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800576c:	2b01      	cmp	r3, #1
 800576e:	d123      	bne.n	80057b8 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005770:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005772:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f001 f8ff 	bl	8006978 <I2C_WaitOnRXNEFlagUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e167      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	691a      	ldr	r2, [r3, #16]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578e:	b2d2      	uxtb	r2, r2
 8005790:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005796:	1c5a      	adds	r2, r3, #1
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057a0:	3b01      	subs	r3, #1
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	3b01      	subs	r3, #1
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80057b6:	e139      	b.n	8005a2c <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057bc:	2b02      	cmp	r3, #2
 80057be:	d152      	bne.n	8005866 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c6:	2200      	movs	r2, #0
 80057c8:	4906      	ldr	r1, [pc, #24]	; (80057e4 <HAL_I2C_Master_Receive+0x23c>)
 80057ca:	68f8      	ldr	r0, [r7, #12]
 80057cc:	f000 ff7c 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d008      	beq.n	80057e8 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e13c      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
 80057da:	bf00      	nop
 80057dc:	00100002 	.word	0x00100002
 80057e0:	ffff0000 	.word	0xffff0000
 80057e4:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80057e8:	b672      	cpsid	i
}
 80057ea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	691a      	ldr	r2, [r3, #16]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005806:	b2d2      	uxtb	r2, r2
 8005808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	1c5a      	adds	r2, r3, #1
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005818:	3b01      	subs	r3, #1
 800581a:	b29a      	uxth	r2, r3
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005824:	b29b      	uxth	r3, r3
 8005826:	3b01      	subs	r3, #1
 8005828:	b29a      	uxth	r2, r3
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800582e:	b662      	cpsie	i
}
 8005830:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	691a      	ldr	r2, [r3, #16]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005844:	1c5a      	adds	r2, r3, #1
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800584e:	3b01      	subs	r3, #1
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585a:	b29b      	uxth	r3, r3
 800585c:	3b01      	subs	r3, #1
 800585e:	b29a      	uxth	r2, r3
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005864:	e0e2      	b.n	8005a2c <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586c:	2200      	movs	r2, #0
 800586e:	497b      	ldr	r1, [pc, #492]	; (8005a5c <HAL_I2C_Master_Receive+0x4b4>)
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f000 ff29 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8005876:	4603      	mov	r3, r0
 8005878:	2b00      	cmp	r3, #0
 800587a:	d001      	beq.n	8005880 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e0e9      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005890:	b672      	cpsid	i
}
 8005892:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	691a      	ldr	r2, [r3, #16]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800589e:	b2d2      	uxtb	r2, r2
 80058a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058b0:	3b01      	subs	r3, #1
 80058b2:	b29a      	uxth	r2, r3
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058bc:	b29b      	uxth	r3, r3
 80058be:	3b01      	subs	r3, #1
 80058c0:	b29a      	uxth	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80058c6:	4b66      	ldr	r3, [pc, #408]	; (8005a60 <HAL_I2C_Master_Receive+0x4b8>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	08db      	lsrs	r3, r3, #3
 80058cc:	4a65      	ldr	r2, [pc, #404]	; (8005a64 <HAL_I2C_Master_Receive+0x4bc>)
 80058ce:	fba2 2303 	umull	r2, r3, r2, r3
 80058d2:	0a1a      	lsrs	r2, r3, #8
 80058d4:	4613      	mov	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	00da      	lsls	r2, r3, #3
 80058dc:	1ad3      	subs	r3, r2, r3
 80058de:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	3b01      	subs	r3, #1
 80058e4:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d118      	bne.n	800591e <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2200      	movs	r2, #0
 80058f0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005906:	f043 0220 	orr.w	r2, r3, #32
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800590e:	b662      	cpsie	i
}
 8005910:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e09a      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	695b      	ldr	r3, [r3, #20]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b04      	cmp	r3, #4
 800592a:	d1d9      	bne.n	80058e0 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	681a      	ldr	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800593a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	691a      	ldr	r2, [r3, #16]
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005958:	3b01      	subs	r3, #1
 800595a:	b29a      	uxth	r2, r3
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005964:	b29b      	uxth	r3, r3
 8005966:	3b01      	subs	r3, #1
 8005968:	b29a      	uxth	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800596e:	b662      	cpsie	i
}
 8005970:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	691a      	ldr	r2, [r3, #16]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800598e:	3b01      	subs	r3, #1
 8005990:	b29a      	uxth	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800599a:	b29b      	uxth	r3, r3
 800599c:	3b01      	subs	r3, #1
 800599e:	b29a      	uxth	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80059a4:	e042      	b.n	8005a2c <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 ffe4 	bl	8006978 <I2C_WaitOnRXNEFlagUntilTimeout>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e04c      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	691a      	ldr	r2, [r3, #16]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059cc:	1c5a      	adds	r2, r3, #1
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059d6:	3b01      	subs	r3, #1
 80059d8:	b29a      	uxth	r2, r3
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	3b01      	subs	r3, #1
 80059e6:	b29a      	uxth	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	695b      	ldr	r3, [r3, #20]
 80059f2:	f003 0304 	and.w	r3, r3, #4
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	d118      	bne.n	8005a2c <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	691a      	ldr	r2, [r3, #16]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a04:	b2d2      	uxtb	r2, r2
 8005a06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a0c:	1c5a      	adds	r2, r3, #1
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a16:	3b01      	subs	r3, #1
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	3b01      	subs	r3, #1
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	f47f ae94 	bne.w	800575e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2220      	movs	r2, #32
 8005a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e000      	b.n	8005a54 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8005a52:	2302      	movs	r3, #2
  }
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3728      	adds	r7, #40	; 0x28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	00010004 	.word	0x00010004
 8005a60:	20000004 	.word	0x20000004
 8005a64:	14f8b589 	.word	0x14f8b589

08005a68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b088      	sub	sp, #32
 8005a6c:	af02      	add	r7, sp, #8
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	4608      	mov	r0, r1
 8005a72:	4611      	mov	r1, r2
 8005a74:	461a      	mov	r2, r3
 8005a76:	4603      	mov	r3, r0
 8005a78:	817b      	strh	r3, [r7, #10]
 8005a7a:	460b      	mov	r3, r1
 8005a7c:	813b      	strh	r3, [r7, #8]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a82:	f7fe fe6f 	bl	8004764 <HAL_GetTick>
 8005a86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	f040 80d9 	bne.w	8005c48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	9300      	str	r3, [sp, #0]
 8005a9a:	2319      	movs	r3, #25
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	496d      	ldr	r1, [pc, #436]	; (8005c54 <HAL_I2C_Mem_Write+0x1ec>)
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f000 fe11 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d001      	beq.n	8005ab0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005aac:	2302      	movs	r3, #2
 8005aae:	e0cc      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_I2C_Mem_Write+0x56>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e0c5      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d007      	beq.n	8005ae4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f042 0201 	orr.w	r2, r2, #1
 8005ae2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005af2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2221      	movs	r2, #33	; 0x21
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2240      	movs	r2, #64	; 0x40
 8005b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a3a      	ldr	r2, [r7, #32]
 8005b0e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005b14:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b1a:	b29a      	uxth	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	4a4d      	ldr	r2, [pc, #308]	; (8005c58 <HAL_I2C_Mem_Write+0x1f0>)
 8005b24:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b26:	88f8      	ldrh	r0, [r7, #6]
 8005b28:	893a      	ldrh	r2, [r7, #8]
 8005b2a:	8979      	ldrh	r1, [r7, #10]
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	9301      	str	r3, [sp, #4]
 8005b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	4603      	mov	r3, r0
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f000 fc48 	bl	80063cc <I2C_RequestMemoryWrite>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d052      	beq.n	8005be8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005b42:	2301      	movs	r3, #1
 8005b44:	e081      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 fe92 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00d      	beq.n	8005b72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5a:	2b04      	cmp	r3, #4
 8005b5c:	d107      	bne.n	8005b6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e06b      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b76:	781a      	ldrb	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b82:	1c5a      	adds	r2, r3, #1
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b8c:	3b01      	subs	r3, #1
 8005b8e:	b29a      	uxth	r2, r3
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b04      	cmp	r3, #4
 8005bae:	d11b      	bne.n	8005be8 <HAL_I2C_Mem_Write+0x180>
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d017      	beq.n	8005be8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbc:	781a      	ldrb	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bde:	b29b      	uxth	r3, r3
 8005be0:	3b01      	subs	r3, #1
 8005be2:	b29a      	uxth	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1aa      	bne.n	8005b46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bf4:	68f8      	ldr	r0, [r7, #12]
 8005bf6:	f000 fe7e 	bl	80068f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00d      	beq.n	8005c1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c04:	2b04      	cmp	r3, #4
 8005c06:	d107      	bne.n	8005c18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e016      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2220      	movs	r2, #32
 8005c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2200      	movs	r2, #0
 8005c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005c44:	2300      	movs	r3, #0
 8005c46:	e000      	b.n	8005c4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005c48:	2302      	movs	r3, #2
  }
}
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3718      	adds	r7, #24
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	00100002 	.word	0x00100002
 8005c58:	ffff0000 	.word	0xffff0000

08005c5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b08c      	sub	sp, #48	; 0x30
 8005c60:	af02      	add	r7, sp, #8
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	4608      	mov	r0, r1
 8005c66:	4611      	mov	r1, r2
 8005c68:	461a      	mov	r2, r3
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	817b      	strh	r3, [r7, #10]
 8005c6e:	460b      	mov	r3, r1
 8005c70:	813b      	strh	r3, [r7, #8]
 8005c72:	4613      	mov	r3, r2
 8005c74:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8005c76:	2300      	movs	r3, #0
 8005c78:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c7a:	f7fe fd73 	bl	8004764 <HAL_GetTick>
 8005c7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	f040 8244 	bne.w	8006116 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c90:	9300      	str	r3, [sp, #0]
 8005c92:	2319      	movs	r3, #25
 8005c94:	2201      	movs	r2, #1
 8005c96:	4982      	ldr	r1, [pc, #520]	; (8005ea0 <HAL_I2C_Mem_Read+0x244>)
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 fd15 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d001      	beq.n	8005ca8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	e237      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d101      	bne.n	8005cb6 <HAL_I2C_Mem_Read+0x5a>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	e230      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2201      	movs	r2, #1
 8005cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d007      	beq.n	8005cdc <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f042 0201 	orr.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2222      	movs	r2, #34	; 0x22
 8005cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2240      	movs	r2, #64	; 0x40
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005d0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	4a62      	ldr	r2, [pc, #392]	; (8005ea4 <HAL_I2C_Mem_Read+0x248>)
 8005d1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d1e:	88f8      	ldrh	r0, [r7, #6]
 8005d20:	893a      	ldrh	r2, [r7, #8]
 8005d22:	8979      	ldrh	r1, [r7, #10]
 8005d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d26:	9301      	str	r3, [sp, #4]
 8005d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	68f8      	ldr	r0, [r7, #12]
 8005d30:	f000 fbe2 	bl	80064f8 <I2C_RequestMemoryRead>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e1ec      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d113      	bne.n	8005d6e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	695b      	ldr	r3, [r3, #20]
 8005d50:	61fb      	str	r3, [r7, #28]
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	61fb      	str	r3, [r7, #28]
 8005d5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d6a:	601a      	str	r2, [r3, #0]
 8005d6c:	e1c0      	b.n	80060f0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d11e      	bne.n	8005db4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681a      	ldr	r2, [r3, #0]
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d84:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005d86:	b672      	cpsid	i
}
 8005d88:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	61bb      	str	r3, [r7, #24]
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	695b      	ldr	r3, [r3, #20]
 8005d94:	61bb      	str	r3, [r7, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	699b      	ldr	r3, [r3, #24]
 8005d9c:	61bb      	str	r3, [r7, #24]
 8005d9e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005db0:	b662      	cpsie	i
}
 8005db2:	e035      	b.n	8005e20 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d11e      	bne.n	8005dfa <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681a      	ldr	r2, [r3, #0]
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dca:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005dcc:	b672      	cpsid	i
}
 8005dce:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	695b      	ldr	r3, [r3, #20]
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	699b      	ldr	r3, [r3, #24]
 8005de2:	617b      	str	r3, [r7, #20]
 8005de4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005df4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005df6:	b662      	cpsie	i
}
 8005df8:	e012      	b.n	8005e20 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e08:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	613b      	str	r3, [r7, #16]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	695b      	ldr	r3, [r3, #20]
 8005e14:	613b      	str	r3, [r7, #16]
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	699b      	ldr	r3, [r3, #24]
 8005e1c:	613b      	str	r3, [r7, #16]
 8005e1e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005e20:	e166      	b.n	80060f0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e26:	2b03      	cmp	r3, #3
 8005e28:	f200 811f 	bhi.w	800606a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d123      	bne.n	8005e7c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 fd9d 	bl	8006978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d001      	beq.n	8005e48 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e167      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e64:	3b01      	subs	r3, #1
 8005e66:	b29a      	uxth	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e7a:	e139      	b.n	80060f0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d152      	bne.n	8005f2a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	4906      	ldr	r1, [pc, #24]	; (8005ea8 <HAL_I2C_Mem_Read+0x24c>)
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f000 fc1a 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d008      	beq.n	8005eac <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e13c      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
 8005e9e:	bf00      	nop
 8005ea0:	00100002 	.word	0x00100002
 8005ea4:	ffff0000 	.word	0xffff0000
 8005ea8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005eac:	b672      	cpsid	i
}
 8005eae:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ebe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	691a      	ldr	r2, [r3, #16]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005edc:	3b01      	subs	r3, #1
 8005ede:	b29a      	uxth	r2, r3
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	3b01      	subs	r3, #1
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005ef2:	b662      	cpsie	i
}
 8005ef4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	691a      	ldr	r2, [r3, #16]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f00:	b2d2      	uxtb	r2, r2
 8005f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f12:	3b01      	subs	r3, #1
 8005f14:	b29a      	uxth	r2, r3
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	3b01      	subs	r3, #1
 8005f22:	b29a      	uxth	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f28:	e0e2      	b.n	80060f0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f30:	2200      	movs	r2, #0
 8005f32:	497b      	ldr	r1, [pc, #492]	; (8006120 <HAL_I2C_Mem_Read+0x4c4>)
 8005f34:	68f8      	ldr	r0, [r7, #12]
 8005f36:	f000 fbc7 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8005f3a:	4603      	mov	r3, r0
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d001      	beq.n	8005f44 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8005f40:	2301      	movs	r3, #1
 8005f42:	e0e9      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005f54:	b672      	cpsid	i
}
 8005f56:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	691a      	ldr	r2, [r3, #16]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f74:	3b01      	subs	r3, #1
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	3b01      	subs	r3, #1
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005f8a:	4b66      	ldr	r3, [pc, #408]	; (8006124 <HAL_I2C_Mem_Read+0x4c8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	08db      	lsrs	r3, r3, #3
 8005f90:	4a65      	ldr	r2, [pc, #404]	; (8006128 <HAL_I2C_Mem_Read+0x4cc>)
 8005f92:	fba2 2303 	umull	r2, r3, r2, r3
 8005f96:	0a1a      	lsrs	r2, r3, #8
 8005f98:	4613      	mov	r3, r2
 8005f9a:	009b      	lsls	r3, r3, #2
 8005f9c:	4413      	add	r3, r2
 8005f9e:	00da      	lsls	r2, r3, #3
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d118      	bne.n	8005fe2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2220      	movs	r2, #32
 8005fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fca:	f043 0220 	orr.w	r2, r3, #32
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005fd2:	b662      	cpsie	i
}
 8005fd4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e09a      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	695b      	ldr	r3, [r3, #20]
 8005fe8:	f003 0304 	and.w	r3, r3, #4
 8005fec:	2b04      	cmp	r3, #4
 8005fee:	d1d9      	bne.n	8005fa4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ffe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	691a      	ldr	r2, [r3, #16]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600a:	b2d2      	uxtb	r2, r2
 800600c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800601c:	3b01      	subs	r3, #1
 800601e:	b29a      	uxth	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006028:	b29b      	uxth	r3, r3
 800602a:	3b01      	subs	r3, #1
 800602c:	b29a      	uxth	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8006032:	b662      	cpsie	i
}
 8006034:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	691a      	ldr	r2, [r3, #16]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006040:	b2d2      	uxtb	r2, r2
 8006042:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006048:	1c5a      	adds	r2, r3, #1
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006052:	3b01      	subs	r3, #1
 8006054:	b29a      	uxth	r2, r3
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800605e:	b29b      	uxth	r3, r3
 8006060:	3b01      	subs	r3, #1
 8006062:	b29a      	uxth	r2, r3
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006068:	e042      	b.n	80060f0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800606a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800606c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800606e:	68f8      	ldr	r0, [r7, #12]
 8006070:	f000 fc82 	bl	8006978 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006074:	4603      	mov	r3, r0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d001      	beq.n	800607e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e04c      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	691a      	ldr	r2, [r3, #16]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006088:	b2d2      	uxtb	r2, r2
 800608a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	1c5a      	adds	r2, r3, #1
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800609a:	3b01      	subs	r3, #1
 800609c:	b29a      	uxth	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	b29a      	uxth	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	f003 0304 	and.w	r3, r3, #4
 80060ba:	2b04      	cmp	r3, #4
 80060bc:	d118      	bne.n	80060f0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	691a      	ldr	r2, [r3, #16]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c8:	b2d2      	uxtb	r2, r2
 80060ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060d0:	1c5a      	adds	r2, r3, #1
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	3b01      	subs	r3, #1
 80060ea:	b29a      	uxth	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f47f ae94 	bne.w	8005e22 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	2220      	movs	r2, #32
 80060fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	e000      	b.n	8006118 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8006116:	2302      	movs	r3, #2
  }
}
 8006118:	4618      	mov	r0, r3
 800611a:	3728      	adds	r7, #40	; 0x28
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	00010004 	.word	0x00010004
 8006124:	20000004 	.word	0x20000004
 8006128:	14f8b589 	.word	0x14f8b589

0800612c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b088      	sub	sp, #32
 8006130:	af02      	add	r7, sp, #8
 8006132:	60f8      	str	r0, [r7, #12]
 8006134:	607a      	str	r2, [r7, #4]
 8006136:	603b      	str	r3, [r7, #0]
 8006138:	460b      	mov	r3, r1
 800613a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006140:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b08      	cmp	r3, #8
 8006146:	d006      	beq.n	8006156 <I2C_MasterRequestWrite+0x2a>
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2b01      	cmp	r3, #1
 800614c:	d003      	beq.n	8006156 <I2C_MasterRequestWrite+0x2a>
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006154:	d108      	bne.n	8006168 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	681a      	ldr	r2, [r3, #0]
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	e00b      	b.n	8006180 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	2b12      	cmp	r3, #18
 800616e:	d107      	bne.n	8006180 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800617e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 fa9b 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d00d      	beq.n	80061b4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061a6:	d103      	bne.n	80061b0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80061b0:	2303      	movs	r3, #3
 80061b2:	e035      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061bc:	d108      	bne.n	80061d0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061be:	897b      	ldrh	r3, [r7, #10]
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	461a      	mov	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061cc:	611a      	str	r2, [r3, #16]
 80061ce:	e01b      	b.n	8006208 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80061d0:	897b      	ldrh	r3, [r7, #10]
 80061d2:	11db      	asrs	r3, r3, #7
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	f003 0306 	and.w	r3, r3, #6
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	f063 030f 	orn	r3, r3, #15
 80061e0:	b2da      	uxtb	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	490e      	ldr	r1, [pc, #56]	; (8006228 <I2C_MasterRequestWrite+0xfc>)
 80061ee:	68f8      	ldr	r0, [r7, #12]
 80061f0:	f000 fac1 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e010      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80061fe:	897b      	ldrh	r3, [r7, #10]
 8006200:	b2da      	uxtb	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	4907      	ldr	r1, [pc, #28]	; (800622c <I2C_MasterRequestWrite+0x100>)
 800620e:	68f8      	ldr	r0, [r7, #12]
 8006210:	f000 fab1 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006214:	4603      	mov	r3, r0
 8006216:	2b00      	cmp	r3, #0
 8006218:	d001      	beq.n	800621e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e000      	b.n	8006220 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3718      	adds	r7, #24
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	00010008 	.word	0x00010008
 800622c:	00010002 	.word	0x00010002

08006230 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b088      	sub	sp, #32
 8006234:	af02      	add	r7, sp, #8
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	607a      	str	r2, [r7, #4]
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	460b      	mov	r3, r1
 800623e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006244:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006254:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	2b08      	cmp	r3, #8
 800625a:	d006      	beq.n	800626a <I2C_MasterRequestRead+0x3a>
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	2b01      	cmp	r3, #1
 8006260:	d003      	beq.n	800626a <I2C_MasterRequestRead+0x3a>
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006268:	d108      	bne.n	800627c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006278:	601a      	str	r2, [r3, #0]
 800627a:	e00b      	b.n	8006294 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006280:	2b11      	cmp	r3, #17
 8006282:	d107      	bne.n	8006294 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006292:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006294:	683b      	ldr	r3, [r7, #0]
 8006296:	9300      	str	r3, [sp, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2200      	movs	r2, #0
 800629c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80062a0:	68f8      	ldr	r0, [r7, #12]
 80062a2:	f000 fa11 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00d      	beq.n	80062c8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062ba:	d103      	bne.n	80062c4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062c2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e079      	b.n	80063bc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062d0:	d108      	bne.n	80062e4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80062d2:	897b      	ldrh	r3, [r7, #10]
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	f043 0301 	orr.w	r3, r3, #1
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	611a      	str	r2, [r3, #16]
 80062e2:	e05f      	b.n	80063a4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80062e4:	897b      	ldrh	r3, [r7, #10]
 80062e6:	11db      	asrs	r3, r3, #7
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	f003 0306 	and.w	r3, r3, #6
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	f063 030f 	orn	r3, r3, #15
 80062f4:	b2da      	uxtb	r2, r3
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	4930      	ldr	r1, [pc, #192]	; (80063c4 <I2C_MasterRequestRead+0x194>)
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f000 fa37 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e054      	b.n	80063bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006312:	897b      	ldrh	r3, [r7, #10]
 8006314:	b2da      	uxtb	r2, r3
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	687a      	ldr	r2, [r7, #4]
 8006320:	4929      	ldr	r1, [pc, #164]	; (80063c8 <I2C_MasterRequestRead+0x198>)
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 fa27 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d001      	beq.n	8006332 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e044      	b.n	80063bc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006332:	2300      	movs	r3, #0
 8006334:	613b      	str	r3, [r7, #16]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	613b      	str	r3, [r7, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	699b      	ldr	r3, [r3, #24]
 8006344:	613b      	str	r3, [r7, #16]
 8006346:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006356:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2200      	movs	r2, #0
 8006360:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006364:	68f8      	ldr	r0, [r7, #12]
 8006366:	f000 f9af 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 800636a:	4603      	mov	r3, r0
 800636c:	2b00      	cmp	r3, #0
 800636e:	d00d      	beq.n	800638c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800637e:	d103      	bne.n	8006388 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006386:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006388:	2303      	movs	r3, #3
 800638a:	e017      	b.n	80063bc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800638c:	897b      	ldrh	r3, [r7, #10]
 800638e:	11db      	asrs	r3, r3, #7
 8006390:	b2db      	uxtb	r3, r3
 8006392:	f003 0306 	and.w	r3, r3, #6
 8006396:	b2db      	uxtb	r3, r3
 8006398:	f063 030e 	orn	r3, r3, #14
 800639c:	b2da      	uxtb	r2, r3
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	687a      	ldr	r2, [r7, #4]
 80063a8:	4907      	ldr	r1, [pc, #28]	; (80063c8 <I2C_MasterRequestRead+0x198>)
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f9e3 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e000      	b.n	80063bc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	00010008 	.word	0x00010008
 80063c8:	00010002 	.word	0x00010002

080063cc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b088      	sub	sp, #32
 80063d0:	af02      	add	r7, sp, #8
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	4608      	mov	r0, r1
 80063d6:	4611      	mov	r1, r2
 80063d8:	461a      	mov	r2, r3
 80063da:	4603      	mov	r3, r0
 80063dc:	817b      	strh	r3, [r7, #10]
 80063de:	460b      	mov	r3, r1
 80063e0:	813b      	strh	r3, [r7, #8]
 80063e2:	4613      	mov	r3, r2
 80063e4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	681a      	ldr	r2, [r3, #0]
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063f4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	6a3b      	ldr	r3, [r7, #32]
 80063fc:	2200      	movs	r2, #0
 80063fe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006402:	68f8      	ldr	r0, [r7, #12]
 8006404:	f000 f960 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00d      	beq.n	800642a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006418:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800641c:	d103      	bne.n	8006426 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006424:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e05f      	b.n	80064ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800642a:	897b      	ldrh	r3, [r7, #10]
 800642c:	b2db      	uxtb	r3, r3
 800642e:	461a      	mov	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006438:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	6a3a      	ldr	r2, [r7, #32]
 800643e:	492d      	ldr	r1, [pc, #180]	; (80064f4 <I2C_RequestMemoryWrite+0x128>)
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f998 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d001      	beq.n	8006450 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e04c      	b.n	80064ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	617b      	str	r3, [r7, #20]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006468:	6a39      	ldr	r1, [r7, #32]
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f000 fa02 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00d      	beq.n	8006492 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647a:	2b04      	cmp	r3, #4
 800647c:	d107      	bne.n	800648e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800648c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e02b      	b.n	80064ea <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006492:	88fb      	ldrh	r3, [r7, #6]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d105      	bne.n	80064a4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006498:	893b      	ldrh	r3, [r7, #8]
 800649a:	b2da      	uxtb	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	611a      	str	r2, [r3, #16]
 80064a2:	e021      	b.n	80064e8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80064a4:	893b      	ldrh	r3, [r7, #8]
 80064a6:	0a1b      	lsrs	r3, r3, #8
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	b2da      	uxtb	r2, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064b4:	6a39      	ldr	r1, [r7, #32]
 80064b6:	68f8      	ldr	r0, [r7, #12]
 80064b8:	f000 f9dc 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 80064bc:	4603      	mov	r3, r0
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d00d      	beq.n	80064de <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	2b04      	cmp	r3, #4
 80064c8:	d107      	bne.n	80064da <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e005      	b.n	80064ea <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064de:	893b      	ldrh	r3, [r7, #8]
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3718      	adds	r7, #24
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	00010002 	.word	0x00010002

080064f8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b088      	sub	sp, #32
 80064fc:	af02      	add	r7, sp, #8
 80064fe:	60f8      	str	r0, [r7, #12]
 8006500:	4608      	mov	r0, r1
 8006502:	4611      	mov	r1, r2
 8006504:	461a      	mov	r2, r3
 8006506:	4603      	mov	r3, r0
 8006508:	817b      	strh	r3, [r7, #10]
 800650a:	460b      	mov	r3, r1
 800650c:	813b      	strh	r3, [r7, #8]
 800650e:	4613      	mov	r3, r2
 8006510:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	681a      	ldr	r2, [r3, #0]
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006520:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006530:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006534:	9300      	str	r3, [sp, #0]
 8006536:	6a3b      	ldr	r3, [r7, #32]
 8006538:	2200      	movs	r2, #0
 800653a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f000 f8c2 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8006544:	4603      	mov	r3, r0
 8006546:	2b00      	cmp	r3, #0
 8006548:	d00d      	beq.n	8006566 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006558:	d103      	bne.n	8006562 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006560:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e0aa      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006566:	897b      	ldrh	r3, [r7, #10]
 8006568:	b2db      	uxtb	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006574:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006578:	6a3a      	ldr	r2, [r7, #32]
 800657a:	4952      	ldr	r1, [pc, #328]	; (80066c4 <I2C_RequestMemoryRead+0x1cc>)
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f8fa 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e097      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800658c:	2300      	movs	r3, #0
 800658e:	617b      	str	r3, [r7, #20]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	699b      	ldr	r3, [r3, #24]
 800659e:	617b      	str	r3, [r7, #20]
 80065a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a4:	6a39      	ldr	r1, [r7, #32]
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 f964 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00d      	beq.n	80065ce <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b6:	2b04      	cmp	r3, #4
 80065b8:	d107      	bne.n	80065ca <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e076      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80065ce:	88fb      	ldrh	r3, [r7, #6]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d105      	bne.n	80065e0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80065d4:	893b      	ldrh	r3, [r7, #8]
 80065d6:	b2da      	uxtb	r2, r3
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	611a      	str	r2, [r3, #16]
 80065de:	e021      	b.n	8006624 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80065e0:	893b      	ldrh	r3, [r7, #8]
 80065e2:	0a1b      	lsrs	r3, r3, #8
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80065ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065f0:	6a39      	ldr	r1, [r7, #32]
 80065f2:	68f8      	ldr	r0, [r7, #12]
 80065f4:	f000 f93e 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 80065f8:	4603      	mov	r3, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d00d      	beq.n	800661a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	2b04      	cmp	r3, #4
 8006604:	d107      	bne.n	8006616 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006614:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e050      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800661a:	893b      	ldrh	r3, [r7, #8]
 800661c:	b2da      	uxtb	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006626:	6a39      	ldr	r1, [r7, #32]
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 f923 	bl	8006874 <I2C_WaitOnTXEFlagUntilTimeout>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00d      	beq.n	8006650 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006638:	2b04      	cmp	r3, #4
 800663a:	d107      	bne.n	800664c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800664a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800664c:	2301      	movs	r3, #1
 800664e:	e035      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	681a      	ldr	r2, [r3, #0]
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800665e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006662:	9300      	str	r3, [sp, #0]
 8006664:	6a3b      	ldr	r3, [r7, #32]
 8006666:	2200      	movs	r2, #0
 8006668:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 f82b 	bl	80066c8 <I2C_WaitOnFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d00d      	beq.n	8006694 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006686:	d103      	bne.n	8006690 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800668e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e013      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006694:	897b      	ldrh	r3, [r7, #10]
 8006696:	b2db      	uxtb	r3, r3
 8006698:	f043 0301 	orr.w	r3, r3, #1
 800669c:	b2da      	uxtb	r2, r3
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	6a3a      	ldr	r2, [r7, #32]
 80066a8:	4906      	ldr	r1, [pc, #24]	; (80066c4 <I2C_RequestMemoryRead+0x1cc>)
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f000 f863 	bl	8006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d001      	beq.n	80066ba <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e000      	b.n	80066bc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	00010002 	.word	0x00010002

080066c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	603b      	str	r3, [r7, #0]
 80066d4:	4613      	mov	r3, r2
 80066d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80066d8:	e025      	b.n	8006726 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e0:	d021      	beq.n	8006726 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e2:	f7fe f83f 	bl	8004764 <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	69bb      	ldr	r3, [r7, #24]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d302      	bcc.n	80066f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d116      	bne.n	8006726 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2200      	movs	r2, #0
 80066fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	2220      	movs	r2, #32
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006712:	f043 0220 	orr.w	r2, r3, #32
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e023      	b.n	800676e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	0c1b      	lsrs	r3, r3, #16
 800672a:	b2db      	uxtb	r3, r3
 800672c:	2b01      	cmp	r3, #1
 800672e:	d10d      	bne.n	800674c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	695b      	ldr	r3, [r3, #20]
 8006736:	43da      	mvns	r2, r3
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	4013      	ands	r3, r2
 800673c:	b29b      	uxth	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	bf0c      	ite	eq
 8006742:	2301      	moveq	r3, #1
 8006744:	2300      	movne	r3, #0
 8006746:	b2db      	uxtb	r3, r3
 8006748:	461a      	mov	r2, r3
 800674a:	e00c      	b.n	8006766 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	43da      	mvns	r2, r3
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	4013      	ands	r3, r2
 8006758:	b29b      	uxth	r3, r3
 800675a:	2b00      	cmp	r3, #0
 800675c:	bf0c      	ite	eq
 800675e:	2301      	moveq	r3, #1
 8006760:	2300      	movne	r3, #0
 8006762:	b2db      	uxtb	r3, r3
 8006764:	461a      	mov	r2, r3
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	429a      	cmp	r2, r3
 800676a:	d0b6      	beq.n	80066da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b084      	sub	sp, #16
 800677a:	af00      	add	r7, sp, #0
 800677c:	60f8      	str	r0, [r7, #12]
 800677e:	60b9      	str	r1, [r7, #8]
 8006780:	607a      	str	r2, [r7, #4]
 8006782:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006784:	e051      	b.n	800682a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	695b      	ldr	r3, [r3, #20]
 800678c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006790:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006794:	d123      	bne.n	80067de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2220      	movs	r2, #32
 80067ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2200      	movs	r2, #0
 80067c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ca:	f043 0204 	orr.w	r2, r3, #4
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e046      	b.n	800686c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e4:	d021      	beq.n	800682a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e6:	f7fd ffbd 	bl	8004764 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	1ad3      	subs	r3, r2, r3
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d302      	bcc.n	80067fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d116      	bne.n	800682a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2200      	movs	r2, #0
 8006800:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2220      	movs	r2, #32
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006816:	f043 0220 	orr.w	r2, r3, #32
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006826:	2301      	movs	r3, #1
 8006828:	e020      	b.n	800686c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800682a:	68bb      	ldr	r3, [r7, #8]
 800682c:	0c1b      	lsrs	r3, r3, #16
 800682e:	b2db      	uxtb	r3, r3
 8006830:	2b01      	cmp	r3, #1
 8006832:	d10c      	bne.n	800684e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695b      	ldr	r3, [r3, #20]
 800683a:	43da      	mvns	r2, r3
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	4013      	ands	r3, r2
 8006840:	b29b      	uxth	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	bf14      	ite	ne
 8006846:	2301      	movne	r3, #1
 8006848:	2300      	moveq	r3, #0
 800684a:	b2db      	uxtb	r3, r3
 800684c:	e00b      	b.n	8006866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	699b      	ldr	r3, [r3, #24]
 8006854:	43da      	mvns	r2, r3
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	4013      	ands	r3, r2
 800685a:	b29b      	uxth	r3, r3
 800685c:	2b00      	cmp	r3, #0
 800685e:	bf14      	ite	ne
 8006860:	2301      	movne	r3, #1
 8006862:	2300      	moveq	r3, #0
 8006864:	b2db      	uxtb	r3, r3
 8006866:	2b00      	cmp	r3, #0
 8006868:	d18d      	bne.n	8006786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3710      	adds	r7, #16
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	b084      	sub	sp, #16
 8006878:	af00      	add	r7, sp, #0
 800687a:	60f8      	str	r0, [r7, #12]
 800687c:	60b9      	str	r1, [r7, #8]
 800687e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006880:	e02d      	b.n	80068de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006882:	68f8      	ldr	r0, [r7, #12]
 8006884:	f000 f8ce 	bl	8006a24 <I2C_IsAcknowledgeFailed>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d001      	beq.n	8006892 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e02d      	b.n	80068ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006898:	d021      	beq.n	80068de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800689a:	f7fd ff63 	bl	8004764 <HAL_GetTick>
 800689e:	4602      	mov	r2, r0
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	1ad3      	subs	r3, r2, r3
 80068a4:	68ba      	ldr	r2, [r7, #8]
 80068a6:	429a      	cmp	r2, r3
 80068a8:	d302      	bcc.n	80068b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d116      	bne.n	80068de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ca:	f043 0220 	orr.w	r2, r3, #32
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e007      	b.n	80068ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	695b      	ldr	r3, [r3, #20]
 80068e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068e8:	2b80      	cmp	r3, #128	; 0x80
 80068ea:	d1ca      	bne.n	8006882 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f6:	b580      	push	{r7, lr}
 80068f8:	b084      	sub	sp, #16
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	60f8      	str	r0, [r7, #12]
 80068fe:	60b9      	str	r1, [r7, #8]
 8006900:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006902:	e02d      	b.n	8006960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f000 f88d 	bl	8006a24 <I2C_IsAcknowledgeFailed>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d001      	beq.n	8006914 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e02d      	b.n	8006970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691a:	d021      	beq.n	8006960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800691c:	f7fd ff22 	bl	8004764 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	429a      	cmp	r2, r3
 800692a:	d302      	bcc.n	8006932 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d116      	bne.n	8006960 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2200      	movs	r2, #0
 8006936:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2220      	movs	r2, #32
 800693c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694c:	f043 0220 	orr.w	r2, r3, #32
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e007      	b.n	8006970 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	695b      	ldr	r3, [r3, #20]
 8006966:	f003 0304 	and.w	r3, r3, #4
 800696a:	2b04      	cmp	r3, #4
 800696c:	d1ca      	bne.n	8006904 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800696e:	2300      	movs	r3, #0
}
 8006970:	4618      	mov	r0, r3
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006984:	e042      	b.n	8006a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	695b      	ldr	r3, [r3, #20]
 800698c:	f003 0310 	and.w	r3, r3, #16
 8006990:	2b10      	cmp	r3, #16
 8006992:	d119      	bne.n	80069c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f06f 0210 	mvn.w	r2, #16
 800699c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2200      	movs	r2, #0
 80069a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2220      	movs	r2, #32
 80069a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80069c4:	2301      	movs	r3, #1
 80069c6:	e029      	b.n	8006a1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069c8:	f7fd fecc 	bl	8004764 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d302      	bcc.n	80069de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d116      	bne.n	8006a0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2200      	movs	r2, #0
 80069e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2220      	movs	r2, #32
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f8:	f043 0220 	orr.w	r2, r3, #32
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e007      	b.n	8006a1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a16:	2b40      	cmp	r3, #64	; 0x40
 8006a18:	d1b5      	bne.n	8006986 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006a3a:	d11b      	bne.n	8006a74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006a44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a60:	f043 0204 	orr.w	r2, r3, #4
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e000      	b.n	8006a76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bc80      	pop	{r7}
 8006a7e:	4770      	bx	lr

08006a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e26c      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 8087 	beq.w	8006bae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006aa0:	4b92      	ldr	r3, [pc, #584]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	f003 030c 	and.w	r3, r3, #12
 8006aa8:	2b04      	cmp	r3, #4
 8006aaa:	d00c      	beq.n	8006ac6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006aac:	4b8f      	ldr	r3, [pc, #572]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f003 030c 	and.w	r3, r3, #12
 8006ab4:	2b08      	cmp	r3, #8
 8006ab6:	d112      	bne.n	8006ade <HAL_RCC_OscConfig+0x5e>
 8006ab8:	4b8c      	ldr	r3, [pc, #560]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ac4:	d10b      	bne.n	8006ade <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ac6:	4b89      	ldr	r3, [pc, #548]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d06c      	beq.n	8006bac <HAL_RCC_OscConfig+0x12c>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d168      	bne.n	8006bac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e246      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ae6:	d106      	bne.n	8006af6 <HAL_RCC_OscConfig+0x76>
 8006ae8:	4b80      	ldr	r3, [pc, #512]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a7f      	ldr	r2, [pc, #508]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006af2:	6013      	str	r3, [r2, #0]
 8006af4:	e02e      	b.n	8006b54 <HAL_RCC_OscConfig+0xd4>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d10c      	bne.n	8006b18 <HAL_RCC_OscConfig+0x98>
 8006afe:	4b7b      	ldr	r3, [pc, #492]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a7a      	ldr	r2, [pc, #488]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	4b78      	ldr	r3, [pc, #480]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a77      	ldr	r2, [pc, #476]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b14:	6013      	str	r3, [r2, #0]
 8006b16:	e01d      	b.n	8006b54 <HAL_RCC_OscConfig+0xd4>
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b20:	d10c      	bne.n	8006b3c <HAL_RCC_OscConfig+0xbc>
 8006b22:	4b72      	ldr	r3, [pc, #456]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a71      	ldr	r2, [pc, #452]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b2c:	6013      	str	r3, [r2, #0]
 8006b2e:	4b6f      	ldr	r3, [pc, #444]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a6e      	ldr	r2, [pc, #440]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	e00b      	b.n	8006b54 <HAL_RCC_OscConfig+0xd4>
 8006b3c:	4b6b      	ldr	r3, [pc, #428]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a6a      	ldr	r2, [pc, #424]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b46:	6013      	str	r3, [r2, #0]
 8006b48:	4b68      	ldr	r3, [pc, #416]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a67      	ldr	r2, [pc, #412]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b52:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d013      	beq.n	8006b84 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b5c:	f7fd fe02 	bl	8004764 <HAL_GetTick>
 8006b60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b62:	e008      	b.n	8006b76 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b64:	f7fd fdfe 	bl	8004764 <HAL_GetTick>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	1ad3      	subs	r3, r2, r3
 8006b6e:	2b64      	cmp	r3, #100	; 0x64
 8006b70:	d901      	bls.n	8006b76 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006b72:	2303      	movs	r3, #3
 8006b74:	e1fa      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b76:	4b5d      	ldr	r3, [pc, #372]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d0f0      	beq.n	8006b64 <HAL_RCC_OscConfig+0xe4>
 8006b82:	e014      	b.n	8006bae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b84:	f7fd fdee 	bl	8004764 <HAL_GetTick>
 8006b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b8a:	e008      	b.n	8006b9e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006b8c:	f7fd fdea 	bl	8004764 <HAL_GetTick>
 8006b90:	4602      	mov	r2, r0
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	1ad3      	subs	r3, r2, r3
 8006b96:	2b64      	cmp	r3, #100	; 0x64
 8006b98:	d901      	bls.n	8006b9e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e1e6      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006b9e:	4b53      	ldr	r3, [pc, #332]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d1f0      	bne.n	8006b8c <HAL_RCC_OscConfig+0x10c>
 8006baa:	e000      	b.n	8006bae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d063      	beq.n	8006c82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006bba:	4b4c      	ldr	r3, [pc, #304]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f003 030c 	and.w	r3, r3, #12
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d00b      	beq.n	8006bde <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006bc6:	4b49      	ldr	r3, [pc, #292]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f003 030c 	and.w	r3, r3, #12
 8006bce:	2b08      	cmp	r3, #8
 8006bd0:	d11c      	bne.n	8006c0c <HAL_RCC_OscConfig+0x18c>
 8006bd2:	4b46      	ldr	r3, [pc, #280]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d116      	bne.n	8006c0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006bde:	4b43      	ldr	r3, [pc, #268]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d005      	beq.n	8006bf6 <HAL_RCC_OscConfig+0x176>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d001      	beq.n	8006bf6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e1ba      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bf6:	4b3d      	ldr	r3, [pc, #244]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	00db      	lsls	r3, r3, #3
 8006c04:	4939      	ldr	r1, [pc, #228]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c0a:	e03a      	b.n	8006c82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d020      	beq.n	8006c56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c14:	4b36      	ldr	r3, [pc, #216]	; (8006cf0 <HAL_RCC_OscConfig+0x270>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c1a:	f7fd fda3 	bl	8004764 <HAL_GetTick>
 8006c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c20:	e008      	b.n	8006c34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c22:	f7fd fd9f 	bl	8004764 <HAL_GetTick>
 8006c26:	4602      	mov	r2, r0
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	1ad3      	subs	r3, r2, r3
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e19b      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c34:	4b2d      	ldr	r3, [pc, #180]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d0f0      	beq.n	8006c22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c40:	4b2a      	ldr	r3, [pc, #168]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	00db      	lsls	r3, r3, #3
 8006c4e:	4927      	ldr	r1, [pc, #156]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006c50:	4313      	orrs	r3, r2
 8006c52:	600b      	str	r3, [r1, #0]
 8006c54:	e015      	b.n	8006c82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c56:	4b26      	ldr	r3, [pc, #152]	; (8006cf0 <HAL_RCC_OscConfig+0x270>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c5c:	f7fd fd82 	bl	8004764 <HAL_GetTick>
 8006c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c62:	e008      	b.n	8006c76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c64:	f7fd fd7e 	bl	8004764 <HAL_GetTick>
 8006c68:	4602      	mov	r2, r0
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	1ad3      	subs	r3, r2, r3
 8006c6e:	2b02      	cmp	r3, #2
 8006c70:	d901      	bls.n	8006c76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e17a      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006c76:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d1f0      	bne.n	8006c64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0308 	and.w	r3, r3, #8
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d03a      	beq.n	8006d04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	699b      	ldr	r3, [r3, #24]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d019      	beq.n	8006cca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c96:	4b17      	ldr	r3, [pc, #92]	; (8006cf4 <HAL_RCC_OscConfig+0x274>)
 8006c98:	2201      	movs	r2, #1
 8006c9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c9c:	f7fd fd62 	bl	8004764 <HAL_GetTick>
 8006ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ca2:	e008      	b.n	8006cb6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ca4:	f7fd fd5e 	bl	8004764 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	2b02      	cmp	r3, #2
 8006cb0:	d901      	bls.n	8006cb6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006cb2:	2303      	movs	r3, #3
 8006cb4:	e15a      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cb6:	4b0d      	ldr	r3, [pc, #52]	; (8006cec <HAL_RCC_OscConfig+0x26c>)
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d0f0      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006cc2:	2001      	movs	r0, #1
 8006cc4:	f000 fad8 	bl	8007278 <RCC_Delay>
 8006cc8:	e01c      	b.n	8006d04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006cca:	4b0a      	ldr	r3, [pc, #40]	; (8006cf4 <HAL_RCC_OscConfig+0x274>)
 8006ccc:	2200      	movs	r2, #0
 8006cce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cd0:	f7fd fd48 	bl	8004764 <HAL_GetTick>
 8006cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cd6:	e00f      	b.n	8006cf8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006cd8:	f7fd fd44 	bl	8004764 <HAL_GetTick>
 8006cdc:	4602      	mov	r2, r0
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	2b02      	cmp	r3, #2
 8006ce4:	d908      	bls.n	8006cf8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006ce6:	2303      	movs	r3, #3
 8006ce8:	e140      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
 8006cea:	bf00      	nop
 8006cec:	40021000 	.word	0x40021000
 8006cf0:	42420000 	.word	0x42420000
 8006cf4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006cf8:	4b9e      	ldr	r3, [pc, #632]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfc:	f003 0302 	and.w	r3, r3, #2
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e9      	bne.n	8006cd8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0304 	and.w	r3, r3, #4
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f000 80a6 	beq.w	8006e5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d12:	2300      	movs	r3, #0
 8006d14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d16:	4b97      	ldr	r3, [pc, #604]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d10d      	bne.n	8006d3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d22:	4b94      	ldr	r3, [pc, #592]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d24:	69db      	ldr	r3, [r3, #28]
 8006d26:	4a93      	ldr	r2, [pc, #588]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d2c:	61d3      	str	r3, [r2, #28]
 8006d2e:	4b91      	ldr	r3, [pc, #580]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d30:	69db      	ldr	r3, [r3, #28]
 8006d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d36:	60bb      	str	r3, [r7, #8]
 8006d38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d3e:	4b8e      	ldr	r3, [pc, #568]	; (8006f78 <HAL_RCC_OscConfig+0x4f8>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d118      	bne.n	8006d7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d4a:	4b8b      	ldr	r3, [pc, #556]	; (8006f78 <HAL_RCC_OscConfig+0x4f8>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a8a      	ldr	r2, [pc, #552]	; (8006f78 <HAL_RCC_OscConfig+0x4f8>)
 8006d50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d56:	f7fd fd05 	bl	8004764 <HAL_GetTick>
 8006d5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d5c:	e008      	b.n	8006d70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d5e:	f7fd fd01 	bl	8004764 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	2b64      	cmp	r3, #100	; 0x64
 8006d6a:	d901      	bls.n	8006d70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	e0fd      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d70:	4b81      	ldr	r3, [pc, #516]	; (8006f78 <HAL_RCC_OscConfig+0x4f8>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0f0      	beq.n	8006d5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d106      	bne.n	8006d92 <HAL_RCC_OscConfig+0x312>
 8006d84:	4b7b      	ldr	r3, [pc, #492]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d86:	6a1b      	ldr	r3, [r3, #32]
 8006d88:	4a7a      	ldr	r2, [pc, #488]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d8a:	f043 0301 	orr.w	r3, r3, #1
 8006d8e:	6213      	str	r3, [r2, #32]
 8006d90:	e02d      	b.n	8006dee <HAL_RCC_OscConfig+0x36e>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	68db      	ldr	r3, [r3, #12]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d10c      	bne.n	8006db4 <HAL_RCC_OscConfig+0x334>
 8006d9a:	4b76      	ldr	r3, [pc, #472]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	4a75      	ldr	r2, [pc, #468]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006da0:	f023 0301 	bic.w	r3, r3, #1
 8006da4:	6213      	str	r3, [r2, #32]
 8006da6:	4b73      	ldr	r3, [pc, #460]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006da8:	6a1b      	ldr	r3, [r3, #32]
 8006daa:	4a72      	ldr	r2, [pc, #456]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dac:	f023 0304 	bic.w	r3, r3, #4
 8006db0:	6213      	str	r3, [r2, #32]
 8006db2:	e01c      	b.n	8006dee <HAL_RCC_OscConfig+0x36e>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	68db      	ldr	r3, [r3, #12]
 8006db8:	2b05      	cmp	r3, #5
 8006dba:	d10c      	bne.n	8006dd6 <HAL_RCC_OscConfig+0x356>
 8006dbc:	4b6d      	ldr	r3, [pc, #436]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dbe:	6a1b      	ldr	r3, [r3, #32]
 8006dc0:	4a6c      	ldr	r2, [pc, #432]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dc2:	f043 0304 	orr.w	r3, r3, #4
 8006dc6:	6213      	str	r3, [r2, #32]
 8006dc8:	4b6a      	ldr	r3, [pc, #424]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	4a69      	ldr	r2, [pc, #420]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dce:	f043 0301 	orr.w	r3, r3, #1
 8006dd2:	6213      	str	r3, [r2, #32]
 8006dd4:	e00b      	b.n	8006dee <HAL_RCC_OscConfig+0x36e>
 8006dd6:	4b67      	ldr	r3, [pc, #412]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006dd8:	6a1b      	ldr	r3, [r3, #32]
 8006dda:	4a66      	ldr	r2, [pc, #408]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006ddc:	f023 0301 	bic.w	r3, r3, #1
 8006de0:	6213      	str	r3, [r2, #32]
 8006de2:	4b64      	ldr	r3, [pc, #400]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	4a63      	ldr	r2, [pc, #396]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006de8:	f023 0304 	bic.w	r3, r3, #4
 8006dec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d015      	beq.n	8006e22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006df6:	f7fd fcb5 	bl	8004764 <HAL_GetTick>
 8006dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006dfc:	e00a      	b.n	8006e14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dfe:	f7fd fcb1 	bl	8004764 <HAL_GetTick>
 8006e02:	4602      	mov	r2, r0
 8006e04:	693b      	ldr	r3, [r7, #16]
 8006e06:	1ad3      	subs	r3, r2, r3
 8006e08:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d901      	bls.n	8006e14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006e10:	2303      	movs	r3, #3
 8006e12:	e0ab      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e14:	4b57      	ldr	r3, [pc, #348]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	f003 0302 	and.w	r3, r3, #2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d0ee      	beq.n	8006dfe <HAL_RCC_OscConfig+0x37e>
 8006e20:	e014      	b.n	8006e4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e22:	f7fd fc9f 	bl	8004764 <HAL_GetTick>
 8006e26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e28:	e00a      	b.n	8006e40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e2a:	f7fd fc9b 	bl	8004764 <HAL_GetTick>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	1ad3      	subs	r3, r2, r3
 8006e34:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d901      	bls.n	8006e40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e095      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e40:	4b4c      	ldr	r3, [pc, #304]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e42:	6a1b      	ldr	r3, [r3, #32]
 8006e44:	f003 0302 	and.w	r3, r3, #2
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1ee      	bne.n	8006e2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006e4c:	7dfb      	ldrb	r3, [r7, #23]
 8006e4e:	2b01      	cmp	r3, #1
 8006e50:	d105      	bne.n	8006e5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e52:	4b48      	ldr	r3, [pc, #288]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	4a47      	ldr	r2, [pc, #284]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	69db      	ldr	r3, [r3, #28]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 8081 	beq.w	8006f6a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e68:	4b42      	ldr	r3, [pc, #264]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f003 030c 	and.w	r3, r3, #12
 8006e70:	2b08      	cmp	r3, #8
 8006e72:	d061      	beq.n	8006f38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	69db      	ldr	r3, [r3, #28]
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d146      	bne.n	8006f0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e7c:	4b3f      	ldr	r3, [pc, #252]	; (8006f7c <HAL_RCC_OscConfig+0x4fc>)
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e82:	f7fd fc6f 	bl	8004764 <HAL_GetTick>
 8006e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e88:	e008      	b.n	8006e9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e8a:	f7fd fc6b 	bl	8004764 <HAL_GetTick>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	693b      	ldr	r3, [r7, #16]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d901      	bls.n	8006e9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	e067      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e9c:	4b35      	ldr	r3, [pc, #212]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1f0      	bne.n	8006e8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eb0:	d108      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006eb2:	4b30      	ldr	r3, [pc, #192]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	492d      	ldr	r1, [pc, #180]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006ec0:	4313      	orrs	r3, r2
 8006ec2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ec4:	4b2b      	ldr	r3, [pc, #172]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a19      	ldr	r1, [r3, #32]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	430b      	orrs	r3, r1
 8006ed6:	4927      	ldr	r1, [pc, #156]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006edc:	4b27      	ldr	r3, [pc, #156]	; (8006f7c <HAL_RCC_OscConfig+0x4fc>)
 8006ede:	2201      	movs	r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ee2:	f7fd fc3f 	bl	8004764 <HAL_GetTick>
 8006ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006ee8:	e008      	b.n	8006efc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006eea:	f7fd fc3b 	bl	8004764 <HAL_GetTick>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	1ad3      	subs	r3, r2, r3
 8006ef4:	2b02      	cmp	r3, #2
 8006ef6:	d901      	bls.n	8006efc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006ef8:	2303      	movs	r3, #3
 8006efa:	e037      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006efc:	4b1d      	ldr	r3, [pc, #116]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d0f0      	beq.n	8006eea <HAL_RCC_OscConfig+0x46a>
 8006f08:	e02f      	b.n	8006f6a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f0a:	4b1c      	ldr	r3, [pc, #112]	; (8006f7c <HAL_RCC_OscConfig+0x4fc>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f10:	f7fd fc28 	bl	8004764 <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f16:	e008      	b.n	8006f2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f18:	f7fd fc24 	bl	8004764 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d901      	bls.n	8006f2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e020      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f2a:	4b12      	ldr	r3, [pc, #72]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d1f0      	bne.n	8006f18 <HAL_RCC_OscConfig+0x498>
 8006f36:	e018      	b.n	8006f6a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	69db      	ldr	r3, [r3, #28]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d101      	bne.n	8006f44 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e013      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006f44:	4b0b      	ldr	r3, [pc, #44]	; (8006f74 <HAL_RCC_OscConfig+0x4f4>)
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d106      	bne.n	8006f66 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d001      	beq.n	8006f6a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	e000      	b.n	8006f6c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006f6a:	2300      	movs	r3, #0
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3718      	adds	r7, #24
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}
 8006f74:	40021000 	.word	0x40021000
 8006f78:	40007000 	.word	0x40007000
 8006f7c:	42420060 	.word	0x42420060

08006f80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b084      	sub	sp, #16
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e0d0      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006f94:	4b6a      	ldr	r3, [pc, #424]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 0307 	and.w	r3, r3, #7
 8006f9c:	683a      	ldr	r2, [r7, #0]
 8006f9e:	429a      	cmp	r2, r3
 8006fa0:	d910      	bls.n	8006fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fa2:	4b67      	ldr	r3, [pc, #412]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f023 0207 	bic.w	r2, r3, #7
 8006faa:	4965      	ldr	r1, [pc, #404]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fb2:	4b63      	ldr	r3, [pc, #396]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f003 0307 	and.w	r3, r3, #7
 8006fba:	683a      	ldr	r2, [r7, #0]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d001      	beq.n	8006fc4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e0b8      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f003 0302 	and.w	r3, r3, #2
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d020      	beq.n	8007012 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f003 0304 	and.w	r3, r3, #4
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d005      	beq.n	8006fe8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006fdc:	4b59      	ldr	r3, [pc, #356]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	4a58      	ldr	r2, [pc, #352]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8006fe2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006fe6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f003 0308 	and.w	r3, r3, #8
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d005      	beq.n	8007000 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ff4:	4b53      	ldr	r3, [pc, #332]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	4a52      	ldr	r2, [pc, #328]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8006ffa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006ffe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007000:	4b50      	ldr	r3, [pc, #320]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	494d      	ldr	r1, [pc, #308]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 800700e:	4313      	orrs	r3, r2
 8007010:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d040      	beq.n	80070a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2b01      	cmp	r3, #1
 8007024:	d107      	bne.n	8007036 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007026:	4b47      	ldr	r3, [pc, #284]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d115      	bne.n	800705e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e07f      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	2b02      	cmp	r3, #2
 800703c:	d107      	bne.n	800704e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800703e:	4b41      	ldr	r3, [pc, #260]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007046:	2b00      	cmp	r3, #0
 8007048:	d109      	bne.n	800705e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e073      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800704e:	4b3d      	ldr	r3, [pc, #244]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d101      	bne.n	800705e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e06b      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800705e:	4b39      	ldr	r3, [pc, #228]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f023 0203 	bic.w	r2, r3, #3
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	4936      	ldr	r1, [pc, #216]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 800706c:	4313      	orrs	r3, r2
 800706e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007070:	f7fd fb78 	bl	8004764 <HAL_GetTick>
 8007074:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007076:	e00a      	b.n	800708e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007078:	f7fd fb74 	bl	8004764 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	f241 3288 	movw	r2, #5000	; 0x1388
 8007086:	4293      	cmp	r3, r2
 8007088:	d901      	bls.n	800708e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e053      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800708e:	4b2d      	ldr	r3, [pc, #180]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f003 020c 	and.w	r2, r3, #12
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	429a      	cmp	r2, r3
 800709e:	d1eb      	bne.n	8007078 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80070a0:	4b27      	ldr	r3, [pc, #156]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0307 	and.w	r3, r3, #7
 80070a8:	683a      	ldr	r2, [r7, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d210      	bcs.n	80070d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070ae:	4b24      	ldr	r3, [pc, #144]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f023 0207 	bic.w	r2, r3, #7
 80070b6:	4922      	ldr	r1, [pc, #136]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	4313      	orrs	r3, r2
 80070bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80070be:	4b20      	ldr	r3, [pc, #128]	; (8007140 <HAL_RCC_ClockConfig+0x1c0>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0307 	and.w	r3, r3, #7
 80070c6:	683a      	ldr	r2, [r7, #0]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d001      	beq.n	80070d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e032      	b.n	8007136 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f003 0304 	and.w	r3, r3, #4
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d008      	beq.n	80070ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070dc:	4b19      	ldr	r3, [pc, #100]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	4916      	ldr	r1, [pc, #88]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0308 	and.w	r3, r3, #8
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d009      	beq.n	800710e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80070fa:	4b12      	ldr	r3, [pc, #72]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	00db      	lsls	r3, r3, #3
 8007108:	490e      	ldr	r1, [pc, #56]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 800710a:	4313      	orrs	r3, r2
 800710c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800710e:	f000 f821 	bl	8007154 <HAL_RCC_GetSysClockFreq>
 8007112:	4602      	mov	r2, r0
 8007114:	4b0b      	ldr	r3, [pc, #44]	; (8007144 <HAL_RCC_ClockConfig+0x1c4>)
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	091b      	lsrs	r3, r3, #4
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	490a      	ldr	r1, [pc, #40]	; (8007148 <HAL_RCC_ClockConfig+0x1c8>)
 8007120:	5ccb      	ldrb	r3, [r1, r3]
 8007122:	fa22 f303 	lsr.w	r3, r2, r3
 8007126:	4a09      	ldr	r2, [pc, #36]	; (800714c <HAL_RCC_ClockConfig+0x1cc>)
 8007128:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800712a:	4b09      	ldr	r3, [pc, #36]	; (8007150 <HAL_RCC_ClockConfig+0x1d0>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4618      	mov	r0, r3
 8007130:	f7fd fad6 	bl	80046e0 <HAL_InitTick>

  return HAL_OK;
 8007134:	2300      	movs	r3, #0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3710      	adds	r7, #16
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	40022000 	.word	0x40022000
 8007144:	40021000 	.word	0x40021000
 8007148:	0800f8e0 	.word	0x0800f8e0
 800714c:	20000004 	.word	0x20000004
 8007150:	20000008 	.word	0x20000008

08007154 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007154:	b490      	push	{r4, r7}
 8007156:	b08a      	sub	sp, #40	; 0x28
 8007158:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800715a:	4b2a      	ldr	r3, [pc, #168]	; (8007204 <HAL_RCC_GetSysClockFreq+0xb0>)
 800715c:	1d3c      	adds	r4, r7, #4
 800715e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007160:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8007164:	f240 2301 	movw	r3, #513	; 0x201
 8007168:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800716a:	2300      	movs	r3, #0
 800716c:	61fb      	str	r3, [r7, #28]
 800716e:	2300      	movs	r3, #0
 8007170:	61bb      	str	r3, [r7, #24]
 8007172:	2300      	movs	r3, #0
 8007174:	627b      	str	r3, [r7, #36]	; 0x24
 8007176:	2300      	movs	r3, #0
 8007178:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800717e:	4b22      	ldr	r3, [pc, #136]	; (8007208 <HAL_RCC_GetSysClockFreq+0xb4>)
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	f003 030c 	and.w	r3, r3, #12
 800718a:	2b04      	cmp	r3, #4
 800718c:	d002      	beq.n	8007194 <HAL_RCC_GetSysClockFreq+0x40>
 800718e:	2b08      	cmp	r3, #8
 8007190:	d003      	beq.n	800719a <HAL_RCC_GetSysClockFreq+0x46>
 8007192:	e02d      	b.n	80071f0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007194:	4b1d      	ldr	r3, [pc, #116]	; (800720c <HAL_RCC_GetSysClockFreq+0xb8>)
 8007196:	623b      	str	r3, [r7, #32]
      break;
 8007198:	e02d      	b.n	80071f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	0c9b      	lsrs	r3, r3, #18
 800719e:	f003 030f 	and.w	r3, r3, #15
 80071a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80071a6:	4413      	add	r3, r2
 80071a8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80071ac:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d013      	beq.n	80071e0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80071b8:	4b13      	ldr	r3, [pc, #76]	; (8007208 <HAL_RCC_GetSysClockFreq+0xb4>)
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	0c5b      	lsrs	r3, r3, #17
 80071be:	f003 0301 	and.w	r3, r3, #1
 80071c2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80071c6:	4413      	add	r3, r2
 80071c8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80071cc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	4a0e      	ldr	r2, [pc, #56]	; (800720c <HAL_RCC_GetSysClockFreq+0xb8>)
 80071d2:	fb02 f203 	mul.w	r2, r2, r3
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071dc:	627b      	str	r3, [r7, #36]	; 0x24
 80071de:	e004      	b.n	80071ea <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80071e0:	697b      	ldr	r3, [r7, #20]
 80071e2:	4a0b      	ldr	r2, [pc, #44]	; (8007210 <HAL_RCC_GetSysClockFreq+0xbc>)
 80071e4:	fb02 f303 	mul.w	r3, r2, r3
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	623b      	str	r3, [r7, #32]
      break;
 80071ee:	e002      	b.n	80071f6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80071f0:	4b06      	ldr	r3, [pc, #24]	; (800720c <HAL_RCC_GetSysClockFreq+0xb8>)
 80071f2:	623b      	str	r3, [r7, #32]
      break;
 80071f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80071f6:	6a3b      	ldr	r3, [r7, #32]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	3728      	adds	r7, #40	; 0x28
 80071fc:	46bd      	mov	sp, r7
 80071fe:	bc90      	pop	{r4, r7}
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	0800f89c 	.word	0x0800f89c
 8007208:	40021000 	.word	0x40021000
 800720c:	007a1200 	.word	0x007a1200
 8007210:	003d0900 	.word	0x003d0900

08007214 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007214:	b480      	push	{r7}
 8007216:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007218:	4b02      	ldr	r3, [pc, #8]	; (8007224 <HAL_RCC_GetHCLKFreq+0x10>)
 800721a:	681b      	ldr	r3, [r3, #0]
}
 800721c:	4618      	mov	r0, r3
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr
 8007224:	20000004 	.word	0x20000004

08007228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800722c:	f7ff fff2 	bl	8007214 <HAL_RCC_GetHCLKFreq>
 8007230:	4602      	mov	r2, r0
 8007232:	4b05      	ldr	r3, [pc, #20]	; (8007248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	0a1b      	lsrs	r3, r3, #8
 8007238:	f003 0307 	and.w	r3, r3, #7
 800723c:	4903      	ldr	r1, [pc, #12]	; (800724c <HAL_RCC_GetPCLK1Freq+0x24>)
 800723e:	5ccb      	ldrb	r3, [r1, r3]
 8007240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007244:	4618      	mov	r0, r3
 8007246:	bd80      	pop	{r7, pc}
 8007248:	40021000 	.word	0x40021000
 800724c:	0800f8f0 	.word	0x0800f8f0

08007250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007254:	f7ff ffde 	bl	8007214 <HAL_RCC_GetHCLKFreq>
 8007258:	4602      	mov	r2, r0
 800725a:	4b05      	ldr	r3, [pc, #20]	; (8007270 <HAL_RCC_GetPCLK2Freq+0x20>)
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	0adb      	lsrs	r3, r3, #11
 8007260:	f003 0307 	and.w	r3, r3, #7
 8007264:	4903      	ldr	r1, [pc, #12]	; (8007274 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007266:	5ccb      	ldrb	r3, [r1, r3]
 8007268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800726c:	4618      	mov	r0, r3
 800726e:	bd80      	pop	{r7, pc}
 8007270:	40021000 	.word	0x40021000
 8007274:	0800f8f0 	.word	0x0800f8f0

08007278 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007278:	b480      	push	{r7}
 800727a:	b085      	sub	sp, #20
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007280:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <RCC_Delay+0x34>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a0a      	ldr	r2, [pc, #40]	; (80072b0 <RCC_Delay+0x38>)
 8007286:	fba2 2303 	umull	r2, r3, r2, r3
 800728a:	0a5b      	lsrs	r3, r3, #9
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	fb02 f303 	mul.w	r3, r2, r3
 8007292:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007294:	bf00      	nop
  }
  while (Delay --);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	1e5a      	subs	r2, r3, #1
 800729a:	60fa      	str	r2, [r7, #12]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d1f9      	bne.n	8007294 <RCC_Delay+0x1c>
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	3714      	adds	r7, #20
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bc80      	pop	{r7}
 80072aa:	4770      	bx	lr
 80072ac:	20000004 	.word	0x20000004
 80072b0:	10624dd3 	.word	0x10624dd3

080072b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d101      	bne.n	80072c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e041      	b.n	800734a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d106      	bne.n	80072e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	f7fc ffae 	bl	800423c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681a      	ldr	r2, [r3, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	3304      	adds	r3, #4
 80072f0:	4619      	mov	r1, r3
 80072f2:	4610      	mov	r0, r2
 80072f4:	f000 fe98 	bl	8008028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007348:	2300      	movs	r3, #0
}
 800734a:	4618      	mov	r0, r3
 800734c:	3708      	adds	r7, #8
 800734e:	46bd      	mov	sp, r7
 8007350:	bd80      	pop	{r7, pc}
	...

08007354 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b01      	cmp	r3, #1
 8007366:	d001      	beq.n	800736c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e032      	b.n	80073d2 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a18      	ldr	r2, [pc, #96]	; (80073dc <HAL_TIM_Base_Start+0x88>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00e      	beq.n	800739c <HAL_TIM_Base_Start+0x48>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007386:	d009      	beq.n	800739c <HAL_TIM_Base_Start+0x48>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a14      	ldr	r2, [pc, #80]	; (80073e0 <HAL_TIM_Base_Start+0x8c>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d004      	beq.n	800739c <HAL_TIM_Base_Start+0x48>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a13      	ldr	r2, [pc, #76]	; (80073e4 <HAL_TIM_Base_Start+0x90>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d111      	bne.n	80073c0 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	f003 0307 	and.w	r3, r3, #7
 80073a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2b06      	cmp	r3, #6
 80073ac:	d010      	beq.n	80073d0 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f042 0201 	orr.w	r2, r2, #1
 80073bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073be:	e007      	b.n	80073d0 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	681a      	ldr	r2, [r3, #0]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f042 0201 	orr.w	r2, r2, #1
 80073ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073d0:	2300      	movs	r3, #0
}
 80073d2:	4618      	mov	r0, r3
 80073d4:	3714      	adds	r7, #20
 80073d6:	46bd      	mov	sp, r7
 80073d8:	bc80      	pop	{r7}
 80073da:	4770      	bx	lr
 80073dc:	40012c00 	.word	0x40012c00
 80073e0:	40000400 	.word	0x40000400
 80073e4:	40000800 	.word	0x40000800

080073e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b01      	cmp	r3, #1
 80073fa:	d001      	beq.n	8007400 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	e03a      	b.n	8007476 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2202      	movs	r2, #2
 8007404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68da      	ldr	r2, [r3, #12]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a18      	ldr	r2, [pc, #96]	; (8007480 <HAL_TIM_Base_Start_IT+0x98>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d00e      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x58>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800742a:	d009      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x58>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a14      	ldr	r2, [pc, #80]	; (8007484 <HAL_TIM_Base_Start_IT+0x9c>)
 8007432:	4293      	cmp	r3, r2
 8007434:	d004      	beq.n	8007440 <HAL_TIM_Base_Start_IT+0x58>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4a13      	ldr	r2, [pc, #76]	; (8007488 <HAL_TIM_Base_Start_IT+0xa0>)
 800743c:	4293      	cmp	r3, r2
 800743e:	d111      	bne.n	8007464 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f003 0307 	and.w	r3, r3, #7
 800744a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b06      	cmp	r3, #6
 8007450:	d010      	beq.n	8007474 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f042 0201 	orr.w	r2, r2, #1
 8007460:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007462:	e007      	b.n	8007474 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0201 	orr.w	r2, r2, #1
 8007472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	4618      	mov	r0, r3
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	bc80      	pop	{r7}
 800747e:	4770      	bx	lr
 8007480:	40012c00 	.word	0x40012c00
 8007484:	40000400 	.word	0x40000400
 8007488:	40000800 	.word	0x40000800

0800748c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d101      	bne.n	800749e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e041      	b.n	8007522 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d106      	bne.n	80074b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f7fc fea4 	bl	8004200 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2202      	movs	r2, #2
 80074bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	3304      	adds	r3, #4
 80074c8:	4619      	mov	r1, r3
 80074ca:	4610      	mov	r0, r2
 80074cc:	f000 fdac 	bl	8008028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2201      	movs	r2, #1
 80074dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2201      	movs	r2, #1
 80074fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2201      	movs	r2, #1
 8007504:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2201      	movs	r2, #1
 800750c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3708      	adds	r7, #8
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}
	...

0800752c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d109      	bne.n	8007550 <HAL_TIM_PWM_Start+0x24>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b01      	cmp	r3, #1
 8007546:	bf14      	ite	ne
 8007548:	2301      	movne	r3, #1
 800754a:	2300      	moveq	r3, #0
 800754c:	b2db      	uxtb	r3, r3
 800754e:	e022      	b.n	8007596 <HAL_TIM_PWM_Start+0x6a>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	2b04      	cmp	r3, #4
 8007554:	d109      	bne.n	800756a <HAL_TIM_PWM_Start+0x3e>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800755c:	b2db      	uxtb	r3, r3
 800755e:	2b01      	cmp	r3, #1
 8007560:	bf14      	ite	ne
 8007562:	2301      	movne	r3, #1
 8007564:	2300      	moveq	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	e015      	b.n	8007596 <HAL_TIM_PWM_Start+0x6a>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b08      	cmp	r3, #8
 800756e:	d109      	bne.n	8007584 <HAL_TIM_PWM_Start+0x58>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007576:	b2db      	uxtb	r3, r3
 8007578:	2b01      	cmp	r3, #1
 800757a:	bf14      	ite	ne
 800757c:	2301      	movne	r3, #1
 800757e:	2300      	moveq	r3, #0
 8007580:	b2db      	uxtb	r3, r3
 8007582:	e008      	b.n	8007596 <HAL_TIM_PWM_Start+0x6a>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800758a:	b2db      	uxtb	r3, r3
 800758c:	2b01      	cmp	r3, #1
 800758e:	bf14      	ite	ne
 8007590:	2301      	movne	r3, #1
 8007592:	2300      	moveq	r3, #0
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b00      	cmp	r3, #0
 8007598:	d001      	beq.n	800759e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e05e      	b.n	800765c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d104      	bne.n	80075ae <HAL_TIM_PWM_Start+0x82>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2202      	movs	r2, #2
 80075a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075ac:	e013      	b.n	80075d6 <HAL_TIM_PWM_Start+0xaa>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	2b04      	cmp	r3, #4
 80075b2:	d104      	bne.n	80075be <HAL_TIM_PWM_Start+0x92>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2202      	movs	r2, #2
 80075b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075bc:	e00b      	b.n	80075d6 <HAL_TIM_PWM_Start+0xaa>
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b08      	cmp	r3, #8
 80075c2:	d104      	bne.n	80075ce <HAL_TIM_PWM_Start+0xa2>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2202      	movs	r2, #2
 80075c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075cc:	e003      	b.n	80075d6 <HAL_TIM_PWM_Start+0xaa>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2202      	movs	r2, #2
 80075d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2201      	movs	r2, #1
 80075dc:	6839      	ldr	r1, [r7, #0]
 80075de:	4618      	mov	r0, r3
 80075e0:	f001 f8af 	bl	8008742 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a1e      	ldr	r2, [pc, #120]	; (8007664 <HAL_TIM_PWM_Start+0x138>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d107      	bne.n	80075fe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a18      	ldr	r2, [pc, #96]	; (8007664 <HAL_TIM_PWM_Start+0x138>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d00e      	beq.n	8007626 <HAL_TIM_PWM_Start+0xfa>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007610:	d009      	beq.n	8007626 <HAL_TIM_PWM_Start+0xfa>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a14      	ldr	r2, [pc, #80]	; (8007668 <HAL_TIM_PWM_Start+0x13c>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d004      	beq.n	8007626 <HAL_TIM_PWM_Start+0xfa>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a12      	ldr	r2, [pc, #72]	; (800766c <HAL_TIM_PWM_Start+0x140>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d111      	bne.n	800764a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	f003 0307 	and.w	r3, r3, #7
 8007630:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2b06      	cmp	r3, #6
 8007636:	d010      	beq.n	800765a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0201 	orr.w	r2, r2, #1
 8007646:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007648:	e007      	b.n	800765a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f042 0201 	orr.w	r2, r2, #1
 8007658:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800765a:	2300      	movs	r3, #0
}
 800765c:	4618      	mov	r0, r3
 800765e:	3710      	adds	r7, #16
 8007660:	46bd      	mov	sp, r7
 8007662:	bd80      	pop	{r7, pc}
 8007664:	40012c00 	.word	0x40012c00
 8007668:	40000400 	.word	0x40000400
 800766c:	40000800 	.word	0x40000800

08007670 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b082      	sub	sp, #8
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d101      	bne.n	8007682 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800767e:	2301      	movs	r3, #1
 8007680:	e041      	b.n	8007706 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f839 	bl	800770e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	3304      	adds	r3, #4
 80076ac:	4619      	mov	r1, r3
 80076ae:	4610      	mov	r0, r2
 80076b0:	f000 fcba 	bl	8008028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	2201      	movs	r2, #1
 80076b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2201      	movs	r2, #1
 80076f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007704:	2300      	movs	r3, #0
}
 8007706:	4618      	mov	r0, r3
 8007708:	3708      	adds	r7, #8
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800770e:	b480      	push	{r7}
 8007710:	b083      	sub	sp, #12
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007716:	bf00      	nop
 8007718:	370c      	adds	r7, #12
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr

08007720 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d104      	bne.n	800773a <HAL_TIM_IC_Start_IT+0x1a>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007736:	b2db      	uxtb	r3, r3
 8007738:	e013      	b.n	8007762 <HAL_TIM_IC_Start_IT+0x42>
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	2b04      	cmp	r3, #4
 800773e:	d104      	bne.n	800774a <HAL_TIM_IC_Start_IT+0x2a>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007746:	b2db      	uxtb	r3, r3
 8007748:	e00b      	b.n	8007762 <HAL_TIM_IC_Start_IT+0x42>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b08      	cmp	r3, #8
 800774e:	d104      	bne.n	800775a <HAL_TIM_IC_Start_IT+0x3a>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007756:	b2db      	uxtb	r3, r3
 8007758:	e003      	b.n	8007762 <HAL_TIM_IC_Start_IT+0x42>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007760:	b2db      	uxtb	r3, r3
 8007762:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d104      	bne.n	8007774 <HAL_TIM_IC_Start_IT+0x54>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007770:	b2db      	uxtb	r3, r3
 8007772:	e013      	b.n	800779c <HAL_TIM_IC_Start_IT+0x7c>
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	2b04      	cmp	r3, #4
 8007778:	d104      	bne.n	8007784 <HAL_TIM_IC_Start_IT+0x64>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007780:	b2db      	uxtb	r3, r3
 8007782:	e00b      	b.n	800779c <HAL_TIM_IC_Start_IT+0x7c>
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	2b08      	cmp	r3, #8
 8007788:	d104      	bne.n	8007794 <HAL_TIM_IC_Start_IT+0x74>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007790:	b2db      	uxtb	r3, r3
 8007792:	e003      	b.n	800779c <HAL_TIM_IC_Start_IT+0x7c>
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800779a:	b2db      	uxtb	r3, r3
 800779c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800779e:	7bfb      	ldrb	r3, [r7, #15]
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d102      	bne.n	80077aa <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80077a4:	7bbb      	ldrb	r3, [r7, #14]
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d001      	beq.n	80077ae <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80077aa:	2301      	movs	r3, #1
 80077ac:	e0b3      	b.n	8007916 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d104      	bne.n	80077be <HAL_TIM_IC_Start_IT+0x9e>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80077bc:	e013      	b.n	80077e6 <HAL_TIM_IC_Start_IT+0xc6>
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	2b04      	cmp	r3, #4
 80077c2:	d104      	bne.n	80077ce <HAL_TIM_IC_Start_IT+0xae>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2202      	movs	r2, #2
 80077c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077cc:	e00b      	b.n	80077e6 <HAL_TIM_IC_Start_IT+0xc6>
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d104      	bne.n	80077de <HAL_TIM_IC_Start_IT+0xbe>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2202      	movs	r2, #2
 80077d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077dc:	e003      	b.n	80077e6 <HAL_TIM_IC_Start_IT+0xc6>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2202      	movs	r2, #2
 80077e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d104      	bne.n	80077f6 <HAL_TIM_IC_Start_IT+0xd6>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077f4:	e013      	b.n	800781e <HAL_TIM_IC_Start_IT+0xfe>
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b04      	cmp	r3, #4
 80077fa:	d104      	bne.n	8007806 <HAL_TIM_IC_Start_IT+0xe6>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2202      	movs	r2, #2
 8007800:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007804:	e00b      	b.n	800781e <HAL_TIM_IC_Start_IT+0xfe>
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	2b08      	cmp	r3, #8
 800780a:	d104      	bne.n	8007816 <HAL_TIM_IC_Start_IT+0xf6>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2202      	movs	r2, #2
 8007810:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007814:	e003      	b.n	800781e <HAL_TIM_IC_Start_IT+0xfe>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2202      	movs	r2, #2
 800781a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	2b0c      	cmp	r3, #12
 8007822:	d841      	bhi.n	80078a8 <HAL_TIM_IC_Start_IT+0x188>
 8007824:	a201      	add	r2, pc, #4	; (adr r2, 800782c <HAL_TIM_IC_Start_IT+0x10c>)
 8007826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800782a:	bf00      	nop
 800782c:	08007861 	.word	0x08007861
 8007830:	080078a9 	.word	0x080078a9
 8007834:	080078a9 	.word	0x080078a9
 8007838:	080078a9 	.word	0x080078a9
 800783c:	08007873 	.word	0x08007873
 8007840:	080078a9 	.word	0x080078a9
 8007844:	080078a9 	.word	0x080078a9
 8007848:	080078a9 	.word	0x080078a9
 800784c:	08007885 	.word	0x08007885
 8007850:	080078a9 	.word	0x080078a9
 8007854:	080078a9 	.word	0x080078a9
 8007858:	080078a9 	.word	0x080078a9
 800785c:	08007897 	.word	0x08007897
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68da      	ldr	r2, [r3, #12]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f042 0202 	orr.w	r2, r2, #2
 800786e:	60da      	str	r2, [r3, #12]
      break;
 8007870:	e01b      	b.n	80078aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	68da      	ldr	r2, [r3, #12]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f042 0204 	orr.w	r2, r2, #4
 8007880:	60da      	str	r2, [r3, #12]
      break;
 8007882:	e012      	b.n	80078aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68da      	ldr	r2, [r3, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f042 0208 	orr.w	r2, r2, #8
 8007892:	60da      	str	r2, [r3, #12]
      break;
 8007894:	e009      	b.n	80078aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68da      	ldr	r2, [r3, #12]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f042 0210 	orr.w	r2, r2, #16
 80078a4:	60da      	str	r2, [r3, #12]
      break;
 80078a6:	e000      	b.n	80078aa <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80078a8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2201      	movs	r2, #1
 80078b0:	6839      	ldr	r1, [r7, #0]
 80078b2:	4618      	mov	r0, r3
 80078b4:	f000 ff45 	bl	8008742 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a18      	ldr	r2, [pc, #96]	; (8007920 <HAL_TIM_IC_Start_IT+0x200>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d00e      	beq.n	80078e0 <HAL_TIM_IC_Start_IT+0x1c0>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078ca:	d009      	beq.n	80078e0 <HAL_TIM_IC_Start_IT+0x1c0>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4a14      	ldr	r2, [pc, #80]	; (8007924 <HAL_TIM_IC_Start_IT+0x204>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d004      	beq.n	80078e0 <HAL_TIM_IC_Start_IT+0x1c0>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a13      	ldr	r2, [pc, #76]	; (8007928 <HAL_TIM_IC_Start_IT+0x208>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d111      	bne.n	8007904 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f003 0307 	and.w	r3, r3, #7
 80078ea:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	2b06      	cmp	r3, #6
 80078f0:	d010      	beq.n	8007914 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f042 0201 	orr.w	r2, r2, #1
 8007900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007902:	e007      	b.n	8007914 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f042 0201 	orr.w	r2, r2, #1
 8007912:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	40012c00 	.word	0x40012c00
 8007924:	40000400 	.word	0x40000400
 8007928:	40000800 	.word	0x40000800

0800792c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	f003 0302 	and.w	r3, r3, #2
 800793e:	2b02      	cmp	r3, #2
 8007940:	d122      	bne.n	8007988 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	68db      	ldr	r3, [r3, #12]
 8007948:	f003 0302 	and.w	r3, r3, #2
 800794c:	2b02      	cmp	r3, #2
 800794e:	d11b      	bne.n	8007988 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f06f 0202 	mvn.w	r2, #2
 8007958:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2201      	movs	r2, #1
 800795e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	f003 0303 	and.w	r3, r3, #3
 800796a:	2b00      	cmp	r3, #0
 800796c:	d003      	beq.n	8007976 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7fc f8c4 	bl	8003afc <HAL_TIM_IC_CaptureCallback>
 8007974:	e005      	b.n	8007982 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 fb3a 	bl	8007ff0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 fb40 	bl	8008002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2200      	movs	r2, #0
 8007986:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	691b      	ldr	r3, [r3, #16]
 800798e:	f003 0304 	and.w	r3, r3, #4
 8007992:	2b04      	cmp	r3, #4
 8007994:	d122      	bne.n	80079dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f003 0304 	and.w	r3, r3, #4
 80079a0:	2b04      	cmp	r3, #4
 80079a2:	d11b      	bne.n	80079dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f06f 0204 	mvn.w	r2, #4
 80079ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2202      	movs	r2, #2
 80079b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d003      	beq.n	80079ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7fc f89a 	bl	8003afc <HAL_TIM_IC_CaptureCallback>
 80079c8:	e005      	b.n	80079d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 fb10 	bl	8007ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f000 fb16 	bl	8008002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	f003 0308 	and.w	r3, r3, #8
 80079e6:	2b08      	cmp	r3, #8
 80079e8:	d122      	bne.n	8007a30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f003 0308 	and.w	r3, r3, #8
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d11b      	bne.n	8007a30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f06f 0208 	mvn.w	r2, #8
 8007a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2204      	movs	r2, #4
 8007a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7fc f870 	bl	8003afc <HAL_TIM_IC_CaptureCallback>
 8007a1c:	e005      	b.n	8007a2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 fae6 	bl	8007ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f000 faec 	bl	8008002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	f003 0310 	and.w	r3, r3, #16
 8007a3a:	2b10      	cmp	r3, #16
 8007a3c:	d122      	bne.n	8007a84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	f003 0310 	and.w	r3, r3, #16
 8007a48:	2b10      	cmp	r3, #16
 8007a4a:	d11b      	bne.n	8007a84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	f06f 0210 	mvn.w	r2, #16
 8007a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2208      	movs	r2, #8
 8007a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	69db      	ldr	r3, [r3, #28]
 8007a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d003      	beq.n	8007a72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f7fc f846 	bl	8003afc <HAL_TIM_IC_CaptureCallback>
 8007a70:	e005      	b.n	8007a7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 fabc 	bl	8007ff0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fac2 	bl	8008002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d10e      	bne.n	8007ab0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	f003 0301 	and.w	r3, r3, #1
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d107      	bne.n	8007ab0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f06f 0201 	mvn.w	r2, #1
 8007aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f7fb fbcc 	bl	8003248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	691b      	ldr	r3, [r3, #16]
 8007ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aba:	2b80      	cmp	r3, #128	; 0x80
 8007abc:	d10e      	bne.n	8007adc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	68db      	ldr	r3, [r3, #12]
 8007ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ac8:	2b80      	cmp	r3, #128	; 0x80
 8007aca:	d107      	bne.n	8007adc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 ffae 	bl	8008a38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	691b      	ldr	r3, [r3, #16]
 8007ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ae6:	2b40      	cmp	r3, #64	; 0x40
 8007ae8:	d10e      	bne.n	8007b08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68db      	ldr	r3, [r3, #12]
 8007af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af4:	2b40      	cmp	r3, #64	; 0x40
 8007af6:	d107      	bne.n	8007b08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b02:	6878      	ldr	r0, [r7, #4]
 8007b04:	f000 fa86 	bl	8008014 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	691b      	ldr	r3, [r3, #16]
 8007b0e:	f003 0320 	and.w	r3, r3, #32
 8007b12:	2b20      	cmp	r3, #32
 8007b14:	d10e      	bne.n	8007b34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	f003 0320 	and.w	r3, r3, #32
 8007b20:	2b20      	cmp	r3, #32
 8007b22:	d107      	bne.n	8007b34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f06f 0220 	mvn.w	r2, #32
 8007b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 ff79 	bl	8008a26 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b34:	bf00      	nop
 8007b36:	3708      	adds	r7, #8
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d101      	bne.n	8007b56 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007b52:	2302      	movs	r3, #2
 8007b54:	e082      	b.n	8007c5c <HAL_TIM_IC_ConfigChannel+0x120>
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2201      	movs	r2, #1
 8007b5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d11b      	bne.n	8007b9c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	6818      	ldr	r0, [r3, #0]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	6819      	ldr	r1, [r3, #0]
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	685a      	ldr	r2, [r3, #4]
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	f000 fc42 	bl	80083fc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	699a      	ldr	r2, [r3, #24]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f022 020c 	bic.w	r2, r2, #12
 8007b86:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6999      	ldr	r1, [r3, #24]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	689a      	ldr	r2, [r3, #8]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	430a      	orrs	r2, r1
 8007b98:	619a      	str	r2, [r3, #24]
 8007b9a:	e05a      	b.n	8007c52 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2b04      	cmp	r3, #4
 8007ba0:	d11c      	bne.n	8007bdc <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	6818      	ldr	r0, [r3, #0]
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	6819      	ldr	r1, [r3, #0]
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	f000 fcab 	bl	800850c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	699a      	ldr	r2, [r3, #24]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007bc4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6999      	ldr	r1, [r3, #24]
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	689b      	ldr	r3, [r3, #8]
 8007bd0:	021a      	lsls	r2, r3, #8
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	430a      	orrs	r2, r1
 8007bd8:	619a      	str	r2, [r3, #24]
 8007bda:	e03a      	b.n	8007c52 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2b08      	cmp	r3, #8
 8007be0:	d11b      	bne.n	8007c1a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	6818      	ldr	r0, [r3, #0]
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	6819      	ldr	r1, [r3, #0]
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	685a      	ldr	r2, [r3, #4]
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	68db      	ldr	r3, [r3, #12]
 8007bf2:	f000 fcf6 	bl	80085e2 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	69da      	ldr	r2, [r3, #28]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f022 020c 	bic.w	r2, r2, #12
 8007c04:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69d9      	ldr	r1, [r3, #28]
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	689a      	ldr	r2, [r3, #8]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	430a      	orrs	r2, r1
 8007c16:	61da      	str	r2, [r3, #28]
 8007c18:	e01b      	b.n	8007c52 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6818      	ldr	r0, [r3, #0]
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	6819      	ldr	r1, [r3, #0]
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	685a      	ldr	r2, [r3, #4]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	f000 fd15 	bl	8008658 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	69da      	ldr	r2, [r3, #28]
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c3c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	69d9      	ldr	r1, [r3, #28]
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	021a      	lsls	r2, r3, #8
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c5a:	2300      	movs	r3, #0
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3710      	adds	r7, #16
 8007c60:	46bd      	mov	sp, r7
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	60f8      	str	r0, [r7, #12]
 8007c6c:	60b9      	str	r1, [r7, #8]
 8007c6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d101      	bne.n	8007c7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007c7a:	2302      	movs	r3, #2
 8007c7c:	e0ac      	b.n	8007dd8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2201      	movs	r2, #1
 8007c82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2b0c      	cmp	r3, #12
 8007c8a:	f200 809f 	bhi.w	8007dcc <HAL_TIM_PWM_ConfigChannel+0x168>
 8007c8e:	a201      	add	r2, pc, #4	; (adr r2, 8007c94 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c94:	08007cc9 	.word	0x08007cc9
 8007c98:	08007dcd 	.word	0x08007dcd
 8007c9c:	08007dcd 	.word	0x08007dcd
 8007ca0:	08007dcd 	.word	0x08007dcd
 8007ca4:	08007d09 	.word	0x08007d09
 8007ca8:	08007dcd 	.word	0x08007dcd
 8007cac:	08007dcd 	.word	0x08007dcd
 8007cb0:	08007dcd 	.word	0x08007dcd
 8007cb4:	08007d4b 	.word	0x08007d4b
 8007cb8:	08007dcd 	.word	0x08007dcd
 8007cbc:	08007dcd 	.word	0x08007dcd
 8007cc0:	08007dcd 	.word	0x08007dcd
 8007cc4:	08007d8b 	.word	0x08007d8b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68b9      	ldr	r1, [r7, #8]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 fa0c 	bl	80080ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f042 0208 	orr.w	r2, r2, #8
 8007ce2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	699a      	ldr	r2, [r3, #24]
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f022 0204 	bic.w	r2, r2, #4
 8007cf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	6999      	ldr	r1, [r3, #24]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	691a      	ldr	r2, [r3, #16]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	430a      	orrs	r2, r1
 8007d04:	619a      	str	r2, [r3, #24]
      break;
 8007d06:	e062      	b.n	8007dce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	68b9      	ldr	r1, [r7, #8]
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f000 fa52 	bl	80081b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	699a      	ldr	r2, [r3, #24]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	699a      	ldr	r2, [r3, #24]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	6999      	ldr	r1, [r3, #24]
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	691b      	ldr	r3, [r3, #16]
 8007d3e:	021a      	lsls	r2, r3, #8
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	430a      	orrs	r2, r1
 8007d46:	619a      	str	r2, [r3, #24]
      break;
 8007d48:	e041      	b.n	8007dce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	68b9      	ldr	r1, [r7, #8]
 8007d50:	4618      	mov	r0, r3
 8007d52:	f000 fa9b 	bl	800828c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	69da      	ldr	r2, [r3, #28]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f042 0208 	orr.w	r2, r2, #8
 8007d64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69da      	ldr	r2, [r3, #28]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f022 0204 	bic.w	r2, r2, #4
 8007d74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	69d9      	ldr	r1, [r3, #28]
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	430a      	orrs	r2, r1
 8007d86:	61da      	str	r2, [r3, #28]
      break;
 8007d88:	e021      	b.n	8007dce <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68b9      	ldr	r1, [r7, #8]
 8007d90:	4618      	mov	r0, r3
 8007d92:	f000 fae5 	bl	8008360 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69da      	ldr	r2, [r3, #28]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007da4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69da      	ldr	r2, [r3, #28]
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007db4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69d9      	ldr	r1, [r3, #28]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	021a      	lsls	r2, r3, #8
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	430a      	orrs	r2, r1
 8007dc8:	61da      	str	r2, [r3, #28]
      break;
 8007dca:	e000      	b.n	8007dce <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007dcc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dd6:	2300      	movs	r3, #0
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b084      	sub	sp, #16
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
 8007de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	d101      	bne.n	8007df8 <HAL_TIM_ConfigClockSource+0x18>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e0b3      	b.n	8007f60 <HAL_TIM_ConfigClockSource+0x180>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2201      	movs	r2, #1
 8007dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2202      	movs	r2, #2
 8007e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	689b      	ldr	r3, [r3, #8]
 8007e0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007e16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e30:	d03e      	beq.n	8007eb0 <HAL_TIM_ConfigClockSource+0xd0>
 8007e32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e36:	f200 8087 	bhi.w	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e3e:	f000 8085 	beq.w	8007f4c <HAL_TIM_ConfigClockSource+0x16c>
 8007e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e46:	d87f      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e48:	2b70      	cmp	r3, #112	; 0x70
 8007e4a:	d01a      	beq.n	8007e82 <HAL_TIM_ConfigClockSource+0xa2>
 8007e4c:	2b70      	cmp	r3, #112	; 0x70
 8007e4e:	d87b      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e50:	2b60      	cmp	r3, #96	; 0x60
 8007e52:	d050      	beq.n	8007ef6 <HAL_TIM_ConfigClockSource+0x116>
 8007e54:	2b60      	cmp	r3, #96	; 0x60
 8007e56:	d877      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e58:	2b50      	cmp	r3, #80	; 0x50
 8007e5a:	d03c      	beq.n	8007ed6 <HAL_TIM_ConfigClockSource+0xf6>
 8007e5c:	2b50      	cmp	r3, #80	; 0x50
 8007e5e:	d873      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e60:	2b40      	cmp	r3, #64	; 0x40
 8007e62:	d058      	beq.n	8007f16 <HAL_TIM_ConfigClockSource+0x136>
 8007e64:	2b40      	cmp	r3, #64	; 0x40
 8007e66:	d86f      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e68:	2b30      	cmp	r3, #48	; 0x30
 8007e6a:	d064      	beq.n	8007f36 <HAL_TIM_ConfigClockSource+0x156>
 8007e6c:	2b30      	cmp	r3, #48	; 0x30
 8007e6e:	d86b      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e70:	2b20      	cmp	r3, #32
 8007e72:	d060      	beq.n	8007f36 <HAL_TIM_ConfigClockSource+0x156>
 8007e74:	2b20      	cmp	r3, #32
 8007e76:	d867      	bhi.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d05c      	beq.n	8007f36 <HAL_TIM_ConfigClockSource+0x156>
 8007e7c:	2b10      	cmp	r3, #16
 8007e7e:	d05a      	beq.n	8007f36 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007e80:	e062      	b.n	8007f48 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6818      	ldr	r0, [r3, #0]
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	6899      	ldr	r1, [r3, #8]
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	685a      	ldr	r2, [r3, #4]
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	68db      	ldr	r3, [r3, #12]
 8007e92:	f000 fc37 	bl	8008704 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ea4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68fa      	ldr	r2, [r7, #12]
 8007eac:	609a      	str	r2, [r3, #8]
      break;
 8007eae:	e04e      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6818      	ldr	r0, [r3, #0]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	6899      	ldr	r1, [r3, #8]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	68db      	ldr	r3, [r3, #12]
 8007ec0:	f000 fc20 	bl	8008704 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	689a      	ldr	r2, [r3, #8]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ed2:	609a      	str	r2, [r3, #8]
      break;
 8007ed4:	e03b      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6818      	ldr	r0, [r3, #0]
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	6859      	ldr	r1, [r3, #4]
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	f000 fae4 	bl	80084b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2150      	movs	r1, #80	; 0x50
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f000 fbee 	bl	80086d0 <TIM_ITRx_SetConfig>
      break;
 8007ef4:	e02b      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	6818      	ldr	r0, [r3, #0]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	6859      	ldr	r1, [r3, #4]
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	461a      	mov	r2, r3
 8007f04:	f000 fb3e 	bl	8008584 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	2160      	movs	r1, #96	; 0x60
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f000 fbde 	bl	80086d0 <TIM_ITRx_SetConfig>
      break;
 8007f14:	e01b      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6818      	ldr	r0, [r3, #0]
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	6859      	ldr	r1, [r3, #4]
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	461a      	mov	r2, r3
 8007f24:	f000 fac4 	bl	80084b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	2140      	movs	r1, #64	; 0x40
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f000 fbce 	bl	80086d0 <TIM_ITRx_SetConfig>
      break;
 8007f34:	e00b      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4619      	mov	r1, r3
 8007f40:	4610      	mov	r0, r2
 8007f42:	f000 fbc5 	bl	80086d0 <TIM_ITRx_SetConfig>
        break;
 8007f46:	e002      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f48:	bf00      	nop
 8007f4a:	e000      	b.n	8007f4e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007f4c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2201      	movs	r2, #1
 8007f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3710      	adds	r7, #16
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b085      	sub	sp, #20
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007f72:	2300      	movs	r3, #0
 8007f74:	60fb      	str	r3, [r7, #12]
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	2b0c      	cmp	r3, #12
 8007f7a:	d831      	bhi.n	8007fe0 <HAL_TIM_ReadCapturedValue+0x78>
 8007f7c:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f82:	bf00      	nop
 8007f84:	08007fb9 	.word	0x08007fb9
 8007f88:	08007fe1 	.word	0x08007fe1
 8007f8c:	08007fe1 	.word	0x08007fe1
 8007f90:	08007fe1 	.word	0x08007fe1
 8007f94:	08007fc3 	.word	0x08007fc3
 8007f98:	08007fe1 	.word	0x08007fe1
 8007f9c:	08007fe1 	.word	0x08007fe1
 8007fa0:	08007fe1 	.word	0x08007fe1
 8007fa4:	08007fcd 	.word	0x08007fcd
 8007fa8:	08007fe1 	.word	0x08007fe1
 8007fac:	08007fe1 	.word	0x08007fe1
 8007fb0:	08007fe1 	.word	0x08007fe1
 8007fb4:	08007fd7 	.word	0x08007fd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fbe:	60fb      	str	r3, [r7, #12]

      break;
 8007fc0:	e00f      	b.n	8007fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc8:	60fb      	str	r3, [r7, #12]

      break;
 8007fca:	e00a      	b.n	8007fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fd2:	60fb      	str	r3, [r7, #12]

      break;
 8007fd4:	e005      	b.n	8007fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fdc:	60fb      	str	r3, [r7, #12]

      break;
 8007fde:	e000      	b.n	8007fe2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007fe0:	bf00      	nop
  }

  return tmpreg;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3714      	adds	r7, #20
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bc80      	pop	{r7}
 8007fec:	4770      	bx	lr
 8007fee:	bf00      	nop

08007ff0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ff8:	bf00      	nop
 8007ffa:	370c      	adds	r7, #12
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bc80      	pop	{r7}
 8008000:	4770      	bx	lr

08008002 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008002:	b480      	push	{r7}
 8008004:	b083      	sub	sp, #12
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800800a:	bf00      	nop
 800800c:	370c      	adds	r7, #12
 800800e:	46bd      	mov	sp, r7
 8008010:	bc80      	pop	{r7}
 8008012:	4770      	bx	lr

08008014 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008014:	b480      	push	{r7}
 8008016:	b083      	sub	sp, #12
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800801c:	bf00      	nop
 800801e:	370c      	adds	r7, #12
 8008020:	46bd      	mov	sp, r7
 8008022:	bc80      	pop	{r7}
 8008024:	4770      	bx	lr
	...

08008028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a29      	ldr	r2, [pc, #164]	; (80080e0 <TIM_Base_SetConfig+0xb8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d00b      	beq.n	8008058 <TIM_Base_SetConfig+0x30>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008046:	d007      	beq.n	8008058 <TIM_Base_SetConfig+0x30>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a26      	ldr	r2, [pc, #152]	; (80080e4 <TIM_Base_SetConfig+0xbc>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d003      	beq.n	8008058 <TIM_Base_SetConfig+0x30>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	4a25      	ldr	r2, [pc, #148]	; (80080e8 <TIM_Base_SetConfig+0xc0>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d108      	bne.n	800806a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800805e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	4313      	orrs	r3, r2
 8008068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	4a1c      	ldr	r2, [pc, #112]	; (80080e0 <TIM_Base_SetConfig+0xb8>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d00b      	beq.n	800808a <TIM_Base_SetConfig+0x62>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008078:	d007      	beq.n	800808a <TIM_Base_SetConfig+0x62>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a19      	ldr	r2, [pc, #100]	; (80080e4 <TIM_Base_SetConfig+0xbc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d003      	beq.n	800808a <TIM_Base_SetConfig+0x62>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a18      	ldr	r2, [pc, #96]	; (80080e8 <TIM_Base_SetConfig+0xc0>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d108      	bne.n	800809c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008090:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	68fa      	ldr	r2, [r7, #12]
 8008098:	4313      	orrs	r3, r2
 800809a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	4313      	orrs	r3, r2
 80080a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	689a      	ldr	r2, [r3, #8]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	681a      	ldr	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	4a07      	ldr	r2, [pc, #28]	; (80080e0 <TIM_Base_SetConfig+0xb8>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d103      	bne.n	80080d0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	691a      	ldr	r2, [r3, #16]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2201      	movs	r2, #1
 80080d4:	615a      	str	r2, [r3, #20]
}
 80080d6:	bf00      	nop
 80080d8:	3714      	adds	r7, #20
 80080da:	46bd      	mov	sp, r7
 80080dc:	bc80      	pop	{r7}
 80080de:	4770      	bx	lr
 80080e0:	40012c00 	.word	0x40012c00
 80080e4:	40000400 	.word	0x40000400
 80080e8:	40000800 	.word	0x40000800

080080ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b087      	sub	sp, #28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6a1b      	ldr	r3, [r3, #32]
 80080fa:	f023 0201 	bic.w	r2, r3, #1
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6a1b      	ldr	r3, [r3, #32]
 8008106:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	685b      	ldr	r3, [r3, #4]
 800810c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	699b      	ldr	r3, [r3, #24]
 8008112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800811a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f023 0303 	bic.w	r3, r3, #3
 8008122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008124:	683b      	ldr	r3, [r7, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	68fa      	ldr	r2, [r7, #12]
 800812a:	4313      	orrs	r3, r2
 800812c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f023 0302 	bic.w	r3, r3, #2
 8008134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	697a      	ldr	r2, [r7, #20]
 800813c:	4313      	orrs	r3, r2
 800813e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	4a1c      	ldr	r2, [pc, #112]	; (80081b4 <TIM_OC1_SetConfig+0xc8>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d10c      	bne.n	8008162 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	f023 0308 	bic.w	r3, r3, #8
 800814e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	68db      	ldr	r3, [r3, #12]
 8008154:	697a      	ldr	r2, [r7, #20]
 8008156:	4313      	orrs	r3, r2
 8008158:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f023 0304 	bic.w	r3, r3, #4
 8008160:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	4a13      	ldr	r2, [pc, #76]	; (80081b4 <TIM_OC1_SetConfig+0xc8>)
 8008166:	4293      	cmp	r3, r2
 8008168:	d111      	bne.n	800818e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008170:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008172:	693b      	ldr	r3, [r7, #16]
 8008174:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008178:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	695b      	ldr	r3, [r3, #20]
 800817e:	693a      	ldr	r2, [r7, #16]
 8008180:	4313      	orrs	r3, r2
 8008182:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	699b      	ldr	r3, [r3, #24]
 8008188:	693a      	ldr	r2, [r7, #16]
 800818a:	4313      	orrs	r3, r2
 800818c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	693a      	ldr	r2, [r7, #16]
 8008192:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	685a      	ldr	r2, [r3, #4]
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	697a      	ldr	r2, [r7, #20]
 80081a6:	621a      	str	r2, [r3, #32]
}
 80081a8:	bf00      	nop
 80081aa:	371c      	adds	r7, #28
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bc80      	pop	{r7}
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	40012c00 	.word	0x40012c00

080081b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a1b      	ldr	r3, [r3, #32]
 80081c6:	f023 0210 	bic.w	r2, r3, #16
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	021b      	lsls	r3, r3, #8
 80081f6:	68fa      	ldr	r2, [r7, #12]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	f023 0320 	bic.w	r3, r3, #32
 8008202:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	011b      	lsls	r3, r3, #4
 800820a:	697a      	ldr	r2, [r7, #20]
 800820c:	4313      	orrs	r3, r2
 800820e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a1d      	ldr	r2, [pc, #116]	; (8008288 <TIM_OC2_SetConfig+0xd0>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d10d      	bne.n	8008234 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800821e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	011b      	lsls	r3, r3, #4
 8008226:	697a      	ldr	r2, [r7, #20]
 8008228:	4313      	orrs	r3, r2
 800822a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008232:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a14      	ldr	r2, [pc, #80]	; (8008288 <TIM_OC2_SetConfig+0xd0>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d113      	bne.n	8008264 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008242:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008244:	693b      	ldr	r3, [r7, #16]
 8008246:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800824a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	695b      	ldr	r3, [r3, #20]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	693a      	ldr	r2, [r7, #16]
 8008254:	4313      	orrs	r3, r2
 8008256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	4313      	orrs	r3, r2
 8008262:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	693a      	ldr	r2, [r7, #16]
 8008268:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	68fa      	ldr	r2, [r7, #12]
 800826e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	685a      	ldr	r2, [r3, #4]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	621a      	str	r2, [r3, #32]
}
 800827e:	bf00      	nop
 8008280:	371c      	adds	r7, #28
 8008282:	46bd      	mov	sp, r7
 8008284:	bc80      	pop	{r7}
 8008286:	4770      	bx	lr
 8008288:	40012c00 	.word	0x40012c00

0800828c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	f023 0303 	bic.w	r3, r3, #3
 80082c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	4313      	orrs	r3, r2
 80082cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	021b      	lsls	r3, r3, #8
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	4a1d      	ldr	r2, [pc, #116]	; (800835c <TIM_OC3_SetConfig+0xd0>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d10d      	bne.n	8008306 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	68db      	ldr	r3, [r3, #12]
 80082f6:	021b      	lsls	r3, r3, #8
 80082f8:	697a      	ldr	r2, [r7, #20]
 80082fa:	4313      	orrs	r3, r2
 80082fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008304:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	4a14      	ldr	r2, [pc, #80]	; (800835c <TIM_OC3_SetConfig+0xd0>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d113      	bne.n	8008336 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800830e:	693b      	ldr	r3, [r7, #16]
 8008310:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008314:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800831c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	695b      	ldr	r3, [r3, #20]
 8008322:	011b      	lsls	r3, r3, #4
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	4313      	orrs	r3, r2
 8008328:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	4313      	orrs	r3, r2
 8008334:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	685a      	ldr	r2, [r3, #4]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	697a      	ldr	r2, [r7, #20]
 800834e:	621a      	str	r2, [r3, #32]
}
 8008350:	bf00      	nop
 8008352:	371c      	adds	r7, #28
 8008354:	46bd      	mov	sp, r7
 8008356:	bc80      	pop	{r7}
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop
 800835c:	40012c00 	.word	0x40012c00

08008360 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008360:	b480      	push	{r7}
 8008362:	b087      	sub	sp, #28
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6a1b      	ldr	r3, [r3, #32]
 800836e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6a1b      	ldr	r3, [r3, #32]
 800837a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	69db      	ldr	r3, [r3, #28]
 8008386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800838e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008396:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	021b      	lsls	r3, r3, #8
 800839e:	68fa      	ldr	r2, [r7, #12]
 80083a0:	4313      	orrs	r3, r2
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80083aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	031b      	lsls	r3, r3, #12
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	4313      	orrs	r3, r2
 80083b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	4a0f      	ldr	r2, [pc, #60]	; (80083f8 <TIM_OC4_SetConfig+0x98>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d109      	bne.n	80083d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	695b      	ldr	r3, [r3, #20]
 80083cc:	019b      	lsls	r3, r3, #6
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	697a      	ldr	r2, [r7, #20]
 80083d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	68fa      	ldr	r2, [r7, #12]
 80083de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	685a      	ldr	r2, [r3, #4]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	693a      	ldr	r2, [r7, #16]
 80083ec:	621a      	str	r2, [r3, #32]
}
 80083ee:	bf00      	nop
 80083f0:	371c      	adds	r7, #28
 80083f2:	46bd      	mov	sp, r7
 80083f4:	bc80      	pop	{r7}
 80083f6:	4770      	bx	lr
 80083f8:	40012c00 	.word	0x40012c00

080083fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
 8008408:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6a1b      	ldr	r3, [r3, #32]
 800840e:	f023 0201 	bic.w	r2, r3, #1
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	699b      	ldr	r3, [r3, #24]
 800841a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6a1b      	ldr	r3, [r3, #32]
 8008420:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	4a1f      	ldr	r2, [pc, #124]	; (80084a4 <TIM_TI1_SetConfig+0xa8>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d00b      	beq.n	8008442 <TIM_TI1_SetConfig+0x46>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008430:	d007      	beq.n	8008442 <TIM_TI1_SetConfig+0x46>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	4a1c      	ldr	r2, [pc, #112]	; (80084a8 <TIM_TI1_SetConfig+0xac>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d003      	beq.n	8008442 <TIM_TI1_SetConfig+0x46>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	4a1b      	ldr	r2, [pc, #108]	; (80084ac <TIM_TI1_SetConfig+0xb0>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d101      	bne.n	8008446 <TIM_TI1_SetConfig+0x4a>
 8008442:	2301      	movs	r3, #1
 8008444:	e000      	b.n	8008448 <TIM_TI1_SetConfig+0x4c>
 8008446:	2300      	movs	r3, #0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d008      	beq.n	800845e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f023 0303 	bic.w	r3, r3, #3
 8008452:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4313      	orrs	r3, r2
 800845a:	617b      	str	r3, [r7, #20]
 800845c:	e003      	b.n	8008466 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f043 0301 	orr.w	r3, r3, #1
 8008464:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800846c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	b2db      	uxtb	r3, r3
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	4313      	orrs	r3, r2
 8008478:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f023 030a 	bic.w	r3, r3, #10
 8008480:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008482:	68bb      	ldr	r3, [r7, #8]
 8008484:	f003 030a 	and.w	r3, r3, #10
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	693a      	ldr	r2, [r7, #16]
 8008498:	621a      	str	r2, [r3, #32]
}
 800849a:	bf00      	nop
 800849c:	371c      	adds	r7, #28
 800849e:	46bd      	mov	sp, r7
 80084a0:	bc80      	pop	{r7}
 80084a2:	4770      	bx	lr
 80084a4:	40012c00 	.word	0x40012c00
 80084a8:	40000400 	.word	0x40000400
 80084ac:	40000800 	.word	0x40000800

080084b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b087      	sub	sp, #28
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6a1b      	ldr	r3, [r3, #32]
 80084c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6a1b      	ldr	r3, [r3, #32]
 80084c6:	f023 0201 	bic.w	r2, r3, #1
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	699b      	ldr	r3, [r3, #24]
 80084d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80084da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	011b      	lsls	r3, r3, #4
 80084e0:	693a      	ldr	r2, [r7, #16]
 80084e2:	4313      	orrs	r3, r2
 80084e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f023 030a 	bic.w	r3, r3, #10
 80084ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80084ee:	697a      	ldr	r2, [r7, #20]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	4313      	orrs	r3, r2
 80084f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	697a      	ldr	r2, [r7, #20]
 8008500:	621a      	str	r2, [r3, #32]
}
 8008502:	bf00      	nop
 8008504:	371c      	adds	r7, #28
 8008506:	46bd      	mov	sp, r7
 8008508:	bc80      	pop	{r7}
 800850a:	4770      	bx	lr

0800850c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800850c:	b480      	push	{r7}
 800850e:	b087      	sub	sp, #28
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
 8008518:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	f023 0210 	bic.w	r2, r3, #16
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	699b      	ldr	r3, [r3, #24]
 800852a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a1b      	ldr	r3, [r3, #32]
 8008530:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008538:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	021b      	lsls	r3, r3, #8
 800853e:	697a      	ldr	r2, [r7, #20]
 8008540:	4313      	orrs	r3, r2
 8008542:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800854a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	031b      	lsls	r3, r3, #12
 8008550:	b29b      	uxth	r3, r3
 8008552:	697a      	ldr	r2, [r7, #20]
 8008554:	4313      	orrs	r3, r2
 8008556:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800855e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	011b      	lsls	r3, r3, #4
 8008564:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	4313      	orrs	r3, r2
 800856c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	697a      	ldr	r2, [r7, #20]
 8008572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	693a      	ldr	r2, [r7, #16]
 8008578:	621a      	str	r2, [r3, #32]
}
 800857a:	bf00      	nop
 800857c:	371c      	adds	r7, #28
 800857e:	46bd      	mov	sp, r7
 8008580:	bc80      	pop	{r7}
 8008582:	4770      	bx	lr

08008584 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008584:	b480      	push	{r7}
 8008586:	b087      	sub	sp, #28
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	6a1b      	ldr	r3, [r3, #32]
 8008594:	f023 0210 	bic.w	r2, r3, #16
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	699b      	ldr	r3, [r3, #24]
 80085a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	6a1b      	ldr	r3, [r3, #32]
 80085a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	031b      	lsls	r3, r3, #12
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	011b      	lsls	r3, r3, #4
 80085c6:	693a      	ldr	r2, [r7, #16]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	697a      	ldr	r2, [r7, #20]
 80085d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	693a      	ldr	r2, [r7, #16]
 80085d6:	621a      	str	r2, [r3, #32]
}
 80085d8:	bf00      	nop
 80085da:	371c      	adds	r7, #28
 80085dc:	46bd      	mov	sp, r7
 80085de:	bc80      	pop	{r7}
 80085e0:	4770      	bx	lr

080085e2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80085e2:	b480      	push	{r7}
 80085e4:	b087      	sub	sp, #28
 80085e6:	af00      	add	r7, sp, #0
 80085e8:	60f8      	str	r0, [r7, #12]
 80085ea:	60b9      	str	r1, [r7, #8]
 80085ec:	607a      	str	r2, [r7, #4]
 80085ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	6a1b      	ldr	r3, [r3, #32]
 80085f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	69db      	ldr	r3, [r3, #28]
 8008600:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6a1b      	ldr	r3, [r3, #32]
 8008606:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	f023 0303 	bic.w	r3, r3, #3
 800860e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008610:	697a      	ldr	r2, [r7, #20]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	4313      	orrs	r3, r2
 8008616:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800861e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	011b      	lsls	r3, r3, #4
 8008624:	b2db      	uxtb	r3, r3
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	4313      	orrs	r3, r2
 800862a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008632:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	021b      	lsls	r3, r3, #8
 8008638:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800863c:	693a      	ldr	r2, [r7, #16]
 800863e:	4313      	orrs	r3, r2
 8008640:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	697a      	ldr	r2, [r7, #20]
 8008646:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	621a      	str	r2, [r3, #32]
}
 800864e:	bf00      	nop
 8008650:	371c      	adds	r7, #28
 8008652:	46bd      	mov	sp, r7
 8008654:	bc80      	pop	{r7}
 8008656:	4770      	bx	lr

08008658 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008658:	b480      	push	{r7}
 800865a:	b087      	sub	sp, #28
 800865c:	af00      	add	r7, sp, #0
 800865e:	60f8      	str	r0, [r7, #12]
 8008660:	60b9      	str	r1, [r7, #8]
 8008662:	607a      	str	r2, [r7, #4]
 8008664:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	69db      	ldr	r3, [r3, #28]
 8008676:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6a1b      	ldr	r3, [r3, #32]
 800867c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008684:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	021b      	lsls	r3, r3, #8
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	4313      	orrs	r3, r2
 800868e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008696:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	031b      	lsls	r3, r3, #12
 800869c:	b29b      	uxth	r3, r3
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	4313      	orrs	r3, r2
 80086a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086aa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	031b      	lsls	r3, r3, #12
 80086b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	4313      	orrs	r3, r2
 80086b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	693a      	ldr	r2, [r7, #16]
 80086c4:	621a      	str	r2, [r3, #32]
}
 80086c6:	bf00      	nop
 80086c8:	371c      	adds	r7, #28
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bc80      	pop	{r7}
 80086ce:	4770      	bx	lr

080086d0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086e6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80086e8:	683a      	ldr	r2, [r7, #0]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	f043 0307 	orr.w	r3, r3, #7
 80086f2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	609a      	str	r2, [r3, #8]
}
 80086fa:	bf00      	nop
 80086fc:	3714      	adds	r7, #20
 80086fe:	46bd      	mov	sp, r7
 8008700:	bc80      	pop	{r7}
 8008702:	4770      	bx	lr

08008704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008704:	b480      	push	{r7}
 8008706:	b087      	sub	sp, #28
 8008708:	af00      	add	r7, sp, #0
 800870a:	60f8      	str	r0, [r7, #12]
 800870c:	60b9      	str	r1, [r7, #8]
 800870e:	607a      	str	r2, [r7, #4]
 8008710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008718:	697b      	ldr	r3, [r7, #20]
 800871a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800871e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	021a      	lsls	r2, r3, #8
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	431a      	orrs	r2, r3
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	4313      	orrs	r3, r2
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	4313      	orrs	r3, r2
 8008730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	609a      	str	r2, [r3, #8]
}
 8008738:	bf00      	nop
 800873a:	371c      	adds	r7, #28
 800873c:	46bd      	mov	sp, r7
 800873e:	bc80      	pop	{r7}
 8008740:	4770      	bx	lr

08008742 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008742:	b480      	push	{r7}
 8008744:	b087      	sub	sp, #28
 8008746:	af00      	add	r7, sp, #0
 8008748:	60f8      	str	r0, [r7, #12]
 800874a:	60b9      	str	r1, [r7, #8]
 800874c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	f003 031f 	and.w	r3, r3, #31
 8008754:	2201      	movs	r2, #1
 8008756:	fa02 f303 	lsl.w	r3, r2, r3
 800875a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6a1a      	ldr	r2, [r3, #32]
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	43db      	mvns	r3, r3
 8008764:	401a      	ands	r2, r3
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6a1a      	ldr	r2, [r3, #32]
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	f003 031f 	and.w	r3, r3, #31
 8008774:	6879      	ldr	r1, [r7, #4]
 8008776:	fa01 f303 	lsl.w	r3, r1, r3
 800877a:	431a      	orrs	r2, r3
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	621a      	str	r2, [r3, #32]
}
 8008780:	bf00      	nop
 8008782:	371c      	adds	r7, #28
 8008784:	46bd      	mov	sp, r7
 8008786:	bc80      	pop	{r7}
 8008788:	4770      	bx	lr
	...

0800878c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d109      	bne.n	80087b0 <HAL_TIMEx_PWMN_Start+0x24>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	bf14      	ite	ne
 80087a8:	2301      	movne	r3, #1
 80087aa:	2300      	moveq	r3, #0
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	e022      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	2b04      	cmp	r3, #4
 80087b4:	d109      	bne.n	80087ca <HAL_TIMEx_PWMN_Start+0x3e>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80087bc:	b2db      	uxtb	r3, r3
 80087be:	2b01      	cmp	r3, #1
 80087c0:	bf14      	ite	ne
 80087c2:	2301      	movne	r3, #1
 80087c4:	2300      	moveq	r3, #0
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	e015      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	2b08      	cmp	r3, #8
 80087ce:	d109      	bne.n	80087e4 <HAL_TIMEx_PWMN_Start+0x58>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b01      	cmp	r3, #1
 80087da:	bf14      	ite	ne
 80087dc:	2301      	movne	r3, #1
 80087de:	2300      	moveq	r3, #0
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	e008      	b.n	80087f6 <HAL_TIMEx_PWMN_Start+0x6a>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	2b01      	cmp	r3, #1
 80087ee:	bf14      	ite	ne
 80087f0:	2301      	movne	r3, #1
 80087f2:	2300      	moveq	r3, #0
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e059      	b.n	80088b2 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d104      	bne.n	800880e <HAL_TIMEx_PWMN_Start+0x82>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2202      	movs	r2, #2
 8008808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800880c:	e013      	b.n	8008836 <HAL_TIMEx_PWMN_Start+0xaa>
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	2b04      	cmp	r3, #4
 8008812:	d104      	bne.n	800881e <HAL_TIMEx_PWMN_Start+0x92>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2202      	movs	r2, #2
 8008818:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800881c:	e00b      	b.n	8008836 <HAL_TIMEx_PWMN_Start+0xaa>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b08      	cmp	r3, #8
 8008822:	d104      	bne.n	800882e <HAL_TIMEx_PWMN_Start+0xa2>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2202      	movs	r2, #2
 8008828:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800882c:	e003      	b.n	8008836 <HAL_TIMEx_PWMN_Start+0xaa>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2202      	movs	r2, #2
 8008832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	2204      	movs	r2, #4
 800883c:	6839      	ldr	r1, [r7, #0]
 800883e:	4618      	mov	r0, r3
 8008840:	f000 f903 	bl	8008a4a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008852:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a18      	ldr	r2, [pc, #96]	; (80088bc <HAL_TIMEx_PWMN_Start+0x130>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d00e      	beq.n	800887c <HAL_TIMEx_PWMN_Start+0xf0>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008866:	d009      	beq.n	800887c <HAL_TIMEx_PWMN_Start+0xf0>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a14      	ldr	r2, [pc, #80]	; (80088c0 <HAL_TIMEx_PWMN_Start+0x134>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d004      	beq.n	800887c <HAL_TIMEx_PWMN_Start+0xf0>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a13      	ldr	r2, [pc, #76]	; (80088c4 <HAL_TIMEx_PWMN_Start+0x138>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d111      	bne.n	80088a0 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	f003 0307 	and.w	r3, r3, #7
 8008886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2b06      	cmp	r3, #6
 800888c:	d010      	beq.n	80088b0 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f042 0201 	orr.w	r2, r2, #1
 800889c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800889e:	e007      	b.n	80088b0 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f042 0201 	orr.w	r2, r2, #1
 80088ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	40012c00 	.word	0x40012c00
 80088c0:	40000400 	.word	0x40000400
 80088c4:	40000800 	.word	0x40000800

080088c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088d8:	2b01      	cmp	r3, #1
 80088da:	d101      	bne.n	80088e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088dc:	2302      	movs	r3, #2
 80088de:	e046      	b.n	800896e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2201      	movs	r2, #1
 80088e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008906:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	4313      	orrs	r3, r2
 8008910:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a16      	ldr	r2, [pc, #88]	; (8008978 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d00e      	beq.n	8008942 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800892c:	d009      	beq.n	8008942 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a12      	ldr	r2, [pc, #72]	; (800897c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d004      	beq.n	8008942 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a10      	ldr	r2, [pc, #64]	; (8008980 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d10c      	bne.n	800895c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008948:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	68ba      	ldr	r2, [r7, #8]
 8008950:	4313      	orrs	r3, r2
 8008952:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	bc80      	pop	{r7}
 8008976:	4770      	bx	lr
 8008978:	40012c00 	.word	0x40012c00
 800897c:	40000400 	.word	0x40000400
 8008980:	40000800 	.word	0x40000800

08008984 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008984:	b480      	push	{r7}
 8008986:	b085      	sub	sp, #20
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800898e:	2300      	movs	r3, #0
 8008990:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008998:	2b01      	cmp	r3, #1
 800899a:	d101      	bne.n	80089a0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800899c:	2302      	movs	r3, #2
 800899e:	e03d      	b.n	8008a1c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	4313      	orrs	r3, r2
 80089b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	4313      	orrs	r3, r2
 80089c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4313      	orrs	r3, r2
 80089de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	4313      	orrs	r3, r2
 80089ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	695b      	ldr	r3, [r3, #20]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	69db      	ldr	r3, [r3, #28]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	68fa      	ldr	r2, [r7, #12]
 8008a10:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a1a:	2300      	movs	r3, #0
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3714      	adds	r7, #20
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bc80      	pop	{r7}
 8008a24:	4770      	bx	lr

08008a26 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a26:	b480      	push	{r7}
 8008a28:	b083      	sub	sp, #12
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a2e:	bf00      	nop
 8008a30:	370c      	adds	r7, #12
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bc80      	pop	{r7}
 8008a36:	4770      	bx	lr

08008a38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bc80      	pop	{r7}
 8008a48:	4770      	bx	lr

08008a4a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008a4a:	b480      	push	{r7}
 8008a4c:	b087      	sub	sp, #28
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	60b9      	str	r1, [r7, #8]
 8008a54:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	f003 031f 	and.w	r3, r3, #31
 8008a5c:	2204      	movs	r2, #4
 8008a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a62:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	6a1a      	ldr	r2, [r3, #32]
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	43db      	mvns	r3, r3
 8008a6c:	401a      	ands	r2, r3
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	6a1a      	ldr	r2, [r3, #32]
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	f003 031f 	and.w	r3, r3, #31
 8008a7c:	6879      	ldr	r1, [r7, #4]
 8008a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a82:	431a      	orrs	r2, r3
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	621a      	str	r2, [r3, #32]
}
 8008a88:	bf00      	nop
 8008a8a:	371c      	adds	r7, #28
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bc80      	pop	{r7}
 8008a90:	4770      	bx	lr

08008a92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b082      	sub	sp, #8
 8008a96:	af00      	add	r7, sp, #0
 8008a98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d101      	bne.n	8008aa4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	e03f      	b.n	8008b24 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d106      	bne.n	8008abe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	f7fb fc81 	bl	80043c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2224      	movs	r2, #36	; 0x24
 8008ac2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68da      	ldr	r2, [r3, #12]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ad4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f000 fa5e 	bl	8008f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	691a      	ldr	r2, [r3, #16]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008aea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	695a      	ldr	r2, [r3, #20]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008afa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	68da      	ldr	r2, [r3, #12]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2220      	movs	r2, #32
 8008b16:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008b22:	2300      	movs	r3, #0
}
 8008b24:	4618      	mov	r0, r3
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b08a      	sub	sp, #40	; 0x28
 8008b30:	af02      	add	r7, sp, #8
 8008b32:	60f8      	str	r0, [r7, #12]
 8008b34:	60b9      	str	r1, [r7, #8]
 8008b36:	603b      	str	r3, [r7, #0]
 8008b38:	4613      	mov	r3, r2
 8008b3a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b20      	cmp	r3, #32
 8008b4a:	d17c      	bne.n	8008c46 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d002      	beq.n	8008b58 <HAL_UART_Transmit+0x2c>
 8008b52:	88fb      	ldrh	r3, [r7, #6]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	e075      	b.n	8008c48 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008b62:	2b01      	cmp	r3, #1
 8008b64:	d101      	bne.n	8008b6a <HAL_UART_Transmit+0x3e>
 8008b66:	2302      	movs	r3, #2
 8008b68:	e06e      	b.n	8008c48 <HAL_UART_Transmit+0x11c>
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2221      	movs	r2, #33	; 0x21
 8008b7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8008b80:	f7fb fdf0 	bl	8004764 <HAL_GetTick>
 8008b84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	88fa      	ldrh	r2, [r7, #6]
 8008b8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	88fa      	ldrh	r2, [r7, #6]
 8008b90:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b9a:	d108      	bne.n	8008bae <HAL_UART_Transmit+0x82>
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	691b      	ldr	r3, [r3, #16]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d104      	bne.n	8008bae <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	61bb      	str	r3, [r7, #24]
 8008bac:	e003      	b.n	8008bb6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008bbe:	e02a      	b.n	8008c16 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	9300      	str	r3, [sp, #0]
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	2180      	movs	r1, #128	; 0x80
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	f000 f967 	bl	8008e9e <UART_WaitOnFlagUntilTimeout>
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d001      	beq.n	8008bda <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e036      	b.n	8008c48 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d10b      	bne.n	8008bf8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	881b      	ldrh	r3, [r3, #0]
 8008be4:	461a      	mov	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008bf0:	69bb      	ldr	r3, [r7, #24]
 8008bf2:	3302      	adds	r3, #2
 8008bf4:	61bb      	str	r3, [r7, #24]
 8008bf6:	e007      	b.n	8008c08 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	781a      	ldrb	r2, [r3, #0]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	3301      	adds	r3, #1
 8008c06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c0c:	b29b      	uxth	r3, r3
 8008c0e:	3b01      	subs	r3, #1
 8008c10:	b29a      	uxth	r2, r3
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d1cf      	bne.n	8008bc0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	9300      	str	r3, [sp, #0]
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	2200      	movs	r2, #0
 8008c28:	2140      	movs	r1, #64	; 0x40
 8008c2a:	68f8      	ldr	r0, [r7, #12]
 8008c2c:	f000 f937 	bl	8008e9e <UART_WaitOnFlagUntilTimeout>
 8008c30:	4603      	mov	r3, r0
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d001      	beq.n	8008c3a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008c36:	2303      	movs	r3, #3
 8008c38:	e006      	b.n	8008c48 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2220      	movs	r2, #32
 8008c3e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8008c42:	2300      	movs	r3, #0
 8008c44:	e000      	b.n	8008c48 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008c46:	2302      	movs	r3, #2
  }
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3720      	adds	r7, #32
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b086      	sub	sp, #24
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	4613      	mov	r3, r2
 8008c5c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b20      	cmp	r3, #32
 8008c68:	d166      	bne.n	8008d38 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d002      	beq.n	8008c76 <HAL_UART_Receive_DMA+0x26>
 8008c70:	88fb      	ldrh	r3, [r7, #6]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d101      	bne.n	8008c7a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e05f      	b.n	8008d3a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d101      	bne.n	8008c88 <HAL_UART_Receive_DMA+0x38>
 8008c84:	2302      	movs	r3, #2
 8008c86:	e058      	b.n	8008d3a <HAL_UART_Receive_DMA+0xea>
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2201      	movs	r2, #1
 8008c8c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008c90:	68ba      	ldr	r2, [r7, #8]
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	88fa      	ldrh	r2, [r7, #6]
 8008c9a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2222      	movs	r2, #34	; 0x22
 8008ca6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cae:	4a25      	ldr	r2, [pc, #148]	; (8008d44 <HAL_UART_Receive_DMA+0xf4>)
 8008cb0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cb6:	4a24      	ldr	r2, [pc, #144]	; (8008d48 <HAL_UART_Receive_DMA+0xf8>)
 8008cb8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cbe:	4a23      	ldr	r2, [pc, #140]	; (8008d4c <HAL_UART_Receive_DMA+0xfc>)
 8008cc0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8008cca:	f107 0308 	add.w	r3, r7, #8
 8008cce:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	3304      	adds	r3, #4
 8008cda:	4619      	mov	r1, r3
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	88fb      	ldrh	r3, [r7, #6]
 8008ce2:	f7fb fed5 	bl	8004a90 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	613b      	str	r3, [r7, #16]
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	613b      	str	r3, [r7, #16]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	613b      	str	r3, [r7, #16]
 8008cfa:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	68da      	ldr	r2, [r3, #12]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d12:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	695a      	ldr	r2, [r3, #20]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f042 0201 	orr.w	r2, r2, #1
 8008d22:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	695a      	ldr	r2, [r3, #20]
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d32:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008d34:	2300      	movs	r3, #0
 8008d36:	e000      	b.n	8008d3a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008d38:	2302      	movs	r3, #2
  }
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3718      	adds	r7, #24
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	08008d87 	.word	0x08008d87
 8008d48:	08008def 	.word	0x08008def
 8008d4c:	08008e0b 	.word	0x08008e0b

08008d50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b083      	sub	sp, #12
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008d58:	bf00      	nop
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bc80      	pop	{r7}
 8008d60:	4770      	bx	lr

08008d62 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008d62:	b480      	push	{r7}
 8008d64:	b083      	sub	sp, #12
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008d6a:	bf00      	nop
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bc80      	pop	{r7}
 8008d72:	4770      	bx	lr

08008d74 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d74:	b480      	push	{r7}
 8008d76:	b083      	sub	sp, #12
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008d7c:	bf00      	nop
 8008d7e:	370c      	adds	r7, #12
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bc80      	pop	{r7}
 8008d84:	4770      	bx	lr

08008d86 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d92:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f003 0320 	and.w	r3, r3, #32
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d11e      	bne.n	8008de0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2200      	movs	r2, #0
 8008da6:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68da      	ldr	r2, [r3, #12]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008db6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	695a      	ldr	r2, [r3, #20]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f022 0201 	bic.w	r2, r2, #1
 8008dc6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	695a      	ldr	r2, [r3, #20]
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dd6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2220      	movs	r2, #32
 8008ddc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f7ff ffb5 	bl	8008d50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008de6:	bf00      	nop
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b084      	sub	sp, #16
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dfa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff ffb0 	bl	8008d62 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e02:	bf00      	nop
 8008e04:	3710      	adds	r7, #16
 8008e06:	46bd      	mov	sp, r7
 8008e08:	bd80      	pop	{r7, pc}

08008e0a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e0a:	b580      	push	{r7, lr}
 8008e0c:	b084      	sub	sp, #16
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	695b      	ldr	r3, [r3, #20]
 8008e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	bf14      	ite	ne
 8008e2a:	2301      	movne	r3, #1
 8008e2c:	2300      	moveq	r3, #0
 8008e2e:	b2db      	uxtb	r3, r3
 8008e30:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008e38:	b2db      	uxtb	r3, r3
 8008e3a:	2b21      	cmp	r3, #33	; 0x21
 8008e3c:	d108      	bne.n	8008e50 <UART_DMAError+0x46>
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d005      	beq.n	8008e50 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	2200      	movs	r2, #0
 8008e48:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008e4a:	68b8      	ldr	r0, [r7, #8]
 8008e4c:	f000 f871 	bl	8008f32 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	695b      	ldr	r3, [r3, #20]
 8008e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	bf14      	ite	ne
 8008e5e:	2301      	movne	r3, #1
 8008e60:	2300      	moveq	r3, #0
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008e6c:	b2db      	uxtb	r3, r3
 8008e6e:	2b22      	cmp	r3, #34	; 0x22
 8008e70:	d108      	bne.n	8008e84 <UART_DMAError+0x7a>
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d005      	beq.n	8008e84 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008e7e:	68b8      	ldr	r0, [r7, #8]
 8008e80:	f000 f86c 	bl	8008f5c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e88:	f043 0210 	orr.w	r2, r3, #16
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e90:	68b8      	ldr	r0, [r7, #8]
 8008e92:	f7ff ff6f 	bl	8008d74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e96:	bf00      	nop
 8008e98:	3710      	adds	r7, #16
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b084      	sub	sp, #16
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	60f8      	str	r0, [r7, #12]
 8008ea6:	60b9      	str	r1, [r7, #8]
 8008ea8:	603b      	str	r3, [r7, #0]
 8008eaa:	4613      	mov	r3, r2
 8008eac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eae:	e02c      	b.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008eb6:	d028      	beq.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008eb8:	69bb      	ldr	r3, [r7, #24]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d007      	beq.n	8008ece <UART_WaitOnFlagUntilTimeout+0x30>
 8008ebe:	f7fb fc51 	bl	8004764 <HAL_GetTick>
 8008ec2:	4602      	mov	r2, r0
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	69ba      	ldr	r2, [r7, #24]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d21d      	bcs.n	8008f0a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	68da      	ldr	r2, [r3, #12]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008edc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	695a      	ldr	r2, [r3, #20]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f022 0201 	bic.w	r2, r2, #1
 8008eec:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	2220      	movs	r2, #32
 8008ef2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2220      	movs	r2, #32
 8008efa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008f06:	2303      	movs	r3, #3
 8008f08:	e00f      	b.n	8008f2a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	4013      	ands	r3, r2
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	429a      	cmp	r2, r3
 8008f18:	bf0c      	ite	eq
 8008f1a:	2301      	moveq	r3, #1
 8008f1c:	2300      	movne	r3, #0
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	461a      	mov	r2, r3
 8008f22:	79fb      	ldrb	r3, [r7, #7]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d0c3      	beq.n	8008eb0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008f28:	2300      	movs	r3, #0
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3710      	adds	r7, #16
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}

08008f32 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008f32:	b480      	push	{r7}
 8008f34:	b083      	sub	sp, #12
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	68da      	ldr	r2, [r3, #12]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008f48:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2220      	movs	r2, #32
 8008f4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008f52:	bf00      	nop
 8008f54:	370c      	adds	r7, #12
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bc80      	pop	{r7}
 8008f5a:	4770      	bx	lr

08008f5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	68da      	ldr	r2, [r3, #12]
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008f72:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	695a      	ldr	r2, [r3, #20]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f022 0201 	bic.w	r2, r2, #1
 8008f82:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2220      	movs	r2, #32
 8008f88:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bc80      	pop	{r7}
 8008f94:	4770      	bx	lr
	...

08008f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691b      	ldr	r3, [r3, #16]
 8008fa6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68da      	ldr	r2, [r3, #12]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	430a      	orrs	r2, r1
 8008fb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	689a      	ldr	r2, [r3, #8]
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	431a      	orrs	r2, r3
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	695b      	ldr	r3, [r3, #20]
 8008fc4:	4313      	orrs	r3, r2
 8008fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008fd2:	f023 030c 	bic.w	r3, r3, #12
 8008fd6:	687a      	ldr	r2, [r7, #4]
 8008fd8:	6812      	ldr	r2, [r2, #0]
 8008fda:	68b9      	ldr	r1, [r7, #8]
 8008fdc:	430b      	orrs	r3, r1
 8008fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	699a      	ldr	r2, [r3, #24]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	430a      	orrs	r2, r1
 8008ff4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a2c      	ldr	r2, [pc, #176]	; (80090ac <UART_SetConfig+0x114>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d103      	bne.n	8009008 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009000:	f7fe f926 	bl	8007250 <HAL_RCC_GetPCLK2Freq>
 8009004:	60f8      	str	r0, [r7, #12]
 8009006:	e002      	b.n	800900e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009008:	f7fe f90e 	bl	8007228 <HAL_RCC_GetPCLK1Freq>
 800900c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	4613      	mov	r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	009a      	lsls	r2, r3, #2
 8009018:	441a      	add	r2, r3
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	685b      	ldr	r3, [r3, #4]
 800901e:	009b      	lsls	r3, r3, #2
 8009020:	fbb2 f3f3 	udiv	r3, r2, r3
 8009024:	4a22      	ldr	r2, [pc, #136]	; (80090b0 <UART_SetConfig+0x118>)
 8009026:	fba2 2303 	umull	r2, r3, r2, r3
 800902a:	095b      	lsrs	r3, r3, #5
 800902c:	0119      	lsls	r1, r3, #4
 800902e:	68fa      	ldr	r2, [r7, #12]
 8009030:	4613      	mov	r3, r2
 8009032:	009b      	lsls	r3, r3, #2
 8009034:	4413      	add	r3, r2
 8009036:	009a      	lsls	r2, r3, #2
 8009038:	441a      	add	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	685b      	ldr	r3, [r3, #4]
 800903e:	009b      	lsls	r3, r3, #2
 8009040:	fbb2 f2f3 	udiv	r2, r2, r3
 8009044:	4b1a      	ldr	r3, [pc, #104]	; (80090b0 <UART_SetConfig+0x118>)
 8009046:	fba3 0302 	umull	r0, r3, r3, r2
 800904a:	095b      	lsrs	r3, r3, #5
 800904c:	2064      	movs	r0, #100	; 0x64
 800904e:	fb00 f303 	mul.w	r3, r0, r3
 8009052:	1ad3      	subs	r3, r2, r3
 8009054:	011b      	lsls	r3, r3, #4
 8009056:	3332      	adds	r3, #50	; 0x32
 8009058:	4a15      	ldr	r2, [pc, #84]	; (80090b0 <UART_SetConfig+0x118>)
 800905a:	fba2 2303 	umull	r2, r3, r2, r3
 800905e:	095b      	lsrs	r3, r3, #5
 8009060:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009064:	4419      	add	r1, r3
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	4613      	mov	r3, r2
 800906a:	009b      	lsls	r3, r3, #2
 800906c:	4413      	add	r3, r2
 800906e:	009a      	lsls	r2, r3, #2
 8009070:	441a      	add	r2, r3
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	fbb2 f2f3 	udiv	r2, r2, r3
 800907c:	4b0c      	ldr	r3, [pc, #48]	; (80090b0 <UART_SetConfig+0x118>)
 800907e:	fba3 0302 	umull	r0, r3, r3, r2
 8009082:	095b      	lsrs	r3, r3, #5
 8009084:	2064      	movs	r0, #100	; 0x64
 8009086:	fb00 f303 	mul.w	r3, r0, r3
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	011b      	lsls	r3, r3, #4
 800908e:	3332      	adds	r3, #50	; 0x32
 8009090:	4a07      	ldr	r2, [pc, #28]	; (80090b0 <UART_SetConfig+0x118>)
 8009092:	fba2 2303 	umull	r2, r3, r2, r3
 8009096:	095b      	lsrs	r3, r3, #5
 8009098:	f003 020f 	and.w	r2, r3, #15
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	440a      	add	r2, r1
 80090a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80090a4:	bf00      	nop
 80090a6:	3710      	adds	r7, #16
 80090a8:	46bd      	mov	sp, r7
 80090aa:	bd80      	pop	{r7, pc}
 80090ac:	40013800 	.word	0x40013800
 80090b0:	51eb851f 	.word	0x51eb851f
 80090b4:	00000000 	.word	0x00000000

080090b8 <_ZN10ControllerC1Ev>:
#include "Controller.hpp"




Controller::Controller() {}
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b086      	sub	sp, #24
 80090bc:	af04      	add	r7, sp, #16
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	4a5f      	ldr	r2, [pc, #380]	; (8009240 <_ZN10ControllerC1Ev+0x188>)
 80090c4:	635a      	str	r2, [r3, #52]	; 0x34
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	4a5e      	ldr	r2, [pc, #376]	; (8009244 <_ZN10ControllerC1Ev+0x18c>)
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80090d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090d8:	4618      	mov	r0, r3
 80090da:	f7f7 fdd7 	bl	8000c8c <__aeabi_i2f>
 80090de:	4603      	mov	r3, r0
 80090e0:	4619      	mov	r1, r3
 80090e2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80090e6:	f7f7 fed9 	bl	8000e9c <__aeabi_fdiv>
 80090ea:	4603      	mov	r3, r0
 80090ec:	461a      	mov	r2, r3
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	641a      	str	r2, [r3, #64]	; 0x40
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	4a54      	ldr	r2, [pc, #336]	; (8009248 <_ZN10ControllerC1Ev+0x190>)
 80090f6:	645a      	str	r2, [r3, #68]	; 0x44
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a54      	ldr	r2, [pc, #336]	; (800924c <_ZN10ControllerC1Ev+0x194>)
 80090fc:	649a      	str	r2, [r3, #72]	; 0x48
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	4a53      	ldr	r2, [pc, #332]	; (8009250 <_ZN10ControllerC1Ev+0x198>)
 8009102:	64da      	str	r2, [r3, #76]	; 0x4c
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f04f 0200 	mov.w	r2, #0
 800910a:	651a      	str	r2, [r3, #80]	; 0x50
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a51      	ldr	r2, [pc, #324]	; (8009254 <_ZN10ControllerC1Ev+0x19c>)
 8009110:	655a      	str	r2, [r3, #84]	; 0x54
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	4a50      	ldr	r2, [pc, #320]	; (8009258 <_ZN10ControllerC1Ev+0x1a0>)
 8009116:	659a      	str	r2, [r3, #88]	; 0x58
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	4a50      	ldr	r2, [pc, #320]	; (800925c <_ZN10ControllerC1Ev+0x1a4>)
 800911c:	65da      	str	r2, [r3, #92]	; 0x5c
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	661a      	str	r2, [r3, #96]	; 0x60
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	665a      	str	r2, [r3, #100]	; 0x64
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	669a      	str	r2, [r3, #104]	; 0x68
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	4a49      	ldr	r2, [pc, #292]	; (8009260 <_ZN10ControllerC1Ev+0x1a8>)
 800913a:	66da      	str	r2, [r3, #108]	; 0x6c
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4a49      	ldr	r2, [pc, #292]	; (8009264 <_ZN10ControllerC1Ev+0x1ac>)
 8009140:	671a      	str	r2, [r3, #112]	; 0x70
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	4a48      	ldr	r2, [pc, #288]	; (8009268 <_ZN10ControllerC1Ev+0x1b0>)
 8009146:	675a      	str	r2, [r3, #116]	; 0x74
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4a48      	ldr	r2, [pc, #288]	; (800926c <_ZN10ControllerC1Ev+0x1b4>)
 800914c:	679a      	str	r2, [r3, #120]	; 0x78
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	4a47      	ldr	r2, [pc, #284]	; (8009270 <_ZN10ControllerC1Ev+0x1b8>)
 8009152:	67da      	str	r2, [r3, #124]	; 0x7c
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	4a47      	ldr	r2, [pc, #284]	; (8009274 <_ZN10ControllerC1Ev+0x1bc>)
 8009158:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	4a46      	ldr	r2, [pc, #280]	; (8009278 <_ZN10ControllerC1Ev+0x1c0>)
 8009160:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	4a44      	ldr	r2, [pc, #272]	; (8009278 <_ZN10ControllerC1Ev+0x1c0>)
 8009168:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f103 0190 	add.w	r1, r3, #144	; 0x90
 8009172:	a32f      	add	r3, pc, #188	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 8009174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009178:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800917c:	a32c      	add	r3, pc, #176	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 800917e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009182:	e9cd 2300 	strd	r2, r3, [sp]
 8009186:	a32c      	add	r3, pc, #176	; (adr r3, 8009238 <_ZN10ControllerC1Ev+0x180>)
 8009188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800918c:	4608      	mov	r0, r1
 800918e:	f004 f853 	bl	800d238 <_ZN3lpfC1Eddd>
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8009198:	a325      	add	r3, pc, #148	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 800919a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800919e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091a2:	a323      	add	r3, pc, #140	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 80091a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a8:	e9cd 2300 	strd	r2, r3, [sp]
 80091ac:	a322      	add	r3, pc, #136	; (adr r3, 8009238 <_ZN10ControllerC1Ev+0x180>)
 80091ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b2:	4608      	mov	r0, r1
 80091b4:	f004 f840 	bl	800d238 <_ZN3lpfC1Eddd>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f103 01e0 	add.w	r1, r3, #224	; 0xe0
 80091be:	a31c      	add	r3, pc, #112	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 80091c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091c8:	a319      	add	r3, pc, #100	; (adr r3, 8009230 <_ZN10ControllerC1Ev+0x178>)
 80091ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ce:	e9cd 2300 	strd	r2, r3, [sp]
 80091d2:	a319      	add	r3, pc, #100	; (adr r3, 8009238 <_ZN10ControllerC1Ev+0x180>)
 80091d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d8:	4608      	mov	r0, r1
 80091da:	f004 f82d 	bl	800d238 <_ZN3lpfC1Eddd>
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 80091e4:	4618      	mov	r0, r3
 80091e6:	f003 fbb3 	bl	800c950 <_ZN3PIDC1Ev>
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f503 7314 	add.w	r3, r3, #592	; 0x250
 80091f0:	4618      	mov	r0, r3
 80091f2:	f003 fbad 	bl	800c950 <_ZN3PIDC1Ev>
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 80091fc:	4618      	mov	r0, r3
 80091fe:	f003 fba7 	bl	800c950 <_ZN3PIDC1Ev>
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8009208:	4618      	mov	r0, r3
 800920a:	f003 fba1 	bl	800c950 <_ZN3PIDC1Ev>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8009214:	4618      	mov	r0, r3
 8009216:	f003 fb9b 	bl	800c950 <_ZN3PIDC1Ev>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8009220:	4618      	mov	r0, r3
 8009222:	f003 fb95 	bl	800c950 <_ZN3PIDC1Ev>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	4618      	mov	r0, r3
 800922a:	3708      	adds	r7, #8
 800922c:	46bd      	mov	sp, r7
 800922e:	bd80      	pop	{r7, pc}
 8009230:	fc3b4f61 	.word	0xfc3b4f61
 8009234:	3fa35935 	.word	0x3fa35935
 8009238:	4f0d844d 	.word	0x4f0d844d
 800923c:	3fed94af 	.word	0x3fed94af
 8009240:	44c1c000 	.word	0x44c1c000
 8009244:	42654ca3 	.word	0x42654ca3
 8009248:	3fb33333 	.word	0x3fb33333
 800924c:	411cf5c3 	.word	0x411cf5c3
 8009250:	41f9d70a 	.word	0x41f9d70a
 8009254:	3ecccccd 	.word	0x3ecccccd
 8009258:	3dcccccd 	.word	0x3dcccccd
 800925c:	3cf5c28f 	.word	0x3cf5c28f
 8009260:	40a00000 	.word	0x40a00000
 8009264:	41100000 	.word	0x41100000
 8009268:	40900000 	.word	0x40900000
 800926c:	40400000 	.word	0x40400000
 8009270:	41200000 	.word	0x41200000
 8009274:	41700000 	.word	0x41700000
 8009278:	bf800000 	.word	0xbf800000

0800927c <_ZN10Controller3RunEv>:

std::vector<float> Controller::Run (void) {
 800927c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009280:	b098      	sub	sp, #96	; 0x60
 8009282:	af04      	add	r7, sp, #16
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
        //printf("\ngyroX: %.2f",gyro[0]);
        //printf("\naccX: %.2f",acc[0]);
        
        roll  = state.angles[0];
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	60da      	str	r2, [r3, #12]
        pitch = state.angles[1];
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	611a      	str	r2, [r3, #16]
        yaw    = state.angles[2];
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	615a      	str	r2, [r3, #20]
        //printf("\nroll: %.2f",roll);
        //printf("\npitch: %.2f",pitch);

        roll_rate  = state.rates[0];
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	619a      	str	r2, [r3, #24]
        pitch_rate = state.rates[1];
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	f8d3 2140 	ldr.w	r2, [r3, #320]	; 0x140
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	61da      	str	r2, [r3, #28]
        yaw_rate   = state.rates[2];
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	621a      	str	r2, [r3, #32]

        roll_bias = state.bias[0];
 80092c4:	683b      	ldr	r3, [r7, #0]
 80092c6:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	605a      	str	r2, [r3, #4]
        pitch_bias = state.bias[1];
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	601a      	str	r2, [r3, #0]
        yaw_bias = state.bias[2];
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	609a      	str	r2, [r3, #8]
        


    int thr;

    switch(mod) {
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	f893 3198 	ldrb.w	r3, [r3, #408]	; 0x198
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	f000 8145 	beq.w	8009578 <_ZN10Controller3RunEv+0x2fc>
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	f300 8167 	bgt.w	80095c2 <_ZN10Controller3RunEv+0x346>
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d002      	beq.n	80092fe <_ZN10Controller3RunEv+0x82>
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d04f      	beq.n	800939c <_ZN10Controller3RunEv+0x120>
 80092fc:	e161      	b.n	80095c2 <_ZN10Controller3RunEv+0x346>
    	case STABILIZE:
    	{
    	    thr = pid_roll.Sat(ch3, 1800, 1000);
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 8009304:	683b      	ldr	r3, [r7, #0]
 8009306:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 800930a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800930e:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8009312:	f003 fe6d 	bl	800cff0 <_ZN3PID3SatEfii>
 8009316:	4603      	mov	r3, r0
 8009318:	4618      	mov	r0, r3
 800931a:	f7f7 fee7 	bl	80010ec <__aeabi_f2iz>
 800931e:	4603      	mov	r3, r0
 8009320:	64fb      	str	r3, [r7, #76]	; 0x4c
            roll_des     = state_des.angles[0];
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8009352:	4619      	mov	r1, r3
 8009354:	4610      	mov	r0, r2
 8009356:	f003 ff8a 	bl	800d26e <_ZN3lpf3RunEf>
 800935a:	4602      	mov	r2, r0
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 800936e:	4619      	mov	r1, r3
 8009370:	4610      	mov	r0, r2
 8009372:	f003 ff7c 	bl	800d26e <_ZN3lpf3RunEf>
 8009376:	4602      	mov	r2, r0
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 800938a:	4619      	mov	r1, r3
 800938c:	4610      	mov	r0, r2
 800938e:	f003 ff6e 	bl	800d26e <_ZN3lpf3RunEf>
 8009392:	4602      	mov	r2, r0
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
    	    break;
 800939a:	e112      	b.n	80095c2 <_ZN10Controller3RunEv+0x346>
    	}

    	case ALT_HOLD:
    	{
    		F = p_alt.PI_Vel(z0, z, z_vel, Kp_alt, Ki_alt, ch3) + m*g;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	f503 7668 	add.w	r6, r3, #928	; 0x3a0
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	f8d3 817c 	ldr.w	r8, [r3, #380]	; 0x17c
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	f8d3 9180 	ldr.w	r9, [r3, #384]	; 0x180
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	f8d3 a178 	ldr.w	sl, [r3, #376]	; 0x178
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 80093b8:	683b      	ldr	r3, [r7, #0]
 80093ba:	f8d3 5080 	ldr.w	r5, [r3, #128]	; 0x80
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7f7 feb7 	bl	8001138 <__aeabi_f2uiz>
 80093ca:	4603      	mov	r3, r0
 80093cc:	9302      	str	r3, [sp, #8]
 80093ce:	9501      	str	r5, [sp, #4]
 80093d0:	9400      	str	r4, [sp, #0]
 80093d2:	4653      	mov	r3, sl
 80093d4:	464a      	mov	r2, r9
 80093d6:	4641      	mov	r1, r8
 80093d8:	4630      	mov	r0, r6
 80093da:	f003 fb4d 	bl	800ca78 <_ZN3PID6PI_VelEfffffj>
 80093de:	4604      	mov	r4, r0
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80093e8:	4619      	mov	r1, r3
 80093ea:	4610      	mov	r0, r2
 80093ec:	f7f7 fca2 	bl	8000d34 <__aeabi_fmul>
 80093f0:	4603      	mov	r3, r0
 80093f2:	4619      	mov	r1, r3
 80093f4:	4620      	mov	r0, r4
 80093f6:	f7f7 fb95 	bl	8000b24 <__addsf3>
 80093fa:	4603      	mov	r3, r0
 80093fc:	461a      	mov	r2, r3
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			float deg2rad = 0.0175;
 8009404:	4b5b      	ldr	r3, [pc, #364]	; (8009574 <_ZN10Controller3RunEv+0x2f8>)
 8009406:	64bb      	str	r3, [r7, #72]	; 0x48
			float roll_r = roll * deg2rad;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	68db      	ldr	r3, [r3, #12]
 800940c:	4619      	mov	r1, r3
 800940e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8009410:	f7f7 fc90 	bl	8000d34 <__aeabi_fmul>
 8009414:	4603      	mov	r3, r0
 8009416:	647b      	str	r3, [r7, #68]	; 0x44
			float pitch_r = pitch * deg2rad;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	691b      	ldr	r3, [r3, #16]
 800941c:	4619      	mov	r1, r3
 800941e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8009420:	f7f7 fc88 	bl	8000d34 <__aeabi_fmul>
 8009424:	4603      	mov	r3, r0
 8009426:	643b      	str	r3, [r7, #64]	; 0x40
			float b2e = 1 / cos(roll_r) / cos(pitch_r);
 8009428:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800942a:	f7f8 fafd 	bl	8001a28 <_ZSt3cosf>
 800942e:	4603      	mov	r3, r0
 8009430:	4619      	mov	r1, r3
 8009432:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009436:	f7f7 fd31 	bl	8000e9c <__aeabi_fdiv>
 800943a:	4603      	mov	r3, r0
 800943c:	461c      	mov	r4, r3
 800943e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009440:	f7f8 faf2 	bl	8001a28 <_ZSt3cosf>
 8009444:	4603      	mov	r3, r0
 8009446:	4619      	mov	r1, r3
 8009448:	4620      	mov	r0, r4
 800944a:	f7f7 fd27 	bl	8000e9c <__aeabi_fdiv>
 800944e:	4603      	mov	r3, r0
 8009450:	63fb      	str	r3, [r7, #60]	; 0x3c

			F = F * b2e ; // Body to Earth
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8009458:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800945a:	4618      	mov	r0, r3
 800945c:	f7f7 fc6a 	bl	8000d34 <__aeabi_fmul>
 8009460:	4603      	mov	r3, r0
 8009462:	461a      	mov	r2, r3
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			F = p_alt.Sat(F, F_max, F_min);
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	f8d3 512c 	ldr.w	r5, [r3, #300]	; 0x12c
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800947a:	4618      	mov	r0, r3
 800947c:	f7f7 fe36 	bl	80010ec <__aeabi_f2iz>
 8009480:	4606      	mov	r6, r0
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009486:	4618      	mov	r0, r3
 8009488:	f7f7 fe30 	bl	80010ec <__aeabi_f2iz>
 800948c:	4603      	mov	r3, r0
 800948e:	4632      	mov	r2, r6
 8009490:	4629      	mov	r1, r5
 8009492:	4620      	mov	r0, r4
 8009494:	f003 fdac 	bl	800cff0 <_ZN3PID3SatEfii>
 8009498:	4602      	mov	r2, r0
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
			thr = p_alt.F2thr(F);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	f503 7268 	add.w	r2, r3, #928	; 0x3a0
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80094ac:	4619      	mov	r1, r3
 80094ae:	4610      	mov	r0, r2
 80094b0:	f003 fe7c 	bl	800d1ac <_ZN3PID5F2thrEf>
 80094b4:	4603      	mov	r3, r0
 80094b6:	64fb      	str	r3, [r7, #76]	; 0x4c
			thr = p_alt.Sat(thr, 1800, 1100);
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	f503 7468 	add.w	r4, r3, #928	; 0x3a0
 80094be:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80094c0:	f7f7 fbe4 	bl	8000c8c <__aeabi_i2f>
 80094c4:	4601      	mov	r1, r0
 80094c6:	f240 434c 	movw	r3, #1100	; 0x44c
 80094ca:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80094ce:	4620      	mov	r0, r4
 80094d0:	f003 fd8e 	bl	800cff0 <_ZN3PID3SatEfii>
 80094d4:	4603      	mov	r3, r0
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7f7 fe08 	bl	80010ec <__aeabi_f2iz>
 80094dc:	4603      	mov	r3, r0
 80094de:	64fb      	str	r3, [r7, #76]	; 0x4c
			alt_thr = thr;
 80094e0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80094e2:	f7f7 fbd3 	bl	8000c8c <__aeabi_i2f>
 80094e6:	4602      	mov	r2, r0
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	f8c3 2598 	str.w	r2, [r3, #1432]	; 0x598
			z0 = p_alt.zi;
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	f8d3 243c 	ldr.w	r2, [r3, #1084]	; 0x43c
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

            roll_des     = state_des.angles[0];
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	f8d3 2154 	ldr.w	r2, [r3, #340]	; 0x154
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 	 = state_des.angles[1];
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des = state_des.rates[2];
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4

            roll_des 	  	= roll_des_filt.Run(roll_des);
 800951e:	683b      	ldr	r3, [r7, #0]
 8009520:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 800952a:	4619      	mov	r1, r3
 800952c:	4610      	mov	r0, r2
 800952e:	f003 fe9e 	bl	800d26e <_ZN3lpf3RunEf>
 8009532:	4602      	mov	r2, r0
 8009534:	683b      	ldr	r3, [r7, #0]
 8009536:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
            pitch_des 		= pitch_des_filt.Run(pitch_des);
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	f103 02b8 	add.w	r2, r3, #184	; 0xb8
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009546:	4619      	mov	r1, r3
 8009548:	4610      	mov	r0, r2
 800954a:	f003 fe90 	bl	800d26e <_ZN3lpf3RunEf>
 800954e:	4602      	mov	r2, r0
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
            yaw_rate_des  	= yaw_des_filt.Run(yaw_rate_des);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8009562:	4619      	mov	r1, r3
 8009564:	4610      	mov	r0, r2
 8009566:	f003 fe82 	bl	800d26e <_ZN3lpf3RunEf>
 800956a:	4602      	mov	r2, r0
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
			break;
 8009572:	e026      	b.n	80095c2 <_ZN10Controller3RunEv+0x346>
 8009574:	3c8f5c29 	.word	0x3c8f5c29
    	}

    	case LOITER:
    	{
    		//roll_des  = p_velx.PI_Vel(0, y, vy, Kp_vel, Ki_vel, ch1);
    		pitch_des = p_velx.PI_Vel(0, x, vx, Kp_vel, Ki_vel, ch2);
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	f503 6689 	add.w	r6, r3, #1096	; 0x448
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	f8d3 8190 	ldr.w	r8, [r3, #400]	; 0x190
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	f8d3 9188 	ldr.w	r9, [r3, #392]	; 0x188
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	f8d3 5088 	ldr.w	r5, [r3, #136]	; 0x88
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800959c:	4618      	mov	r0, r3
 800959e:	f7f7 fdcb 	bl	8001138 <__aeabi_f2uiz>
 80095a2:	4603      	mov	r3, r0
 80095a4:	9302      	str	r3, [sp, #8]
 80095a6:	9501      	str	r5, [sp, #4]
 80095a8:	9400      	str	r4, [sp, #0]
 80095aa:	464b      	mov	r3, r9
 80095ac:	4642      	mov	r2, r8
 80095ae:	f04f 0100 	mov.w	r1, #0
 80095b2:	4630      	mov	r0, r6
 80095b4:	f003 fa60 	bl	800ca78 <_ZN3PID6PI_VelEfffffj>
 80095b8:	4602      	mov	r2, r0
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
    		break;
 80095c0:	bf00      	nop
    	}

    }

	roll_rate_des = pid_roll.P_Angle(roll_des,roll, Kp_angle,Ki_angle) + roll_des;
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	f503 70d4 	add.w	r0, r3, #424	; 0x1a8
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	f8d3 119c 	ldr.w	r1, [r3, #412]	; 0x19c
 80095ce:	683b      	ldr	r3, [r7, #0]
 80095d0:	68da      	ldr	r2, [r3, #12]
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	4623      	mov	r3, r4
 80095de:	f003 fa0d 	bl	800c9fc <_ZN3PID7P_AngleEffff>
 80095e2:	4602      	mov	r2, r0
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80095ea:	4619      	mov	r1, r3
 80095ec:	4610      	mov	r0, r2
 80095ee:	f7f7 fa99 	bl	8000b24 <__addsf3>
 80095f2:	4603      	mov	r3, r0
 80095f4:	461a      	mov	r2, r3
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	pitch_rate_des = pid_pitch.P_Angle(pitch_des,pitch, Kp_angle,Ki_angle) + pitch_des;
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	f503 7014 	add.w	r0, r3, #592	; 0x250
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	f8d3 11a0 	ldr.w	r1, [r3, #416]	; 0x1a0
 8009608:	683b      	ldr	r3, [r7, #0]
 800960a:	691a      	ldr	r2, [r3, #16]
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009614:	9300      	str	r3, [sp, #0]
 8009616:	4623      	mov	r3, r4
 8009618:	f003 f9f0 	bl	800c9fc <_ZN3PID7P_AngleEffff>
 800961c:	4602      	mov	r2, r0
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8009624:	4619      	mov	r1, r3
 8009626:	4610      	mov	r0, r2
 8009628:	f7f7 fa7c 	bl	8000b24 <__addsf3>
 800962c:	4603      	mov	r3, r0
 800962e:	461a      	mov	r2, r3
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	float pd_roll_ff  = pid_roll.RateFF(roll_rate_des);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8009642:	4619      	mov	r1, r3
 8009644:	4610      	mov	r0, r2
 8009646:	f003 fa73 	bl	800cb30 <_ZN3PID6RateFFEf>
 800964a:	63b8      	str	r0, [r7, #56]	; 0x38
	float pd_pitch_ff = pid_roll.RateFF(pitch_rate_des);
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	f503 72d4 	add.w	r2, r3, #424	; 0x1a8
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8009658:	4619      	mov	r1, r3
 800965a:	4610      	mov	r0, r2
 800965c:	f003 fa68 	bl	800cb30 <_ZN3PID6RateFFEf>
 8009660:	6378      	str	r0, [r7, #52]	; 0x34

	pd_roll  = pid_roll.PID_Rate2(roll_rate_des,roll_rate, roll, Kp_roll, Ki_roll, Kd_roll, Kp_angle) + pd_roll_ff;
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	f8d3 5124 	ldr.w	r5, [r3, #292]	; 0x124
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	699e      	ldr	r6, [r3, #24]
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800967c:	683a      	ldr	r2, [r7, #0]
 800967e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8009680:	6839      	ldr	r1, [r7, #0]
 8009682:	6dc9      	ldr	r1, [r1, #92]	; 0x5c
 8009684:	6838      	ldr	r0, [r7, #0]
 8009686:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8009688:	9003      	str	r0, [sp, #12]
 800968a:	9102      	str	r1, [sp, #8]
 800968c:	9201      	str	r2, [sp, #4]
 800968e:	9300      	str	r3, [sp, #0]
 8009690:	4663      	mov	r3, ip
 8009692:	4632      	mov	r2, r6
 8009694:	4629      	mov	r1, r5
 8009696:	4620      	mov	r0, r4
 8009698:	f003 fa9a 	bl	800cbd0 <_ZN3PID9PID_Rate2Efffffff>
 800969c:	4603      	mov	r3, r0
 800969e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80096a0:	4618      	mov	r0, r3
 80096a2:	f7f7 fa3f 	bl	8000b24 <__addsf3>
 80096a6:	4603      	mov	r3, r0
 80096a8:	461a      	mov	r2, r3
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	pd_pitch = pid_pitch.PID_Rate2(pitch_rate_des,pitch_rate, pitch, Kp_pitch,Ki_pitch,Kd_pitch, Kp_angle) + pd_pitch_ff;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	f503 7414 	add.w	r4, r3, #592	; 0x250
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	f8d3 5128 	ldr.w	r5, [r3, #296]	; 0x128
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	69de      	ldr	r6, [r3, #28]
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	f8d3 c010 	ldr.w	ip, [r3, #16]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	6e89      	ldr	r1, [r1, #104]	; 0x68
 80096d2:	6838      	ldr	r0, [r7, #0]
 80096d4:	6f40      	ldr	r0, [r0, #116]	; 0x74
 80096d6:	9003      	str	r0, [sp, #12]
 80096d8:	9102      	str	r1, [sp, #8]
 80096da:	9201      	str	r2, [sp, #4]
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	4663      	mov	r3, ip
 80096e0:	4632      	mov	r2, r6
 80096e2:	4629      	mov	r1, r5
 80096e4:	4620      	mov	r0, r4
 80096e6:	f003 fa73 	bl	800cbd0 <_ZN3PID9PID_Rate2Efffffff>
 80096ea:	4603      	mov	r3, r0
 80096ec:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80096ee:	4618      	mov	r0, r3
 80096f0:	f7f7 fa18 	bl	8000b24 <__addsf3>
 80096f4:	4603      	mov	r3, r0
 80096f6:	461a      	mov	r2, r3
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	p_yaw    = pid_yaw.PD_Rate(yaw_rate_des,yaw_rate,Kp_yaw,Ki_yaw,0);
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	f503 703e 	add.w	r0, r3, #760	; 0x2f8
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	f8d3 11a4 	ldr.w	r1, [r3, #420]	; 0x1a4
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	6a1a      	ldr	r2, [r3, #32]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009716:	f04f 0500 	mov.w	r5, #0
 800971a:	9501      	str	r5, [sp, #4]
 800971c:	9300      	str	r3, [sp, #0]
 800971e:	4623      	mov	r3, r4
 8009720:	f003 fb0a 	bl	800cd38 <_ZN3PID7PD_RateEfffff>
 8009724:	4602      	mov	r2, r0
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120



    int pwm1 = thr + pd_pitch - pd_roll  - p_yaw + PITCH_TRIM - ROLL_TRIM;
 800972c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800972e:	f7f7 faad 	bl	8000c8c <__aeabi_i2f>
 8009732:	4602      	mov	r2, r0
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800973a:	4619      	mov	r1, r3
 800973c:	4610      	mov	r0, r2
 800973e:	f7f7 f9f1 	bl	8000b24 <__addsf3>
 8009742:	4603      	mov	r3, r0
 8009744:	461a      	mov	r2, r3
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800974c:	4619      	mov	r1, r3
 800974e:	4610      	mov	r0, r2
 8009750:	f7f7 f9e6 	bl	8000b20 <__aeabi_fsub>
 8009754:	4603      	mov	r3, r0
 8009756:	461a      	mov	r2, r3
 8009758:	683b      	ldr	r3, [r7, #0]
 800975a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800975e:	4619      	mov	r1, r3
 8009760:	4610      	mov	r0, r2
 8009762:	f7f7 f9dd 	bl	8000b20 <__aeabi_fsub>
 8009766:	4603      	mov	r3, r0
 8009768:	49ac      	ldr	r1, [pc, #688]	; (8009a1c <_ZN10Controller3RunEv+0x7a0>)
 800976a:	4618      	mov	r0, r3
 800976c:	f7f7 f9da 	bl	8000b24 <__addsf3>
 8009770:	4603      	mov	r3, r0
 8009772:	49ab      	ldr	r1, [pc, #684]	; (8009a20 <_ZN10Controller3RunEv+0x7a4>)
 8009774:	4618      	mov	r0, r3
 8009776:	f7f7 f9d5 	bl	8000b24 <__addsf3>
 800977a:	4603      	mov	r3, r0
 800977c:	4618      	mov	r0, r3
 800977e:	f7f7 fcb5 	bl	80010ec <__aeabi_f2iz>
 8009782:	4603      	mov	r3, r0
 8009784:	633b      	str	r3, [r7, #48]	; 0x30
    int pwm2 = thr - pd_pitch + pd_roll  - p_yaw - PITCH_TRIM + ROLL_TRIM;
 8009786:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8009788:	f7f7 fa80 	bl	8000c8c <__aeabi_i2f>
 800978c:	4602      	mov	r2, r0
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8009794:	4619      	mov	r1, r3
 8009796:	4610      	mov	r0, r2
 8009798:	f7f7 f9c2 	bl	8000b20 <__aeabi_fsub>
 800979c:	4603      	mov	r3, r0
 800979e:	461a      	mov	r2, r3
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80097a6:	4619      	mov	r1, r3
 80097a8:	4610      	mov	r0, r2
 80097aa:	f7f7 f9bb 	bl	8000b24 <__addsf3>
 80097ae:	4603      	mov	r3, r0
 80097b0:	461a      	mov	r2, r3
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 80097b8:	4619      	mov	r1, r3
 80097ba:	4610      	mov	r0, r2
 80097bc:	f7f7 f9b0 	bl	8000b20 <__aeabi_fsub>
 80097c0:	4603      	mov	r3, r0
 80097c2:	4996      	ldr	r1, [pc, #600]	; (8009a1c <_ZN10Controller3RunEv+0x7a0>)
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7f7 f9ab 	bl	8000b20 <__aeabi_fsub>
 80097ca:	4603      	mov	r3, r0
 80097cc:	4994      	ldr	r1, [pc, #592]	; (8009a20 <_ZN10Controller3RunEv+0x7a4>)
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7f7 f9a6 	bl	8000b20 <__aeabi_fsub>
 80097d4:	4603      	mov	r3, r0
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7f7 fc88 	bl	80010ec <__aeabi_f2iz>
 80097dc:	4603      	mov	r3, r0
 80097de:	62fb      	str	r3, [r7, #44]	; 0x2c
    int pwm3 = thr + pd_pitch + pd_roll  + p_yaw + PITCH_TRIM + ROLL_TRIM;
 80097e0:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80097e2:	f7f7 fa53 	bl	8000c8c <__aeabi_i2f>
 80097e6:	4602      	mov	r2, r0
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80097ee:	4619      	mov	r1, r3
 80097f0:	4610      	mov	r0, r2
 80097f2:	f7f7 f997 	bl	8000b24 <__addsf3>
 80097f6:	4603      	mov	r3, r0
 80097f8:	461a      	mov	r2, r3
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8009800:	4619      	mov	r1, r3
 8009802:	4610      	mov	r0, r2
 8009804:	f7f7 f98e 	bl	8000b24 <__addsf3>
 8009808:	4603      	mov	r3, r0
 800980a:	461a      	mov	r2, r3
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 8009812:	4619      	mov	r1, r3
 8009814:	4610      	mov	r0, r2
 8009816:	f7f7 f985 	bl	8000b24 <__addsf3>
 800981a:	4603      	mov	r3, r0
 800981c:	497f      	ldr	r1, [pc, #508]	; (8009a1c <_ZN10Controller3RunEv+0x7a0>)
 800981e:	4618      	mov	r0, r3
 8009820:	f7f7 f980 	bl	8000b24 <__addsf3>
 8009824:	4603      	mov	r3, r0
 8009826:	497e      	ldr	r1, [pc, #504]	; (8009a20 <_ZN10Controller3RunEv+0x7a4>)
 8009828:	4618      	mov	r0, r3
 800982a:	f7f7 f979 	bl	8000b20 <__aeabi_fsub>
 800982e:	4603      	mov	r3, r0
 8009830:	4618      	mov	r0, r3
 8009832:	f7f7 fc5b 	bl	80010ec <__aeabi_f2iz>
 8009836:	4603      	mov	r3, r0
 8009838:	62bb      	str	r3, [r7, #40]	; 0x28
    int pwm4 = thr - pd_pitch - pd_roll  + p_yaw - PITCH_TRIM - ROLL_TRIM;
 800983a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800983c:	f7f7 fa26 	bl	8000c8c <__aeabi_i2f>
 8009840:	4602      	mov	r2, r0
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8009848:	4619      	mov	r1, r3
 800984a:	4610      	mov	r0, r2
 800984c:	f7f7 f968 	bl	8000b20 <__aeabi_fsub>
 8009850:	4603      	mov	r3, r0
 8009852:	461a      	mov	r2, r3
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800985a:	4619      	mov	r1, r3
 800985c:	4610      	mov	r0, r2
 800985e:	f7f7 f95f 	bl	8000b20 <__aeabi_fsub>
 8009862:	4603      	mov	r3, r0
 8009864:	461a      	mov	r2, r3
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800986c:	4619      	mov	r1, r3
 800986e:	4610      	mov	r0, r2
 8009870:	f7f7 f958 	bl	8000b24 <__addsf3>
 8009874:	4603      	mov	r3, r0
 8009876:	4969      	ldr	r1, [pc, #420]	; (8009a1c <_ZN10Controller3RunEv+0x7a0>)
 8009878:	4618      	mov	r0, r3
 800987a:	f7f7 f951 	bl	8000b20 <__aeabi_fsub>
 800987e:	4603      	mov	r3, r0
 8009880:	4967      	ldr	r1, [pc, #412]	; (8009a20 <_ZN10Controller3RunEv+0x7a4>)
 8009882:	4618      	mov	r0, r3
 8009884:	f7f7 f94e 	bl	8000b24 <__addsf3>
 8009888:	4603      	mov	r3, r0
 800988a:	4618      	mov	r0, r3
 800988c:	f7f7 fc2e 	bl	80010ec <__aeabi_f2iz>
 8009890:	4603      	mov	r3, r0
 8009892:	627b      	str	r3, [r7, #36]	; 0x24


    //Saturate pwm values
    pwm1 = (int)pid_roll.Sat(pwm1,PWM_UPPER,PWM_LOWER,thr);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800989a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800989c:	f7f7 f9f6 	bl	8000c8c <__aeabi_i2f>
 80098a0:	4601      	mov	r1, r0
 80098a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	f240 434c 	movw	r3, #1100	; 0x44c
 80098aa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80098ae:	4620      	mov	r0, r4
 80098b0:	f003 fb64 	bl	800cf7c <_ZN3PID3SatEfiii>
 80098b4:	4603      	mov	r3, r0
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7f7 fc18 	bl	80010ec <__aeabi_f2iz>
 80098bc:	4603      	mov	r3, r0
 80098be:	633b      	str	r3, [r7, #48]	; 0x30
    pwm2 = (int)pid_roll.Sat(pwm2,PWM_UPPER,PWM_LOWER,thr);
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 80098c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80098c8:	f7f7 f9e0 	bl	8000c8c <__aeabi_i2f>
 80098cc:	4601      	mov	r1, r0
 80098ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098d0:	9300      	str	r3, [sp, #0]
 80098d2:	f240 434c 	movw	r3, #1100	; 0x44c
 80098d6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80098da:	4620      	mov	r0, r4
 80098dc:	f003 fb4e 	bl	800cf7c <_ZN3PID3SatEfiii>
 80098e0:	4603      	mov	r3, r0
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7f7 fc02 	bl	80010ec <__aeabi_f2iz>
 80098e8:	4603      	mov	r3, r0
 80098ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    pwm3 = (int)pid_roll.Sat(pwm3,PWM_UPPER,PWM_LOWER,thr);
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 80098f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098f4:	f7f7 f9ca 	bl	8000c8c <__aeabi_i2f>
 80098f8:	4601      	mov	r1, r0
 80098fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098fc:	9300      	str	r3, [sp, #0]
 80098fe:	f240 434c 	movw	r3, #1100	; 0x44c
 8009902:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009906:	4620      	mov	r0, r4
 8009908:	f003 fb38 	bl	800cf7c <_ZN3PID3SatEfiii>
 800990c:	4603      	mov	r3, r0
 800990e:	4618      	mov	r0, r3
 8009910:	f7f7 fbec 	bl	80010ec <__aeabi_f2iz>
 8009914:	4603      	mov	r3, r0
 8009916:	62bb      	str	r3, [r7, #40]	; 0x28
    pwm4 = (int)pid_roll.Sat(pwm4,PWM_UPPER,PWM_LOWER,thr);
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	f503 74d4 	add.w	r4, r3, #424	; 0x1a8
 800991e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009920:	f7f7 f9b4 	bl	8000c8c <__aeabi_i2f>
 8009924:	4601      	mov	r1, r0
 8009926:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009928:	9300      	str	r3, [sp, #0]
 800992a:	f240 434c 	movw	r3, #1100	; 0x44c
 800992e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8009932:	4620      	mov	r0, r4
 8009934:	f003 fb22 	bl	800cf7c <_ZN3PID3SatEfiii>
 8009938:	4603      	mov	r3, r0
 800993a:	4618      	mov	r0, r3
 800993c:	f7f7 fbd6 	bl	80010ec <__aeabi_f2iz>
 8009940:	4603      	mov	r3, r0
 8009942:	627b      	str	r3, [r7, #36]	; 0x24
    pwm2 = 1000;
    pwm3 = 1000;
    pwm4 = 1000;
*/
    //Convert pwm to motor speed 
    w1 = pid_roll.pwm2mot(pwm1, 1);
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800994a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800994c:	b291      	uxth	r1, r2
 800994e:	2201      	movs	r2, #1
 8009950:	4618      	mov	r0, r3
 8009952:	f003 fbe3 	bl	800d11c <_ZN3PID7pwm2motEti>
 8009956:	4602      	mov	r2, r0
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	625a      	str	r2, [r3, #36]	; 0x24
    w2 = pid_roll.pwm2mot(pwm2, 1);
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8009962:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009964:	b291      	uxth	r1, r2
 8009966:	2201      	movs	r2, #1
 8009968:	4618      	mov	r0, r3
 800996a:	f003 fbd7 	bl	800d11c <_ZN3PID7pwm2motEti>
 800996e:	4602      	mov	r2, r0
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	629a      	str	r2, [r3, #40]	; 0x28
    w3 = pid_roll.pwm2mot(pwm3,-1);
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800997a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800997c:	b291      	uxth	r1, r2
 800997e:	f04f 32ff 	mov.w	r2, #4294967295
 8009982:	4618      	mov	r0, r3
 8009984:	f003 fbca 	bl	800d11c <_ZN3PID7pwm2motEti>
 8009988:	4602      	mov	r2, r0
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	62da      	str	r2, [r3, #44]	; 0x2c
    w4 = pid_roll.pwm2mot(pwm4,-1);
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8009994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009996:	b291      	uxth	r1, r2
 8009998:	f04f 32ff 	mov.w	r2, #4294967295
 800999c:	4618      	mov	r0, r3
 800999e:	f003 fbbd 	bl	800d11c <_ZN3PID7pwm2motEti>
 80099a2:	4602      	mov	r2, r0
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	631a      	str	r2, [r3, #48]	; 0x30


    std::vector<float> controller_output = 	{w1,w2,w3,w4};
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ac:	613b      	str	r3, [r7, #16]
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099b2:	617b      	str	r3, [r7, #20]
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099b8:	61bb      	str	r3, [r7, #24]
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099be:	61fb      	str	r3, [r7, #28]
 80099c0:	f107 0310 	add.w	r3, r7, #16
 80099c4:	60bb      	str	r3, [r7, #8]
 80099c6:	2304      	movs	r3, #4
 80099c8:	60fb      	str	r3, [r7, #12]
 80099ca:	f107 0320 	add.w	r3, r7, #32
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7fa f9c6 	bl	8003d60 <_ZNSaIfEC1Ev>
 80099d4:	f107 0320 	add.w	r3, r7, #32
 80099d8:	f107 0208 	add.w	r2, r7, #8
 80099dc:	ca06      	ldmia	r2, {r1, r2}
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 f85c 	bl	8009a9c <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>
 80099e4:	f107 0320 	add.w	r3, r7, #32
 80099e8:	4618      	mov	r0, r3
 80099ea:	f7fa f964 	bl	8003cb6 <_ZNSaIfED1Ev>
    controller_output_pwm[0] = pwm1;
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099f2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    controller_output_pwm[1] = pwm2;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80099fa:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    controller_output_pwm[2] = pwm3;
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009a02:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    controller_output_pwm[3] = pwm4;
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a0a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

    return controller_output;
 8009a0e:	bf00      	nop
}
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	3750      	adds	r7, #80	; 0x50
 8009a14:	46bd      	mov	sp, r7
 8009a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a1a:	bf00      	nop
 8009a1c:	41880000 	.word	0x41880000
 8009a20:	40e00000 	.word	0x40e00000

08009a24 <_ZN10ControllerD1Ev>:
    controller_output_pwm[3] = pwm4;

    return controller_output;
}
*/
Controller::~Controller() {}
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b082      	sub	sp, #8
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f503 639e 	add.w	r3, r3, #1264	; 0x4f0
 8009a32:	4618      	mov	r0, r3
 8009a34:	f003 fbf2 	bl	800d21c <_ZN3PIDD1Ev>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f503 6389 	add.w	r3, r3, #1096	; 0x448
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f003 fbec 	bl	800d21c <_ZN3PIDD1Ev>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f503 7368 	add.w	r3, r3, #928	; 0x3a0
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f003 fbe6 	bl	800d21c <_ZN3PIDD1Ev>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f503 733e 	add.w	r3, r3, #760	; 0x2f8
 8009a56:	4618      	mov	r0, r3
 8009a58:	f003 fbe0 	bl	800d21c <_ZN3PIDD1Ev>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 8009a62:	4618      	mov	r0, r3
 8009a64:	f003 fbda 	bl	800d21c <_ZN3PIDD1Ev>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f003 fbd4 	bl	800d21c <_ZN3PIDD1Ev>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	33e0      	adds	r3, #224	; 0xe0
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f003 fc4e 	bl	800d31a <_ZN3lpfD1Ev>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	33b8      	adds	r3, #184	; 0xb8
 8009a82:	4618      	mov	r0, r3
 8009a84:	f003 fc49 	bl	800d31a <_ZN3lpfD1Ev>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	3390      	adds	r3, #144	; 0x90
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f003 fc44 	bl	800d31a <_ZN3lpfD1Ev>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	4618      	mov	r0, r3
 8009a96:	3708      	adds	r7, #8
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <_ZNSt6vectorIfSaIfEEC1ESt16initializer_listIfERKS0_>:
      vector(initializer_list<value_type> __l,
 8009a9c:	b5b0      	push	{r4, r5, r7, lr}
 8009a9e:	b086      	sub	sp, #24
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	1d38      	adds	r0, r7, #4
 8009aa6:	e880 0006 	stmia.w	r0, {r1, r2}
 8009aaa:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	6839      	ldr	r1, [r7, #0]
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f7fa fa92 	bl	8003fda <_ZNSt12_Vector_baseIfSaIfEEC1ERKS0_>
	_M_range_initialize(__l.begin(), __l.end(),
 8009ab6:	1d3b      	adds	r3, r7, #4
 8009ab8:	4618      	mov	r0, r3
 8009aba:	f000 f810 	bl	8009ade <_ZNKSt16initializer_listIfE5beginEv>
 8009abe:	4604      	mov	r4, r0
 8009ac0:	1d3b      	adds	r3, r7, #4
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f000 f816 	bl	8009af4 <_ZNKSt16initializer_listIfE3endEv>
 8009ac8:	4602      	mov	r2, r0
 8009aca:	462b      	mov	r3, r5
 8009acc:	4621      	mov	r1, r4
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f000 f822 	bl	8009b18 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>
      }
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3718      	adds	r7, #24
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bdb0      	pop	{r4, r5, r7, pc}

08009ade <_ZNKSt16initializer_listIfE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 8009ade:	b480      	push	{r7}
 8009ae0:	b083      	sub	sp, #12
 8009ae2:	af00      	add	r7, sp, #0
 8009ae4:	6078      	str	r0, [r7, #4]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4618      	mov	r0, r3
 8009aec:	370c      	adds	r7, #12
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bc80      	pop	{r7}
 8009af2:	4770      	bx	lr

08009af4 <_ZNKSt16initializer_listIfE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8009af4:	b590      	push	{r4, r7, lr}
 8009af6:	b083      	sub	sp, #12
 8009af8:	af00      	add	r7, sp, #0
 8009afa:	6078      	str	r0, [r7, #4]
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f7ff ffee 	bl	8009ade <_ZNKSt16initializer_listIfE5beginEv>
 8009b02:	4604      	mov	r4, r0
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 f840 	bl	8009b8a <_ZNKSt16initializer_listIfE4sizeEv>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	009b      	lsls	r3, r3, #2
 8009b0e:	4423      	add	r3, r4
 8009b10:	4618      	mov	r0, r3
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd90      	pop	{r4, r7, pc}

08009b18 <_ZNSt6vectorIfSaIfEE19_M_range_initializeIPKfEEvT_S5_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 8009b18:	b590      	push	{r4, r7, lr}
 8009b1a:	b087      	sub	sp, #28
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 8009b26:	6879      	ldr	r1, [r7, #4]
 8009b28:	68b8      	ldr	r0, [r7, #8]
 8009b2a:	f000 f839 	bl	8009ba0 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 8009b32:	68fc      	ldr	r4, [r7, #12]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7fa f94e 	bl	8003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6978      	ldr	r0, [r7, #20]
 8009b42:	f000 f841 	bl	8009bc8 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>
 8009b46:	4603      	mov	r3, r0
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4620      	mov	r0, r4
 8009b4c:	f000 f864 	bl	8009c18 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8009b50:	4602      	mov	r2, r0
	  this->_M_impl._M_start
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681a      	ldr	r2, [r3, #0]
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	441a      	add	r2, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7fa f934 	bl	8003dd8 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009b70:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 8009b72:	4622      	mov	r2, r4
 8009b74:	6879      	ldr	r1, [r7, #4]
 8009b76:	68b8      	ldr	r0, [r7, #8]
 8009b78:	f000 f862 	bl	8009c40 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>
 8009b7c:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	605a      	str	r2, [r3, #4]
	}
 8009b82:	bf00      	nop
 8009b84:	371c      	adds	r7, #28
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd90      	pop	{r4, r7, pc}

08009b8a <_ZNKSt16initializer_listIfE4sizeEv>:
      size() const noexcept { return _M_len; }
 8009b8a:	b480      	push	{r7}
 8009b8c:	b083      	sub	sp, #12
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	4618      	mov	r0, r3
 8009b98:	370c      	adds	r7, #12
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bc80      	pop	{r7}
 8009b9e:	4770      	bx	lr

08009ba0 <_ZSt8distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
   *  and are constant time.  For other %iterator classes they are linear time.
  */
  template<typename _InputIterator>
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8009ba0:	b5b0      	push	{r4, r5, r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8009baa:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8009bac:	1d3b      	adds	r3, r7, #4
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f000 f857 	bl	8009c62 <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 8009bb4:	462a      	mov	r2, r5
 8009bb6:	6839      	ldr	r1, [r7, #0]
 8009bb8:	4620      	mov	r0, r4
 8009bba:	f000 f85b 	bl	8009c74 <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8009bbe:	4603      	mov	r3, r0
    }
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3710      	adds	r7, #16
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bdb0      	pop	{r4, r5, r7, pc}

08009bc8 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8009bc8:	b590      	push	{r4, r7, lr}
 8009bca:	b085      	sub	sp, #20
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8009bd2:	f107 030c 	add.w	r3, r7, #12
 8009bd6:	6839      	ldr	r1, [r7, #0]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7fa f9f0 	bl	8003fbe <_ZNSaIfEC1ERKS_>
 8009bde:	f107 030c 	add.w	r3, r7, #12
 8009be2:	4618      	mov	r0, r3
 8009be4:	f000 f855 	bl	8009c92 <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 8009be8:	4602      	mov	r2, r0
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	4293      	cmp	r3, r2
 8009bee:	bf8c      	ite	hi
 8009bf0:	2301      	movhi	r3, #1
 8009bf2:	2300      	movls	r3, #0
 8009bf4:	b2dc      	uxtb	r4, r3
 8009bf6:	f107 030c 	add.w	r3, r7, #12
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fa f85b 	bl	8003cb6 <_ZNSaIfED1Ev>
 8009c00:	2c00      	cmp	r4, #0
 8009c02:	d002      	beq.n	8009c0a <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 8009c04:	4803      	ldr	r0, [pc, #12]	; (8009c14 <_ZNSt6vectorIfSaIfEE17_S_check_init_lenEjRKS0_+0x4c>)
 8009c06:	f003 fba8 	bl	800d35a <_ZSt20__throw_length_errorPKc>
	return __n;
 8009c0a:	687b      	ldr	r3, [r7, #4]
      }
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3714      	adds	r7, #20
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd90      	pop	{r4, r7, pc}
 8009c14:	0800f8ac 	.word	0x0800f8ac

08009c18 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d006      	beq.n	8009c36 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x1e>
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6839      	ldr	r1, [r7, #0]
 8009c2c:	4618      	mov	r0, r3
 8009c2e:	f000 f84a 	bl	8009cc6 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>
 8009c32:	4603      	mov	r3, r0
 8009c34:	e000      	b.n	8009c38 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x20>
 8009c36:	2300      	movs	r3, #0
      }
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3708      	adds	r7, #8
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <_ZSt22__uninitialized_copy_aIPKfPffET0_T_S4_S3_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	607a      	str	r2, [r7, #4]
 8009c4c:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8009c4e:	687a      	ldr	r2, [r7, #4]
 8009c50:	68b9      	ldr	r1, [r7, #8]
 8009c52:	68f8      	ldr	r0, [r7, #12]
 8009c54:	f000 f846 	bl	8009ce4 <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <_ZSt19__iterator_categoryIPKfENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	370c      	adds	r7, #12
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bc80      	pop	{r7}
 8009c72:	4770      	bx	lr

08009c74 <_ZSt10__distanceIPKfENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8009c74:	b480      	push	{r7}
 8009c76:	b085      	sub	sp, #20
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8009c80:	68ba      	ldr	r2, [r7, #8]
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	1ad3      	subs	r3, r2, r3
 8009c86:	109b      	asrs	r3, r3, #2
    }
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3714      	adds	r7, #20
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bc80      	pop	{r7}
 8009c90:	4770      	bx	lr

08009c92 <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8009c92:	b580      	push	{r7, lr}
 8009c94:	b084      	sub	sp, #16
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8009c9a:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009c9e:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f831 	bl	8009d08 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8009caa:	f107 0208 	add.w	r2, r7, #8
 8009cae:	f107 030c 	add.w	r3, r7, #12
 8009cb2:	4611      	mov	r1, r2
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f000 f833 	bl	8009d20 <_ZSt3minIjERKT_S2_S2_>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	681b      	ldr	r3, [r3, #0]
      }
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3710      	adds	r7, #16
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}

08009cc6 <_ZNSt16allocator_traitsISaIfEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8009cc6:	b580      	push	{r7, lr}
 8009cc8:	b082      	sub	sp, #8
 8009cca:	af00      	add	r7, sp, #0
 8009ccc:	6078      	str	r0, [r7, #4]
 8009cce:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	6839      	ldr	r1, [r7, #0]
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 f836 	bl	8009d46 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <_ZSt18uninitialized_copyIPKfPfET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b086      	sub	sp, #24
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60f8      	str	r0, [r7, #12]
 8009cec:	60b9      	str	r1, [r7, #8]
 8009cee:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 8009cf4:	687a      	ldr	r2, [r7, #4]
 8009cf6:	68b9      	ldr	r1, [r7, #8]
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f000 f842 	bl	8009d82 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>
 8009cfe:	4603      	mov	r3, r0
    }
 8009d00:	4618      	mov	r0, r3
 8009d02:	3718      	adds	r7, #24
 8009d04:	46bd      	mov	sp, r7
 8009d06:	bd80      	pop	{r7, pc}

08009d08 <_ZNSt16allocator_traitsISaIfEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a) noexcept
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b082      	sub	sp, #8
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f000 f846 	bl	8009da2 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 8009d16:	4603      	mov	r3, r0
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3708      	adds	r7, #8
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	429a      	cmp	r2, r3
 8009d34:	d201      	bcs.n	8009d3a <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	e000      	b.n	8009d3c <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8009d3a:	687b      	ldr	r3, [r7, #4]
    }
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	370c      	adds	r7, #12
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bc80      	pop	{r7}
 8009d44:	4770      	bx	lr

08009d46 <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8009d46:	b580      	push	{r7, lr}
 8009d48:	b084      	sub	sp, #16
 8009d4a:	af00      	add	r7, sp, #0
 8009d4c:	60f8      	str	r0, [r7, #12]
 8009d4e:	60b9      	str	r1, [r7, #8]
 8009d50:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8009d52:	68f8      	ldr	r0, [r7, #12]
 8009d54:	f000 f825 	bl	8009da2 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>
 8009d58:	4602      	mov	r2, r0
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	bf8c      	ite	hi
 8009d60:	2301      	movhi	r3, #1
 8009d62:	2300      	movls	r3, #0
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d001      	beq.n	8009d6e <_ZN9__gnu_cxx13new_allocatorIfE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8009d6a:	f003 faf3 	bl	800d354 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	009b      	lsls	r3, r3, #2
 8009d72:	4618      	mov	r0, r3
 8009d74:	f003 fadd 	bl	800d332 <_Znwj>
 8009d78:	4603      	mov	r3, r0
      }
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3710      	adds	r7, #16
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKfPfEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b084      	sub	sp, #16
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	60f8      	str	r0, [r7, #12]
 8009d8a:	60b9      	str	r1, [r7, #8]
 8009d8c:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	68b9      	ldr	r1, [r7, #8]
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 f810 	bl	8009db8 <_ZSt4copyIPKfPfET0_T_S4_S3_>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	3710      	adds	r7, #16
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}

08009da2 <_ZNK9__gnu_cxx13new_allocatorIfE8max_sizeEv>:

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8009da2:	b480      	push	{r7}
 8009da4:	b083      	sub	sp, #12
 8009da6:	af00      	add	r7, sp, #0
 8009da8:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8009daa:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 8009dae:	4618      	mov	r0, r3
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bc80      	pop	{r7}
 8009db6:	4770      	bx	lr

08009db8 <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  Note that the end of the output range is permitted to be contained
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8009db8:	b590      	push	{r4, r7, lr}
 8009dba:	b085      	sub	sp, #20
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	60b9      	str	r1, [r7, #8]
 8009dc2:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a2<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8009dc4:	68f8      	ldr	r0, [r7, #12]
 8009dc6:	f000 f80f 	bl	8009de8 <_ZSt12__miter_baseIPKfET_S2_>
 8009dca:	4604      	mov	r4, r0
 8009dcc:	68b8      	ldr	r0, [r7, #8]
 8009dce:	f000 f80b 	bl	8009de8 <_ZSt12__miter_baseIPKfET_S2_>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	4620      	mov	r0, r4
 8009dda:	f000 f80f 	bl	8009dfc <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 8009dde:	4603      	mov	r3, r0
    }
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd90      	pop	{r4, r7, pc}

08009de8 <_ZSt12__miter_baseIPKfET_S2_>:

  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    inline _Iterator
    __miter_base(_Iterator __it)
 8009de8:	b480      	push	{r7}
 8009dea:	b083      	sub	sp, #12
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4618      	mov	r0, r3
 8009df4:	370c      	adds	r7, #12
 8009df6:	46bd      	mov	sp, r7
 8009df8:	bc80      	pop	{r7}
 8009dfa:	4770      	bx	lr

08009dfc <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8009dfc:	b5b0      	push	{r4, r5, r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f000 f81a 	bl	8009e42 <_ZSt12__niter_baseIPKfET_S2_>
 8009e0e:	4604      	mov	r4, r0
 8009e10:	68b8      	ldr	r0, [r7, #8]
 8009e12:	f000 f816 	bl	8009e42 <_ZSt12__niter_baseIPKfET_S2_>
 8009e16:	4605      	mov	r5, r0
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f000 f81b 	bl	8009e56 <_ZSt12__niter_baseIPfET_S1_>
 8009e20:	4603      	mov	r3, r0
 8009e22:	461a      	mov	r2, r3
 8009e24:	4629      	mov	r1, r5
 8009e26:	4620      	mov	r0, r4
 8009e28:	f000 f81f 	bl	8009e6a <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	1d3b      	adds	r3, r7, #4
 8009e30:	4611      	mov	r1, r2
 8009e32:	4618      	mov	r0, r3
 8009e34:	f000 f82b 	bl	8009e8e <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8009e38:	4603      	mov	r3, r0
    }
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3710      	adds	r7, #16
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bdb0      	pop	{r4, r5, r7, pc}

08009e42 <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 8009e42:	b480      	push	{r7}
 8009e44:	b083      	sub	sp, #12
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	370c      	adds	r7, #12
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bc80      	pop	{r7}
 8009e54:	4770      	bx	lr

08009e56 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 8009e56:	b480      	push	{r7}
 8009e58:	b083      	sub	sp, #12
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
    { return __it; }
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	4618      	mov	r0, r3
 8009e62:	370c      	adds	r7, #12
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bc80      	pop	{r7}
 8009e68:	4770      	bx	lr

08009e6a <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8009e6a:	b580      	push	{r7, lr}
 8009e6c:	b086      	sub	sp, #24
 8009e6e:	af00      	add	r7, sp, #0
 8009e70:	60f8      	str	r0, [r7, #12]
 8009e72:	60b9      	str	r1, [r7, #8]
 8009e74:	607a      	str	r2, [r7, #4]
      const bool __simple = (__is_trivially_copyable(_ValueTypeI)
 8009e76:	2301      	movs	r3, #1
 8009e78:	75fb      	strb	r3, [r7, #23]
			      _Category>::__copy_m(__first, __last, __result);
 8009e7a:	687a      	ldr	r2, [r7, #4]
 8009e7c:	68b9      	ldr	r1, [r7, #8]
 8009e7e:	68f8      	ldr	r0, [r7, #12]
 8009e80:	f000 f810 	bl	8009ea4 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 8009e84:	4603      	mov	r3, r0
    }
 8009e86:	4618      	mov	r0, r3
 8009e88:	3718      	adds	r7, #24
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8009e8e:	b480      	push	{r7}
 8009e90:	b083      	sub	sp, #12
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
 8009e96:	6039      	str	r1, [r7, #0]
    { return __res; }
 8009e98:	683b      	ldr	r3, [r7, #0]
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bc80      	pop	{r7}
 8009ea2:	4770      	bx	lr

08009ea4 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b086      	sub	sp, #24
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8009eb0:	68ba      	ldr	r2, [r7, #8]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	1ad3      	subs	r3, r2, r3
 8009eb6:	109b      	asrs	r3, r3, #2
 8009eb8:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d006      	beq.n	8009ece <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	009b      	lsls	r3, r3, #2
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	68f9      	ldr	r1, [r7, #12]
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f005 fbad 	bl	800f628 <memmove>
	  return __result + _Num;
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	687a      	ldr	r2, [r7, #4]
 8009ed4:	4413      	add	r3, r2
	}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3718      	adds	r7, #24
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}
	...

08009ee0 <_ZN15Kalman_FiltresiC1Ev>:
#include "Kalman.hpp"
#include <math.h>


Kalman_Filtresi::Kalman_Filtresi()  {
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af04      	add	r7, sp, #16
 8009ee6:	6078      	str	r0, [r7, #4]
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f04f 0200 	mov.w	r2, #0
 8009eee:	619a      	str	r2, [r3, #24]
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f04f 0200 	mov.w	r2, #0
 8009ef6:	61da      	str	r2, [r3, #28]
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	f04f 0200 	mov.w	r2, #0
 8009efe:	621a      	str	r2, [r3, #32]
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	4a53      	ldr	r2, [pc, #332]	; (800a050 <_ZN15Kalman_FiltresiC1Ev+0x170>)
 8009f04:	63da      	str	r2, [r3, #60]	; 0x3c
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	4a52      	ldr	r2, [pc, #328]	; (800a054 <_ZN15Kalman_FiltresiC1Ev+0x174>)
 8009f0a:	641a      	str	r2, [r3, #64]	; 0x40
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f04f 0200 	mov.w	r2, #0
 8009f12:	645a      	str	r2, [r3, #68]	; 0x44
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f04f 0200 	mov.w	r2, #0
 8009f1a:	649a      	str	r2, [r3, #72]	; 0x48
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f04f 0200 	mov.w	r2, #0
 8009f22:	64da      	str	r2, [r3, #76]	; 0x4c
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a4c      	ldr	r2, [pc, #304]	; (800a058 <_ZN15Kalman_FiltresiC1Ev+0x178>)
 8009f28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a4b      	ldr	r2, [pc, #300]	; (800a05c <_ZN15Kalman_FiltresiC1Ev+0x17c>)
 8009f30:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	4a4a      	ldr	r2, [pc, #296]	; (800a060 <_ZN15Kalman_FiltresiC1Ev+0x180>)
 8009f38:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8009f42:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	4a46      	ldr	r2, [pc, #280]	; (800a064 <_ZN15Kalman_FiltresiC1Ev+0x184>)
 8009f4a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	4a45      	ldr	r2, [pc, #276]	; (800a068 <_ZN15Kalman_FiltresiC1Ev+0x188>)
 8009f52:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8009f5c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	4a42      	ldr	r2, [pc, #264]	; (800a06c <_ZN15Kalman_FiltresiC1Ev+0x18c>)
 8009f64:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8009f6e:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8009f78:	4618      	mov	r0, r3
 8009f7a:	f7f6 fe87 	bl	8000c8c <__aeabi_i2f>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	4619      	mov	r1, r3
 8009f82:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009f86:	f7f6 ff89 	bl	8000e9c <__aeabi_fdiv>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	f7f6 fa43 	bl	8000418 <__aeabi_f2d>
 8009f92:	4602      	mov	r2, r0
 8009f94:	460b      	mov	r3, r1
 8009f96:	6879      	ldr	r1, [r7, #4]
 8009f98:	e9c1 2330 	strd	r2, r3, [r1, #192]	; 0xc0
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a34      	ldr	r2, [pc, #208]	; (800a070 <_ZN15Kalman_FiltresiC1Ev+0x190>)
 8009fa0:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	4a2d      	ldr	r2, [pc, #180]	; (800a05c <_ZN15Kalman_FiltresiC1Ev+0x17c>)
 8009fa8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8009fb2:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	4a2e      	ldr	r2, [pc, #184]	; (800a074 <_ZN15Kalman_FiltresiC1Ev+0x194>)
 8009fba:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8009fc4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a2b      	ldr	r2, [pc, #172]	; (800a078 <_ZN15Kalman_FiltresiC1Ev+0x198>)
 8009fcc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a2a      	ldr	r2, [pc, #168]	; (800a07c <_ZN15Kalman_FiltresiC1Ev+0x19c>)
 8009fd4:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f503 71c8 	add.w	r1, r3, #400	; 0x190
 8009fde:	a314      	add	r3, pc, #80	; (adr r3, 800a030 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 8009fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009fe8:	a311      	add	r3, pc, #68	; (adr r3, 800a030 <_ZN15Kalman_FiltresiC1Ev+0x150>)
 8009fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fee:	e9cd 2300 	strd	r2, r3, [sp]
 8009ff2:	a311      	add	r3, pc, #68	; (adr r3, 800a038 <_ZN15Kalman_FiltresiC1Ev+0x158>)
 8009ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff8:	4608      	mov	r0, r1
 8009ffa:	f003 f91d 	bl	800d238 <_ZN3lpfC1Eddd>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	f503 71dc 	add.w	r1, r3, #440	; 0x1b8
 800a004:	a30e      	add	r3, pc, #56	; (adr r3, 800a040 <_ZN15Kalman_FiltresiC1Ev+0x160>)
 800a006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a00a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a00e:	a30c      	add	r3, pc, #48	; (adr r3, 800a040 <_ZN15Kalman_FiltresiC1Ev+0x160>)
 800a010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a014:	e9cd 2300 	strd	r2, r3, [sp]
 800a018:	a30b      	add	r3, pc, #44	; (adr r3, 800a048 <_ZN15Kalman_FiltresiC1Ev+0x168>)
 800a01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01e:	4608      	mov	r0, r1
 800a020:	f003 f90a 	bl	800d238 <_ZN3lpfC1Eddd>

}
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	4618      	mov	r0, r3
 800a028:	3708      	adds	r7, #8
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	de7ea5f8 	.word	0xde7ea5f8
 800a034:	3fb2a454 	.word	0x3fb2a454
 800a038:	ab367a10 	.word	0xab367a10
 800a03c:	3feb573e 	.word	0x3feb573e
 800a040:	fc3b4f61 	.word	0xfc3b4f61
 800a044:	3fa35935 	.word	0x3fa35935
 800a048:	4f0d844d 	.word	0x4f0d844d
 800a04c:	3fed94af 	.word	0x3fed94af
 800a050:	358637bd 	.word	0x358637bd
 800a054:	3d8f5c29 	.word	0x3d8f5c29
 800a058:	461c4000 	.word	0x461c4000
 800a05c:	41200000 	.word	0x41200000
 800a060:	4b189680 	.word	0x4b189680
 800a064:	40a00000 	.word	0x40a00000
 800a068:	42480000 	.word	0x42480000
 800a06c:	42654ca3 	.word	0x42654ca3
 800a070:	3727c5ac 	.word	0x3727c5ac
 800a074:	3cdd2f1b 	.word	0x3cdd2f1b
 800a078:	c03f433f 	.word	0xc03f433f
 800a07c:	4034b6a2 	.word	0x4034b6a2

0800a080 <_ZN15Kalman_Filtresi3RunEv>:


void Kalman_Filtresi::Run() {
 800a080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a084:	b09c      	sub	sp, #112	; 0x70
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]

  float accX = acc[0]; 
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 800a090:	66bb      	str	r3, [r7, #104]	; 0x68
  float accY = acc[1];
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800a098:	667b      	str	r3, [r7, #100]	; 0x64
  float accZ = acc[2];
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800a0a0:	663b      	str	r3, [r7, #96]	; 0x60

  float gyroX = gyro[0]; 
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800a0a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  float gyroY = gyro[1];
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800a0b0:	65bb      	str	r3, [r7, #88]	; 0x58
  float gyroZ = gyro[2];
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800a0b8:	657b      	str	r3, [r7, #84]	; 0x54

  //pitch_acc = lpf(pitch_acc);
  //roll_acc = lpf(roll_acc);


  pitch_gyro = gyroY * st;
 800a0ba:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a0bc:	f7f6 f9ac 	bl	8000418 <__aeabi_f2d>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a0c6:	f7f6 f9ff 	bl	80004c8 <__aeabi_dmul>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4610      	mov	r0, r2
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	f7f6 fcd1 	bl	8000a78 <__aeabi_d2f>
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  roll_gyro =  gyroX * st;
 800a0de:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800a0e0:	f7f6 f99a 	bl	8000418 <__aeabi_f2d>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a0ea:	f7f6 f9ed 	bl	80004c8 <__aeabi_dmul>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	460b      	mov	r3, r1
 800a0f2:	4610      	mov	r0, r2
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	f7f6 fcbf 	bl	8000a78 <__aeabi_d2f>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    attitude.pitch_acc = pitch_acc;
    attitude.yaw_acc = yaw_acc;
    //printf("\npitc_acc: %.2f", pitch_acc);
  #endif
    
    if(gyro_ready) {
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800a108:	2b00      	cmp	r3, #0
 800a10a:	f001 8440 	beq.w	800b98e <_ZN15Kalman_Filtresi3RunEv+0x190e>

  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800a10e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a110:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800a112:	f7f6 fe0f 	bl	8000d34 <__aeabi_fmul>
 800a116:	4603      	mov	r3, r0
 800a118:	461c      	mov	r4, r3
 800a11a:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a11c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800a11e:	f7f6 fe09 	bl	8000d34 <__aeabi_fmul>
 800a122:	4603      	mov	r3, r0
 800a124:	4619      	mov	r1, r3
 800a126:	4620      	mov	r0, r4
 800a128:	f7f6 fcfc 	bl	8000b24 <__addsf3>
 800a12c:	4603      	mov	r3, r0
 800a12e:	461c      	mov	r4, r3
 800a130:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800a132:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800a134:	f7f6 fdfe 	bl	8000d34 <__aeabi_fmul>
 800a138:	4603      	mov	r3, r0
 800a13a:	4619      	mov	r1, r3
 800a13c:	4620      	mov	r0, r4
 800a13e:	f7f6 fcf1 	bl	8000b24 <__addsf3>
 800a142:	4603      	mov	r3, r0
 800a144:	4618      	mov	r0, r3
 800a146:	f7f7 fc87 	bl	8001a58 <_ZSt4sqrtf>
 800a14a:	6478      	str	r0, [r7, #68]	; 0x44

  pitch_acc =  asin(accX/acctop)*rad2deg + PITCH_OFFSET;
 800a14c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a14e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800a150:	f7f6 fea4 	bl	8000e9c <__aeabi_fdiv>
 800a154:	4603      	mov	r3, r0
 800a156:	4618      	mov	r0, r3
 800a158:	f7f7 fc4c 	bl	80019f4 <_ZSt4asinf>
 800a15c:	4602      	mov	r2, r0
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a164:	4619      	mov	r1, r3
 800a166:	4610      	mov	r0, r2
 800a168:	f7f6 fde4 	bl	8000d34 <__aeabi_fmul>
 800a16c:	4603      	mov	r3, r0
 800a16e:	461a      	mov	r2, r3
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800a176:	4619      	mov	r1, r3
 800a178:	4610      	mov	r0, r2
 800a17a:	f7f6 fcd3 	bl	8000b24 <__addsf3>
 800a17e:	4603      	mov	r3, r0
 800a180:	461a      	mov	r2, r3
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  roll_acc  =  asin(accY/acctop)*rad2deg + ROLL_OFFSET;
 800a188:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a18a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800a18c:	f7f6 fe86 	bl	8000e9c <__aeabi_fdiv>
 800a190:	4603      	mov	r3, r0
 800a192:	4618      	mov	r0, r3
 800a194:	f7f7 fc2e 	bl	80019f4 <_ZSt4asinf>
 800a198:	4602      	mov	r2, r0
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	4610      	mov	r0, r2
 800a1a4:	f7f6 fdc6 	bl	8000d34 <__aeabi_fmul>
 800a1a8:	4603      	mov	r3, r0
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	4610      	mov	r0, r2
 800a1b6:	f7f6 fcb5 	bl	8000b24 <__addsf3>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	461a      	mov	r2, r3
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

  	//float alpha = 0.998;
  	float alpha = 0.998;
 800a1c4:	4bb5      	ldr	r3, [pc, #724]	; (800a49c <_ZN15Kalman_Filtresi3RunEv+0x41c>)
 800a1c6:	643b      	str	r3, [r7, #64]	; 0x40
    pitch_comp=(pitch_gyro+pitch_eski)*alpha+pitch_acc*(1-alpha);	//Tmleyen filtre
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	4610      	mov	r0, r2
 800a1d8:	f7f6 fca4 	bl	8000b24 <__addsf3>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7f6 fda7 	bl	8000d34 <__aeabi_fmul>
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	461d      	mov	r5, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8d3 40f8 	ldr.w	r4, [r3, #248]	; 0xf8
 800a1f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a1f2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a1f6:	f7f6 fc93 	bl	8000b20 <__aeabi_fsub>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	4619      	mov	r1, r3
 800a1fe:	4620      	mov	r0, r4
 800a200:	f7f6 fd98 	bl	8000d34 <__aeabi_fmul>
 800a204:	4603      	mov	r3, r0
 800a206:	4619      	mov	r1, r3
 800a208:	4628      	mov	r0, r5
 800a20a:	f7f6 fc8b 	bl	8000b24 <__addsf3>
 800a20e:	4603      	mov	r3, r0
 800a210:	461a      	mov	r2, r3
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    roll_comp =(roll_gyro+roll_eski)*alpha+roll_acc*(1-alpha);		//Tmleyen filtre
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 800a224:	4619      	mov	r1, r3
 800a226:	4610      	mov	r0, r2
 800a228:	f7f6 fc7c 	bl	8000b24 <__addsf3>
 800a22c:	4603      	mov	r3, r0
 800a22e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a230:	4618      	mov	r0, r3
 800a232:	f7f6 fd7f 	bl	8000d34 <__aeabi_fmul>
 800a236:	4603      	mov	r3, r0
 800a238:	461d      	mov	r5, r3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f8d3 40fc 	ldr.w	r4, [r3, #252]	; 0xfc
 800a240:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a242:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a246:	f7f6 fc6b 	bl	8000b20 <__aeabi_fsub>
 800a24a:	4603      	mov	r3, r0
 800a24c:	4619      	mov	r1, r3
 800a24e:	4620      	mov	r0, r4
 800a250:	f7f6 fd70 	bl	8000d34 <__aeabi_fmul>
 800a254:	4603      	mov	r3, r0
 800a256:	4619      	mov	r1, r3
 800a258:	4628      	mov	r0, r5
 800a25a:	f7f6 fc63 	bl	8000b24 <__addsf3>
 800a25e:	4603      	mov	r3, r0
 800a260:	461a      	mov	r2, r3
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110


    //ANGLE PREDICTION
    roll_ekf = (roll_ekf) + st*(roll_rate);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a26e:	4618      	mov	r0, r3
 800a270:	f7f6 f8d2 	bl	8000418 <__aeabi_f2d>
 800a274:	4680      	mov	r8, r0
 800a276:	4689      	mov	r9, r1
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	4618      	mov	r0, r3
 800a284:	f7f6 f8c8 	bl	8000418 <__aeabi_f2d>
 800a288:	4602      	mov	r2, r0
 800a28a:	460b      	mov	r3, r1
 800a28c:	4620      	mov	r0, r4
 800a28e:	4629      	mov	r1, r5
 800a290:	f7f6 f91a 	bl	80004c8 <__aeabi_dmul>
 800a294:	4602      	mov	r2, r0
 800a296:	460b      	mov	r3, r1
 800a298:	4640      	mov	r0, r8
 800a29a:	4649      	mov	r1, r9
 800a29c:	f7f5 ff5e 	bl	800015c <__adddf3>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	460b      	mov	r3, r1
 800a2a4:	4610      	mov	r0, r2
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	f7f6 fbe6 	bl	8000a78 <__aeabi_d2f>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

    S11_roll = S11_roll + sa + S31_roll*st + (st*st*(S13_roll + S33_roll*st))/st;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2bc:	4619      	mov	r1, r3
 800a2be:	4610      	mov	r0, r2
 800a2c0:	f7f6 fc30 	bl	8000b24 <__addsf3>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7f6 f8a6 	bl	8000418 <__aeabi_f2d>
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	460d      	mov	r5, r1
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f7f6 f89f 	bl	8000418 <__aeabi_f2d>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a2e0:	f7f6 f8f2 	bl	80004c8 <__aeabi_dmul>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	4629      	mov	r1, r5
 800a2ec:	f7f5 ff36 	bl	800015c <__adddf3>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	460b      	mov	r3, r1
 800a2f4:	4690      	mov	r8, r2
 800a2f6:	4699      	mov	r9, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a304:	f7f6 f8e0 	bl	80004c8 <__aeabi_dmul>
 800a308:	4602      	mov	r2, r0
 800a30a:	460b      	mov	r3, r1
 800a30c:	4692      	mov	sl, r2
 800a30e:	469b      	mov	fp, r3
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a314:	4618      	mov	r0, r3
 800a316:	f7f6 f87f 	bl	8000418 <__aeabi_f2d>
 800a31a:	4604      	mov	r4, r0
 800a31c:	460d      	mov	r5, r1
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a322:	4618      	mov	r0, r3
 800a324:	f7f6 f878 	bl	8000418 <__aeabi_f2d>
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a32e:	f7f6 f8cb 	bl	80004c8 <__aeabi_dmul>
 800a332:	4602      	mov	r2, r0
 800a334:	460b      	mov	r3, r1
 800a336:	4620      	mov	r0, r4
 800a338:	4629      	mov	r1, r5
 800a33a:	f7f5 ff0f 	bl	800015c <__adddf3>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4650      	mov	r0, sl
 800a344:	4659      	mov	r1, fp
 800a346:	f7f6 f8bf 	bl	80004c8 <__aeabi_dmul>
 800a34a:	4602      	mov	r2, r0
 800a34c:	460b      	mov	r3, r1
 800a34e:	4610      	mov	r0, r2
 800a350:	4619      	mov	r1, r3
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a358:	f7f6 f9e0 	bl	800071c <__aeabi_ddiv>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4640      	mov	r0, r8
 800a362:	4649      	mov	r1, r9
 800a364:	f7f5 fefa 	bl	800015c <__adddf3>
 800a368:	4602      	mov	r2, r0
 800a36a:	460b      	mov	r3, r1
 800a36c:	4610      	mov	r0, r2
 800a36e:	4619      	mov	r1, r3
 800a370:	f7f6 fb82 	bl	8000a78 <__aeabi_d2f>
 800a374:	4602      	mov	r2, r0
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	645a      	str	r2, [r3, #68]	; 0x44
    S12_roll = S12_roll + S32_roll*st;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a37e:	4618      	mov	r0, r3
 800a380:	f7f6 f84a 	bl	8000418 <__aeabi_f2d>
 800a384:	4604      	mov	r4, r0
 800a386:	460d      	mov	r5, r1
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7f6 f843 	bl	8000418 <__aeabi_f2d>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a398:	f7f6 f896 	bl	80004c8 <__aeabi_dmul>
 800a39c:	4602      	mov	r2, r0
 800a39e:	460b      	mov	r3, r1
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	4629      	mov	r1, r5
 800a3a4:	f7f5 feda 	bl	800015c <__adddf3>
 800a3a8:	4602      	mov	r2, r0
 800a3aa:	460b      	mov	r3, r1
 800a3ac:	4610      	mov	r0, r2
 800a3ae:	4619      	mov	r1, r3
 800a3b0:	f7f6 fb62 	bl	8000a78 <__aeabi_d2f>
 800a3b4:	4602      	mov	r2, r0
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	649a      	str	r2, [r3, #72]	; 0x48
    S13_roll = S13_roll + S33_roll*st;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f7f6 f82a 	bl	8000418 <__aeabi_f2d>
 800a3c4:	4604      	mov	r4, r0
 800a3c6:	460d      	mov	r5, r1
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7f6 f823 	bl	8000418 <__aeabi_f2d>
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a3d8:	f7f6 f876 	bl	80004c8 <__aeabi_dmul>
 800a3dc:	4602      	mov	r2, r0
 800a3de:	460b      	mov	r3, r1
 800a3e0:	4620      	mov	r0, r4
 800a3e2:	4629      	mov	r1, r5
 800a3e4:	f7f5 feba 	bl	800015c <__adddf3>
 800a3e8:	4602      	mov	r2, r0
 800a3ea:	460b      	mov	r3, r1
 800a3ec:	4610      	mov	r0, r2
 800a3ee:	4619      	mov	r1, r3
 800a3f0:	f7f6 fb42 	bl	8000a78 <__aeabi_d2f>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	655a      	str	r2, [r3, #84]	; 0x54

    S21_roll = S21_roll + S23_roll*(st);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3fe:	4618      	mov	r0, r3
 800a400:	f7f6 f80a 	bl	8000418 <__aeabi_f2d>
 800a404:	4604      	mov	r4, r0
 800a406:	460d      	mov	r5, r1
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7f6 f803 	bl	8000418 <__aeabi_f2d>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a418:	f7f6 f856 	bl	80004c8 <__aeabi_dmul>
 800a41c:	4602      	mov	r2, r0
 800a41e:	460b      	mov	r3, r1
 800a420:	4620      	mov	r0, r4
 800a422:	4629      	mov	r1, r5
 800a424:	f7f5 fe9a 	bl	800015c <__adddf3>
 800a428:	4602      	mov	r2, r0
 800a42a:	460b      	mov	r3, r1
 800a42c:	4610      	mov	r0, r2
 800a42e:	4619      	mov	r1, r3
 800a430:	f7f6 fb22 	bl	8000a78 <__aeabi_d2f>
 800a434:	4602      	mov	r2, r0
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	64da      	str	r2, [r3, #76]	; 0x4c
    S22_roll = S22_roll + sb;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800a444:	4619      	mov	r1, r3
 800a446:	4610      	mov	r0, r2
 800a448:	f7f6 fb6c 	bl	8000b24 <__addsf3>
 800a44c:	4603      	mov	r3, r0
 800a44e:	461a      	mov	r2, r3
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	651a      	str	r2, [r3, #80]	; 0x50
    //S23_roll = S23_roll;

    S31_roll = S31_roll + S33_roll*(st);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a458:	4618      	mov	r0, r3
 800a45a:	f7f5 ffdd 	bl	8000418 <__aeabi_f2d>
 800a45e:	4604      	mov	r4, r0
 800a460:	460d      	mov	r5, r1
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a466:	4618      	mov	r0, r3
 800a468:	f7f5 ffd6 	bl	8000418 <__aeabi_f2d>
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800a472:	f7f6 f829 	bl	80004c8 <__aeabi_dmul>
 800a476:	4602      	mov	r2, r0
 800a478:	460b      	mov	r3, r1
 800a47a:	4620      	mov	r0, r4
 800a47c:	4629      	mov	r1, r5
 800a47e:	f7f5 fe6d 	bl	800015c <__adddf3>
 800a482:	4602      	mov	r2, r0
 800a484:	460b      	mov	r3, r1
 800a486:	4610      	mov	r0, r2
 800a488:	4619      	mov	r1, r3
 800a48a:	f7f6 faf5 	bl	8000a78 <__aeabi_d2f>
 800a48e:	4602      	mov	r2, r0
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	65da      	str	r2, [r3, #92]	; 0x5c
    //S32_roll = S32_roll;
    S33_roll = S33_roll + sr;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800a498:	e002      	b.n	800a4a0 <_ZN15Kalman_Filtresi3RunEv+0x420>
 800a49a:	bf00      	nop
 800a49c:	3f7f7cee 	.word	0x3f7f7cee
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	4610      	mov	r0, r2
 800a4a8:	f7f6 fb3c 	bl	8000b24 <__addsf3>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	665a      	str	r2, [r3, #100]	; 0x64

    //ANGLE CORRECTION
    A = (Qa*Qg + Qa*S22_roll + Qa*S23_roll + Qa*S32_roll + Qa*S33_roll + Qg*S11_roll + S11_roll*S22_roll - S12_roll*S21_roll + S11_roll*S23_roll - S13_roll*S21_roll + S11_roll*S32_roll - S12_roll*S31_roll + S11_roll*S33_roll - S13_roll*S31_roll);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	4610      	mov	r0, r2
 800a4c4:	f7f6 fc36 	bl	8000d34 <__aeabi_fmul>
 800a4c8:	4603      	mov	r3, r0
 800a4ca:	461c      	mov	r4, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	4610      	mov	r0, r2
 800a4da:	f7f6 fc2b 	bl	8000d34 <__aeabi_fmul>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f7f6 fb1e 	bl	8000b24 <__addsf3>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	461c      	mov	r4, r3
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4f6:	4619      	mov	r1, r3
 800a4f8:	4610      	mov	r0, r2
 800a4fa:	f7f6 fc1b 	bl	8000d34 <__aeabi_fmul>
 800a4fe:	4603      	mov	r3, r0
 800a500:	4619      	mov	r1, r3
 800a502:	4620      	mov	r0, r4
 800a504:	f7f6 fb0e 	bl	8000b24 <__addsf3>
 800a508:	4603      	mov	r3, r0
 800a50a:	461c      	mov	r4, r3
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a516:	4619      	mov	r1, r3
 800a518:	4610      	mov	r0, r2
 800a51a:	f7f6 fc0b 	bl	8000d34 <__aeabi_fmul>
 800a51e:	4603      	mov	r3, r0
 800a520:	4619      	mov	r1, r3
 800a522:	4620      	mov	r0, r4
 800a524:	f7f6 fafe 	bl	8000b24 <__addsf3>
 800a528:	4603      	mov	r3, r0
 800a52a:	461c      	mov	r4, r3
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a536:	4619      	mov	r1, r3
 800a538:	4610      	mov	r0, r2
 800a53a:	f7f6 fbfb 	bl	8000d34 <__aeabi_fmul>
 800a53e:	4603      	mov	r3, r0
 800a540:	4619      	mov	r1, r3
 800a542:	4620      	mov	r0, r4
 800a544:	f7f6 faee 	bl	8000b24 <__addsf3>
 800a548:	4603      	mov	r3, r0
 800a54a:	461c      	mov	r4, r3
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a556:	4619      	mov	r1, r3
 800a558:	4610      	mov	r0, r2
 800a55a:	f7f6 fbeb 	bl	8000d34 <__aeabi_fmul>
 800a55e:	4603      	mov	r3, r0
 800a560:	4619      	mov	r1, r3
 800a562:	4620      	mov	r0, r4
 800a564:	f7f6 fade 	bl	8000b24 <__addsf3>
 800a568:	4603      	mov	r3, r0
 800a56a:	461c      	mov	r4, r3
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a574:	4619      	mov	r1, r3
 800a576:	4610      	mov	r0, r2
 800a578:	f7f6 fbdc 	bl	8000d34 <__aeabi_fmul>
 800a57c:	4603      	mov	r3, r0
 800a57e:	4619      	mov	r1, r3
 800a580:	4620      	mov	r0, r4
 800a582:	f7f6 facf 	bl	8000b24 <__addsf3>
 800a586:	4603      	mov	r3, r0
 800a588:	461c      	mov	r4, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a592:	4619      	mov	r1, r3
 800a594:	4610      	mov	r0, r2
 800a596:	f7f6 fbcd 	bl	8000d34 <__aeabi_fmul>
 800a59a:	4603      	mov	r3, r0
 800a59c:	4619      	mov	r1, r3
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f7f6 fabe 	bl	8000b20 <__aeabi_fsub>
 800a5a4:	4603      	mov	r3, r0
 800a5a6:	461c      	mov	r4, r3
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	4610      	mov	r0, r2
 800a5b4:	f7f6 fbbe 	bl	8000d34 <__aeabi_fmul>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f7f6 fab1 	bl	8000b24 <__addsf3>
 800a5c2:	4603      	mov	r3, r0
 800a5c4:	461c      	mov	r4, r3
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a5ce:	4619      	mov	r1, r3
 800a5d0:	4610      	mov	r0, r2
 800a5d2:	f7f6 fbaf 	bl	8000d34 <__aeabi_fmul>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	4619      	mov	r1, r3
 800a5da:	4620      	mov	r0, r4
 800a5dc:	f7f6 faa0 	bl	8000b20 <__aeabi_fsub>
 800a5e0:	4603      	mov	r3, r0
 800a5e2:	461c      	mov	r4, r3
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5ec:	4619      	mov	r1, r3
 800a5ee:	4610      	mov	r0, r2
 800a5f0:	f7f6 fba0 	bl	8000d34 <__aeabi_fmul>
 800a5f4:	4603      	mov	r3, r0
 800a5f6:	4619      	mov	r1, r3
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f7f6 fa93 	bl	8000b24 <__addsf3>
 800a5fe:	4603      	mov	r3, r0
 800a600:	461c      	mov	r4, r3
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a60a:	4619      	mov	r1, r3
 800a60c:	4610      	mov	r0, r2
 800a60e:	f7f6 fb91 	bl	8000d34 <__aeabi_fmul>
 800a612:	4603      	mov	r3, r0
 800a614:	4619      	mov	r1, r3
 800a616:	4620      	mov	r0, r4
 800a618:	f7f6 fa82 	bl	8000b20 <__aeabi_fsub>
 800a61c:	4603      	mov	r3, r0
 800a61e:	461c      	mov	r4, r3
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a628:	4619      	mov	r1, r3
 800a62a:	4610      	mov	r0, r2
 800a62c:	f7f6 fb82 	bl	8000d34 <__aeabi_fmul>
 800a630:	4603      	mov	r3, r0
 800a632:	4619      	mov	r1, r3
 800a634:	4620      	mov	r0, r4
 800a636:	f7f6 fa75 	bl	8000b24 <__addsf3>
 800a63a:	4603      	mov	r3, r0
 800a63c:	461c      	mov	r4, r3
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a646:	4619      	mov	r1, r3
 800a648:	4610      	mov	r0, r2
 800a64a:	f7f6 fb73 	bl	8000d34 <__aeabi_fmul>
 800a64e:	4603      	mov	r3, r0
 800a650:	4619      	mov	r1, r3
 800a652:	4620      	mov	r0, r4
 800a654:	f7f6 fa64 	bl	8000b20 <__aeabi_fsub>
 800a658:	4603      	mov	r3, r0
 800a65a:	63fb      	str	r3, [r7, #60]	; 0x3c
    float Kt11_att = 1 - (Qa*(Qg + S22_roll + S23_roll + S32_roll + S33_roll))/A;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a66c:	4619      	mov	r1, r3
 800a66e:	4610      	mov	r0, r2
 800a670:	f7f6 fa58 	bl	8000b24 <__addsf3>
 800a674:	4603      	mov	r3, r0
 800a676:	461a      	mov	r2, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a67c:	4619      	mov	r1, r3
 800a67e:	4610      	mov	r0, r2
 800a680:	f7f6 fa50 	bl	8000b24 <__addsf3>
 800a684:	4603      	mov	r3, r0
 800a686:	461a      	mov	r2, r3
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a68c:	4619      	mov	r1, r3
 800a68e:	4610      	mov	r0, r2
 800a690:	f7f6 fa48 	bl	8000b24 <__addsf3>
 800a694:	4603      	mov	r3, r0
 800a696:	461a      	mov	r2, r3
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a69c:	4619      	mov	r1, r3
 800a69e:	4610      	mov	r0, r2
 800a6a0:	f7f6 fa40 	bl	8000b24 <__addsf3>
 800a6a4:	4603      	mov	r3, r0
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f7f6 fb43 	bl	8000d34 <__aeabi_fmul>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7f6 fbf2 	bl	8000e9c <__aeabi_fdiv>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a6c0:	f7f6 fa2e 	bl	8000b20 <__aeabi_fsub>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	63bb      	str	r3, [r7, #56]	; 0x38
    float Kt12_att = (Qa*(S12_roll + S13_roll))/A;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6d6:	4619      	mov	r1, r3
 800a6d8:	4610      	mov	r0, r2
 800a6da:	f7f6 fa23 	bl	8000b24 <__addsf3>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	4620      	mov	r0, r4
 800a6e4:	f7f6 fb26 	bl	8000d34 <__aeabi_fmul>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f7f6 fbd5 	bl	8000e9c <__aeabi_fdiv>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	637b      	str	r3, [r7, #52]	; 0x34
    float Kt21_att = (Qg*S21_roll + S21_roll*S32_roll - S22_roll*S31_roll + S21_roll*S33_roll - S23_roll*S31_roll)/A;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a700:	4619      	mov	r1, r3
 800a702:	4610      	mov	r0, r2
 800a704:	f7f6 fb16 	bl	8000d34 <__aeabi_fmul>
 800a708:	4603      	mov	r3, r0
 800a70a:	461c      	mov	r4, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a714:	4619      	mov	r1, r3
 800a716:	4610      	mov	r0, r2
 800a718:	f7f6 fb0c 	bl	8000d34 <__aeabi_fmul>
 800a71c:	4603      	mov	r3, r0
 800a71e:	4619      	mov	r1, r3
 800a720:	4620      	mov	r0, r4
 800a722:	f7f6 f9ff 	bl	8000b24 <__addsf3>
 800a726:	4603      	mov	r3, r0
 800a728:	461c      	mov	r4, r3
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a732:	4619      	mov	r1, r3
 800a734:	4610      	mov	r0, r2
 800a736:	f7f6 fafd 	bl	8000d34 <__aeabi_fmul>
 800a73a:	4603      	mov	r3, r0
 800a73c:	4619      	mov	r1, r3
 800a73e:	4620      	mov	r0, r4
 800a740:	f7f6 f9ee 	bl	8000b20 <__aeabi_fsub>
 800a744:	4603      	mov	r3, r0
 800a746:	461c      	mov	r4, r3
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a750:	4619      	mov	r1, r3
 800a752:	4610      	mov	r0, r2
 800a754:	f7f6 faee 	bl	8000d34 <__aeabi_fmul>
 800a758:	4603      	mov	r3, r0
 800a75a:	4619      	mov	r1, r3
 800a75c:	4620      	mov	r0, r4
 800a75e:	f7f6 f9e1 	bl	8000b24 <__addsf3>
 800a762:	4603      	mov	r3, r0
 800a764:	461c      	mov	r4, r3
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a76e:	4619      	mov	r1, r3
 800a770:	4610      	mov	r0, r2
 800a772:	f7f6 fadf 	bl	8000d34 <__aeabi_fmul>
 800a776:	4603      	mov	r3, r0
 800a778:	4619      	mov	r1, r3
 800a77a:	4620      	mov	r0, r4
 800a77c:	f7f6 f9d0 	bl	8000b20 <__aeabi_fsub>
 800a780:	4603      	mov	r3, r0
 800a782:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a784:	4618      	mov	r0, r3
 800a786:	f7f6 fb89 	bl	8000e9c <__aeabi_fdiv>
 800a78a:	4603      	mov	r3, r0
 800a78c:	633b      	str	r3, [r7, #48]	; 0x30
    float Kt22_att = (Qa*S22_roll + Qa*S23_roll + S11_roll*S22_roll - S12_roll*S21_roll + S11_roll*S23_roll - S13_roll*S21_roll)/A;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a798:	4619      	mov	r1, r3
 800a79a:	4610      	mov	r0, r2
 800a79c:	f7f6 faca 	bl	8000d34 <__aeabi_fmul>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	461c      	mov	r4, r3
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ae:	4619      	mov	r1, r3
 800a7b0:	4610      	mov	r0, r2
 800a7b2:	f7f6 fabf 	bl	8000d34 <__aeabi_fmul>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f7f6 f9b2 	bl	8000b24 <__addsf3>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	461c      	mov	r4, r3
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	4610      	mov	r0, r2
 800a7d0:	f7f6 fab0 	bl	8000d34 <__aeabi_fmul>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f7f6 f9a3 	bl	8000b24 <__addsf3>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	461c      	mov	r4, r3
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	4610      	mov	r0, r2
 800a7ee:	f7f6 faa1 	bl	8000d34 <__aeabi_fmul>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	4620      	mov	r0, r4
 800a7f8:	f7f6 f992 	bl	8000b20 <__aeabi_fsub>
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	461c      	mov	r4, r3
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a808:	4619      	mov	r1, r3
 800a80a:	4610      	mov	r0, r2
 800a80c:	f7f6 fa92 	bl	8000d34 <__aeabi_fmul>
 800a810:	4603      	mov	r3, r0
 800a812:	4619      	mov	r1, r3
 800a814:	4620      	mov	r0, r4
 800a816:	f7f6 f985 	bl	8000b24 <__addsf3>
 800a81a:	4603      	mov	r3, r0
 800a81c:	461c      	mov	r4, r3
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a826:	4619      	mov	r1, r3
 800a828:	4610      	mov	r0, r2
 800a82a:	f7f6 fa83 	bl	8000d34 <__aeabi_fmul>
 800a82e:	4603      	mov	r3, r0
 800a830:	4619      	mov	r1, r3
 800a832:	4620      	mov	r0, r4
 800a834:	f7f6 f974 	bl	8000b20 <__aeabi_fsub>
 800a838:	4603      	mov	r3, r0
 800a83a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a83c:	4618      	mov	r0, r3
 800a83e:	f7f6 fb2d 	bl	8000e9c <__aeabi_fdiv>
 800a842:	4603      	mov	r3, r0
 800a844:	62fb      	str	r3, [r7, #44]	; 0x2c
    float Kt31_att = (Qg*S31_roll - S21_roll*S32_roll + S22_roll*S31_roll - S21_roll*S33_roll + S23_roll*S31_roll)/A;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a850:	4619      	mov	r1, r3
 800a852:	4610      	mov	r0, r2
 800a854:	f7f6 fa6e 	bl	8000d34 <__aeabi_fmul>
 800a858:	4603      	mov	r3, r0
 800a85a:	461c      	mov	r4, r3
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a864:	4619      	mov	r1, r3
 800a866:	4610      	mov	r0, r2
 800a868:	f7f6 fa64 	bl	8000d34 <__aeabi_fmul>
 800a86c:	4603      	mov	r3, r0
 800a86e:	4619      	mov	r1, r3
 800a870:	4620      	mov	r0, r4
 800a872:	f7f6 f955 	bl	8000b20 <__aeabi_fsub>
 800a876:	4603      	mov	r3, r0
 800a878:	461c      	mov	r4, r3
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a882:	4619      	mov	r1, r3
 800a884:	4610      	mov	r0, r2
 800a886:	f7f6 fa55 	bl	8000d34 <__aeabi_fmul>
 800a88a:	4603      	mov	r3, r0
 800a88c:	4619      	mov	r1, r3
 800a88e:	4620      	mov	r0, r4
 800a890:	f7f6 f948 	bl	8000b24 <__addsf3>
 800a894:	4603      	mov	r3, r0
 800a896:	461c      	mov	r4, r3
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	4610      	mov	r0, r2
 800a8a4:	f7f6 fa46 	bl	8000d34 <__aeabi_fmul>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	4620      	mov	r0, r4
 800a8ae:	f7f6 f937 	bl	8000b20 <__aeabi_fsub>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	461c      	mov	r4, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a8be:	4619      	mov	r1, r3
 800a8c0:	4610      	mov	r0, r2
 800a8c2:	f7f6 fa37 	bl	8000d34 <__aeabi_fmul>
 800a8c6:	4603      	mov	r3, r0
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	4620      	mov	r0, r4
 800a8cc:	f7f6 f92a 	bl	8000b24 <__addsf3>
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7f6 fae1 	bl	8000e9c <__aeabi_fdiv>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	62bb      	str	r3, [r7, #40]	; 0x28
    float Kt32_att = (Qa*S32_roll + Qa*S33_roll + S11_roll*S32_roll - S12_roll*S31_roll + S11_roll*S33_roll - S13_roll*S31_roll)/A;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4610      	mov	r0, r2
 800a8ec:	f7f6 fa22 	bl	8000d34 <__aeabi_fmul>
 800a8f0:	4603      	mov	r3, r0
 800a8f2:	461c      	mov	r4, r3
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8fe:	4619      	mov	r1, r3
 800a900:	4610      	mov	r0, r2
 800a902:	f7f6 fa17 	bl	8000d34 <__aeabi_fmul>
 800a906:	4603      	mov	r3, r0
 800a908:	4619      	mov	r1, r3
 800a90a:	4620      	mov	r0, r4
 800a90c:	f7f6 f90a 	bl	8000b24 <__addsf3>
 800a910:	4603      	mov	r3, r0
 800a912:	461c      	mov	r4, r3
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a91c:	4619      	mov	r1, r3
 800a91e:	4610      	mov	r0, r2
 800a920:	f7f6 fa08 	bl	8000d34 <__aeabi_fmul>
 800a924:	4603      	mov	r3, r0
 800a926:	4619      	mov	r1, r3
 800a928:	4620      	mov	r0, r4
 800a92a:	f7f6 f8fb 	bl	8000b24 <__addsf3>
 800a92e:	4603      	mov	r3, r0
 800a930:	461c      	mov	r4, r3
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a93a:	4619      	mov	r1, r3
 800a93c:	4610      	mov	r0, r2
 800a93e:	f7f6 f9f9 	bl	8000d34 <__aeabi_fmul>
 800a942:	4603      	mov	r3, r0
 800a944:	4619      	mov	r1, r3
 800a946:	4620      	mov	r0, r4
 800a948:	f7f6 f8ea 	bl	8000b20 <__aeabi_fsub>
 800a94c:	4603      	mov	r3, r0
 800a94e:	461c      	mov	r4, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a958:	4619      	mov	r1, r3
 800a95a:	4610      	mov	r0, r2
 800a95c:	f7f6 f9ea 	bl	8000d34 <__aeabi_fmul>
 800a960:	4603      	mov	r3, r0
 800a962:	4619      	mov	r1, r3
 800a964:	4620      	mov	r0, r4
 800a966:	f7f6 f8dd 	bl	8000b24 <__addsf3>
 800a96a:	4603      	mov	r3, r0
 800a96c:	461c      	mov	r4, r3
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a976:	4619      	mov	r1, r3
 800a978:	4610      	mov	r0, r2
 800a97a:	f7f6 f9db 	bl	8000d34 <__aeabi_fmul>
 800a97e:	4603      	mov	r3, r0
 800a980:	4619      	mov	r1, r3
 800a982:	4620      	mov	r0, r4
 800a984:	f7f6 f8cc 	bl	8000b20 <__aeabi_fsub>
 800a988:	4603      	mov	r3, r0
 800a98a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7f6 fa85 	bl	8000e9c <__aeabi_fdiv>
 800a992:	4603      	mov	r3, r0
 800a994:	627b      	str	r3, [r7, #36]	; 0x24

    roll_ekf = (roll_ekf) + Kt11_att*((roll_acc) - (roll_ekf)) - Kt12_att*((roll_bias) - (gyroX) + (roll_rate));
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f8d3 4114 	ldr.w	r4, [r3, #276]	; 0x114
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a9a8:	4619      	mov	r1, r3
 800a9aa:	4610      	mov	r0, r2
 800a9ac:	f7f6 f8b8 	bl	8000b20 <__aeabi_fsub>
 800a9b0:	4603      	mov	r3, r0
 800a9b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7f6 f9bd 	bl	8000d34 <__aeabi_fmul>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	4619      	mov	r1, r3
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f7f6 f8b0 	bl	8000b24 <__addsf3>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	461c      	mov	r4, r3
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800a9ce:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f7f6 f8a5 	bl	8000b20 <__aeabi_fsub>
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	461a      	mov	r2, r3
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	68db      	ldr	r3, [r3, #12]
 800a9de:	4619      	mov	r1, r3
 800a9e0:	4610      	mov	r0, r2
 800a9e2:	f7f6 f89f 	bl	8000b24 <__addsf3>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	f7f6 f9a2 	bl	8000d34 <__aeabi_fmul>
 800a9f0:	4603      	mov	r3, r0
 800a9f2:	4619      	mov	r1, r3
 800a9f4:	4620      	mov	r0, r4
 800a9f6:	f7f6 f893 	bl	8000b20 <__aeabi_fsub>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	461a      	mov	r2, r3
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114


    roll_bias = (roll_bias) + Kt21_att*((roll_acc) - (roll_ekf)) - Kt22_att*((roll_bias) - (gyroX) + (roll_rate));
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	f8d3 4138 	ldr.w	r4, [r3, #312]	; 0x138
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aa16:	4619      	mov	r1, r3
 800aa18:	4610      	mov	r0, r2
 800aa1a:	f7f6 f881 	bl	8000b20 <__aeabi_fsub>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aa22:	4618      	mov	r0, r3
 800aa24:	f7f6 f986 	bl	8000d34 <__aeabi_fmul>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	4619      	mov	r1, r3
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	f7f6 f879 	bl	8000b24 <__addsf3>
 800aa32:	4603      	mov	r3, r0
 800aa34:	461c      	mov	r4, r3
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800aa3c:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800aa3e:	4618      	mov	r0, r3
 800aa40:	f7f6 f86e 	bl	8000b20 <__aeabi_fsub>
 800aa44:	4603      	mov	r3, r0
 800aa46:	461a      	mov	r2, r3
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	68db      	ldr	r3, [r3, #12]
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	4610      	mov	r0, r2
 800aa50:	f7f6 f868 	bl	8000b24 <__addsf3>
 800aa54:	4603      	mov	r3, r0
 800aa56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f7f6 f96b 	bl	8000d34 <__aeabi_fmul>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	4619      	mov	r1, r3
 800aa62:	4620      	mov	r0, r4
 800aa64:	f7f6 f85c 	bl	8000b20 <__aeabi_fsub>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	461a      	mov	r2, r3
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138


    roll_rate = (roll_rate) + Kt31_att*((roll_acc) - (roll_ekf)) - Kt32_att*((roll_bias) - (gyroX) + (roll_rate));
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68dc      	ldr	r4, [r3, #12]
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800aa82:	4619      	mov	r1, r3
 800aa84:	4610      	mov	r0, r2
 800aa86:	f7f6 f84b 	bl	8000b20 <__aeabi_fsub>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7f6 f950 	bl	8000d34 <__aeabi_fmul>
 800aa94:	4603      	mov	r3, r0
 800aa96:	4619      	mov	r1, r3
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f7f6 f843 	bl	8000b24 <__addsf3>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	461c      	mov	r4, r3
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800aaa8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f7f6 f838 	bl	8000b20 <__aeabi_fsub>
 800aab0:	4603      	mov	r3, r0
 800aab2:	461a      	mov	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	4619      	mov	r1, r3
 800aaba:	4610      	mov	r0, r2
 800aabc:	f7f6 f832 	bl	8000b24 <__addsf3>
 800aac0:	4603      	mov	r3, r0
 800aac2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aac4:	4618      	mov	r0, r3
 800aac6:	f7f6 f935 	bl	8000d34 <__aeabi_fmul>
 800aaca:	4603      	mov	r3, r0
 800aacc:	4619      	mov	r1, r3
 800aace:	4620      	mov	r0, r4
 800aad0:	f7f6 f826 	bl	8000b20 <__aeabi_fsub>
 800aad4:	4603      	mov	r3, r0
 800aad6:	461a      	mov	r2, r3
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	60da      	str	r2, [r3, #12]


    S11_roll = - S11_roll*(Kt11_att - 1) - Kt12_att*S21_roll - Kt12_att*S31_roll;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aae0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800aae4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800aae8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800aaea:	f7f6 f819 	bl	8000b20 <__aeabi_fsub>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	4619      	mov	r1, r3
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	f7f6 f91e 	bl	8000d34 <__aeabi_fmul>
 800aaf8:	4603      	mov	r3, r0
 800aafa:	461c      	mov	r4, r3
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab00:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7f6 f916 	bl	8000d34 <__aeabi_fmul>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	4619      	mov	r1, r3
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	f7f6 f807 	bl	8000b20 <__aeabi_fsub>
 800ab12:	4603      	mov	r3, r0
 800ab14:	461c      	mov	r4, r3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ab1a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7f6 f909 	bl	8000d34 <__aeabi_fmul>
 800ab22:	4603      	mov	r3, r0
 800ab24:	4619      	mov	r1, r3
 800ab26:	4620      	mov	r0, r4
 800ab28:	f7f5 fffa 	bl	8000b20 <__aeabi_fsub>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	461a      	mov	r2, r3
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	645a      	str	r2, [r3, #68]	; 0x44


    S12_roll = - S12_roll*(Kt11_att - 1) - Kt12_att*S22_roll - Kt12_att*S32_roll;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ab38:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ab3c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ab40:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ab42:	f7f5 ffed 	bl	8000b20 <__aeabi_fsub>
 800ab46:	4603      	mov	r3, r0
 800ab48:	4619      	mov	r1, r3
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	f7f6 f8f2 	bl	8000d34 <__aeabi_fmul>
 800ab50:	4603      	mov	r3, r0
 800ab52:	461c      	mov	r4, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab58:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	f7f6 f8ea 	bl	8000d34 <__aeabi_fmul>
 800ab60:	4603      	mov	r3, r0
 800ab62:	4619      	mov	r1, r3
 800ab64:	4620      	mov	r0, r4
 800ab66:	f7f5 ffdb 	bl	8000b20 <__aeabi_fsub>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	461c      	mov	r4, r3
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab72:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7f6 f8dd 	bl	8000d34 <__aeabi_fmul>
 800ab7a:	4603      	mov	r3, r0
 800ab7c:	4619      	mov	r1, r3
 800ab7e:	4620      	mov	r0, r4
 800ab80:	f7f5 ffce 	bl	8000b20 <__aeabi_fsub>
 800ab84:	4603      	mov	r3, r0
 800ab86:	461a      	mov	r2, r3
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	649a      	str	r2, [r3, #72]	; 0x48


    S13_roll = - S13_roll*(Kt11_att - 1) - Kt12_att*S23_roll - Kt12_att*S33_roll;
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ab90:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ab94:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ab98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ab9a:	f7f5 ffc1 	bl	8000b20 <__aeabi_fsub>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	4619      	mov	r1, r3
 800aba2:	4620      	mov	r0, r4
 800aba4:	f7f6 f8c6 	bl	8000d34 <__aeabi_fmul>
 800aba8:	4603      	mov	r3, r0
 800abaa:	461c      	mov	r4, r3
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800abb0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800abb2:	4618      	mov	r0, r3
 800abb4:	f7f6 f8be 	bl	8000d34 <__aeabi_fmul>
 800abb8:	4603      	mov	r3, r0
 800abba:	4619      	mov	r1, r3
 800abbc:	4620      	mov	r0, r4
 800abbe:	f7f5 ffaf 	bl	8000b20 <__aeabi_fsub>
 800abc2:	4603      	mov	r3, r0
 800abc4:	461c      	mov	r4, r3
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800abcc:	4618      	mov	r0, r3
 800abce:	f7f6 f8b1 	bl	8000d34 <__aeabi_fmul>
 800abd2:	4603      	mov	r3, r0
 800abd4:	4619      	mov	r1, r3
 800abd6:	4620      	mov	r0, r4
 800abd8:	f7f5 ffa2 	bl	8000b20 <__aeabi_fsub>
 800abdc:	4603      	mov	r3, r0
 800abde:	461a      	mov	r2, r3
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	655a      	str	r2, [r3, #84]	; 0x54


    S21_roll = - S21_roll*(Kt22_att - 1) - Kt21_att*S11_roll - Kt22_att*S31_roll;
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abe8:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800abec:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800abf0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800abf2:	f7f5 ff95 	bl	8000b20 <__aeabi_fsub>
 800abf6:	4603      	mov	r3, r0
 800abf8:	4619      	mov	r1, r3
 800abfa:	4620      	mov	r0, r4
 800abfc:	f7f6 f89a 	bl	8000d34 <__aeabi_fmul>
 800ac00:	4603      	mov	r3, r0
 800ac02:	461c      	mov	r4, r3
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac08:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7f6 f892 	bl	8000d34 <__aeabi_fmul>
 800ac10:	4603      	mov	r3, r0
 800ac12:	4619      	mov	r1, r3
 800ac14:	4620      	mov	r0, r4
 800ac16:	f7f5 ff83 	bl	8000b20 <__aeabi_fsub>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	461c      	mov	r4, r3
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac24:	4618      	mov	r0, r3
 800ac26:	f7f6 f885 	bl	8000d34 <__aeabi_fmul>
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	4620      	mov	r0, r4
 800ac30:	f7f5 ff76 	bl	8000b20 <__aeabi_fsub>
 800ac34:	4603      	mov	r3, r0
 800ac36:	461a      	mov	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	64da      	str	r2, [r3, #76]	; 0x4c


    S22_roll = - S22_roll*(Kt22_att - 1) - Kt21_att*S12_roll - Kt22_att*S32_roll;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac40:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ac44:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ac48:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ac4a:	f7f5 ff69 	bl	8000b20 <__aeabi_fsub>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	4619      	mov	r1, r3
 800ac52:	4620      	mov	r0, r4
 800ac54:	f7f6 f86e 	bl	8000d34 <__aeabi_fmul>
 800ac58:	4603      	mov	r3, r0
 800ac5a:	461c      	mov	r4, r3
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7f6 f866 	bl	8000d34 <__aeabi_fmul>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	f7f5 ff57 	bl	8000b20 <__aeabi_fsub>
 800ac72:	4603      	mov	r3, r0
 800ac74:	461c      	mov	r4, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ac7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ac7c:	4618      	mov	r0, r3
 800ac7e:	f7f6 f859 	bl	8000d34 <__aeabi_fmul>
 800ac82:	4603      	mov	r3, r0
 800ac84:	4619      	mov	r1, r3
 800ac86:	4620      	mov	r0, r4
 800ac88:	f7f5 ff4a 	bl	8000b20 <__aeabi_fsub>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	461a      	mov	r2, r3
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	651a      	str	r2, [r3, #80]	; 0x50


    S23_roll = - S23_roll*(Kt22_att - 1) - Kt21_att*S13_roll - Kt22_att*S33_roll;
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ac98:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ac9c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800aca0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aca2:	f7f5 ff3d 	bl	8000b20 <__aeabi_fsub>
 800aca6:	4603      	mov	r3, r0
 800aca8:	4619      	mov	r1, r3
 800acaa:	4620      	mov	r0, r4
 800acac:	f7f6 f842 	bl	8000d34 <__aeabi_fmul>
 800acb0:	4603      	mov	r3, r0
 800acb2:	461c      	mov	r4, r3
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acb8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800acba:	4618      	mov	r0, r3
 800acbc:	f7f6 f83a 	bl	8000d34 <__aeabi_fmul>
 800acc0:	4603      	mov	r3, r0
 800acc2:	4619      	mov	r1, r3
 800acc4:	4620      	mov	r0, r4
 800acc6:	f7f5 ff2b 	bl	8000b20 <__aeabi_fsub>
 800acca:	4603      	mov	r3, r0
 800accc:	461c      	mov	r4, r3
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800acd2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800acd4:	4618      	mov	r0, r3
 800acd6:	f7f6 f82d 	bl	8000d34 <__aeabi_fmul>
 800acda:	4603      	mov	r3, r0
 800acdc:	4619      	mov	r1, r3
 800acde:	4620      	mov	r0, r4
 800ace0:	f7f5 ff1e 	bl	8000b20 <__aeabi_fsub>
 800ace4:	4603      	mov	r3, r0
 800ace6:	461a      	mov	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	659a      	str	r2, [r3, #88]	; 0x58


    S31_roll = - S31_roll*(Kt32_att - 1) - Kt31_att*S11_roll - Kt32_att*S21_roll;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acf0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800acf4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800acf8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800acfa:	f7f5 ff11 	bl	8000b20 <__aeabi_fsub>
 800acfe:	4603      	mov	r3, r0
 800ad00:	4619      	mov	r1, r3
 800ad02:	4620      	mov	r0, r4
 800ad04:	f7f6 f816 	bl	8000d34 <__aeabi_fmul>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	461c      	mov	r4, r3
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7f6 f80e 	bl	8000d34 <__aeabi_fmul>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	4620      	mov	r0, r4
 800ad1e:	f7f5 feff 	bl	8000b20 <__aeabi_fsub>
 800ad22:	4603      	mov	r3, r0
 800ad24:	461c      	mov	r4, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	f7f6 f801 	bl	8000d34 <__aeabi_fmul>
 800ad32:	4603      	mov	r3, r0
 800ad34:	4619      	mov	r1, r3
 800ad36:	4620      	mov	r0, r4
 800ad38:	f7f5 fef2 	bl	8000b20 <__aeabi_fsub>
 800ad3c:	4603      	mov	r3, r0
 800ad3e:	461a      	mov	r2, r3
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	65da      	str	r2, [r3, #92]	; 0x5c


    S32_roll = - S32_roll*(Kt32_att - 1) - Kt31_att*S12_roll - Kt32_att*S22_roll;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad48:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ad4c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ad50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ad52:	f7f5 fee5 	bl	8000b20 <__aeabi_fsub>
 800ad56:	4603      	mov	r3, r0
 800ad58:	4619      	mov	r1, r3
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f7f5 ffea 	bl	8000d34 <__aeabi_fmul>
 800ad60:	4603      	mov	r3, r0
 800ad62:	461c      	mov	r4, r3
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ad68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	f7f5 ffe2 	bl	8000d34 <__aeabi_fmul>
 800ad70:	4603      	mov	r3, r0
 800ad72:	4619      	mov	r1, r3
 800ad74:	4620      	mov	r0, r4
 800ad76:	f7f5 fed3 	bl	8000b20 <__aeabi_fsub>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	461c      	mov	r4, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad82:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad84:	4618      	mov	r0, r3
 800ad86:	f7f5 ffd5 	bl	8000d34 <__aeabi_fmul>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	4620      	mov	r0, r4
 800ad90:	f7f5 fec6 	bl	8000b20 <__aeabi_fsub>
 800ad94:	4603      	mov	r3, r0
 800ad96:	461a      	mov	r2, r3
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	661a      	str	r2, [r3, #96]	; 0x60


    S33_roll = - S33_roll*(Kt32_att - 1) - Kt31_att*S13_roll - Kt32_att*S23_roll;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ada0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800ada4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ada8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800adaa:	f7f5 feb9 	bl	8000b20 <__aeabi_fsub>
 800adae:	4603      	mov	r3, r0
 800adb0:	4619      	mov	r1, r3
 800adb2:	4620      	mov	r0, r4
 800adb4:	f7f5 ffbe 	bl	8000d34 <__aeabi_fmul>
 800adb8:	4603      	mov	r3, r0
 800adba:	461c      	mov	r4, r3
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800adc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800adc2:	4618      	mov	r0, r3
 800adc4:	f7f5 ffb6 	bl	8000d34 <__aeabi_fmul>
 800adc8:	4603      	mov	r3, r0
 800adca:	4619      	mov	r1, r3
 800adcc:	4620      	mov	r0, r4
 800adce:	f7f5 fea7 	bl	8000b20 <__aeabi_fsub>
 800add2:	4603      	mov	r3, r0
 800add4:	461c      	mov	r4, r3
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800addc:	4618      	mov	r0, r3
 800adde:	f7f5 ffa9 	bl	8000d34 <__aeabi_fmul>
 800ade2:	4603      	mov	r3, r0
 800ade4:	4619      	mov	r1, r3
 800ade6:	4620      	mov	r0, r4
 800ade8:	f7f5 fe9a 	bl	8000b20 <__aeabi_fsub>
 800adec:	4603      	mov	r3, r0
 800adee:	461a      	mov	r2, r3
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	665a      	str	r2, [r3, #100]	; 0x64

    //============================

    //ANGLE PREDICTION
    pitch_ekf = (pitch_ekf) + st*(pitch_rate);
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800adfa:	4618      	mov	r0, r3
 800adfc:	f7f5 fb0c 	bl	8000418 <__aeabi_f2d>
 800ae00:	4680      	mov	r8, r0
 800ae02:	4689      	mov	r9, r1
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	691b      	ldr	r3, [r3, #16]
 800ae0e:	4618      	mov	r0, r3
 800ae10:	f7f5 fb02 	bl	8000418 <__aeabi_f2d>
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4620      	mov	r0, r4
 800ae1a:	4629      	mov	r1, r5
 800ae1c:	f7f5 fb54 	bl	80004c8 <__aeabi_dmul>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4640      	mov	r0, r8
 800ae26:	4649      	mov	r1, r9
 800ae28:	f7f5 f998 	bl	800015c <__adddf3>
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	4610      	mov	r0, r2
 800ae32:	4619      	mov	r1, r3
 800ae34:	f7f5 fe20 	bl	8000a78 <__aeabi_d2f>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    S11_pitch = S11_pitch + sa + S31_pitch*st + (st*st*(S13_pitch + S33_pitch*st))/st;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	699a      	ldr	r2, [r3, #24]
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae48:	4619      	mov	r1, r3
 800ae4a:	4610      	mov	r0, r2
 800ae4c:	f7f5 fe6a 	bl	8000b24 <__addsf3>
 800ae50:	4603      	mov	r3, r0
 800ae52:	4618      	mov	r0, r3
 800ae54:	f7f5 fae0 	bl	8000418 <__aeabi_f2d>
 800ae58:	4604      	mov	r4, r0
 800ae5a:	460d      	mov	r5, r1
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae60:	4618      	mov	r0, r3
 800ae62:	f7f5 fad9 	bl	8000418 <__aeabi_f2d>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800ae6c:	f7f5 fb2c 	bl	80004c8 <__aeabi_dmul>
 800ae70:	4602      	mov	r2, r0
 800ae72:	460b      	mov	r3, r1
 800ae74:	4620      	mov	r0, r4
 800ae76:	4629      	mov	r1, r5
 800ae78:	f7f5 f970 	bl	800015c <__adddf3>
 800ae7c:	4602      	mov	r2, r0
 800ae7e:	460b      	mov	r3, r1
 800ae80:	4690      	mov	r8, r2
 800ae82:	4699      	mov	r9, r3
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800ae90:	f7f5 fb1a 	bl	80004c8 <__aeabi_dmul>
 800ae94:	4602      	mov	r2, r0
 800ae96:	460b      	mov	r3, r1
 800ae98:	4692      	mov	sl, r2
 800ae9a:	469b      	mov	fp, r3
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aea0:	4618      	mov	r0, r3
 800aea2:	f7f5 fab9 	bl	8000418 <__aeabi_f2d>
 800aea6:	4604      	mov	r4, r0
 800aea8:	460d      	mov	r5, r1
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f7f5 fab2 	bl	8000418 <__aeabi_f2d>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800aeba:	f7f5 fb05 	bl	80004c8 <__aeabi_dmul>
 800aebe:	4602      	mov	r2, r0
 800aec0:	460b      	mov	r3, r1
 800aec2:	4620      	mov	r0, r4
 800aec4:	4629      	mov	r1, r5
 800aec6:	f7f5 f949 	bl	800015c <__adddf3>
 800aeca:	4602      	mov	r2, r0
 800aecc:	460b      	mov	r3, r1
 800aece:	4650      	mov	r0, sl
 800aed0:	4659      	mov	r1, fp
 800aed2:	f7f5 faf9 	bl	80004c8 <__aeabi_dmul>
 800aed6:	4602      	mov	r2, r0
 800aed8:	460b      	mov	r3, r1
 800aeda:	4610      	mov	r0, r2
 800aedc:	4619      	mov	r1, r3
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800aee4:	f7f5 fc1a 	bl	800071c <__aeabi_ddiv>
 800aee8:	4602      	mov	r2, r0
 800aeea:	460b      	mov	r3, r1
 800aeec:	4640      	mov	r0, r8
 800aeee:	4649      	mov	r1, r9
 800aef0:	f7f5 f934 	bl	800015c <__adddf3>
 800aef4:	4602      	mov	r2, r0
 800aef6:	460b      	mov	r3, r1
 800aef8:	4610      	mov	r0, r2
 800aefa:	4619      	mov	r1, r3
 800aefc:	f7f5 fdbc 	bl	8000a78 <__aeabi_d2f>
 800af00:	4602      	mov	r2, r0
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	619a      	str	r2, [r3, #24]
    S12_pitch = S12_pitch + S32_pitch*st;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	69db      	ldr	r3, [r3, #28]
 800af0a:	4618      	mov	r0, r3
 800af0c:	f7f5 fa84 	bl	8000418 <__aeabi_f2d>
 800af10:	4604      	mov	r4, r0
 800af12:	460d      	mov	r5, r1
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af18:	4618      	mov	r0, r3
 800af1a:	f7f5 fa7d 	bl	8000418 <__aeabi_f2d>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800af24:	f7f5 fad0 	bl	80004c8 <__aeabi_dmul>
 800af28:	4602      	mov	r2, r0
 800af2a:	460b      	mov	r3, r1
 800af2c:	4620      	mov	r0, r4
 800af2e:	4629      	mov	r1, r5
 800af30:	f7f5 f914 	bl	800015c <__adddf3>
 800af34:	4602      	mov	r2, r0
 800af36:	460b      	mov	r3, r1
 800af38:	4610      	mov	r0, r2
 800af3a:	4619      	mov	r1, r3
 800af3c:	f7f5 fd9c 	bl	8000a78 <__aeabi_d2f>
 800af40:	4602      	mov	r2, r0
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	61da      	str	r2, [r3, #28]
    S13_pitch = S13_pitch + S33_pitch*st;
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7f5 fa64 	bl	8000418 <__aeabi_f2d>
 800af50:	4604      	mov	r4, r0
 800af52:	460d      	mov	r5, r1
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af58:	4618      	mov	r0, r3
 800af5a:	f7f5 fa5d 	bl	8000418 <__aeabi_f2d>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800af64:	f7f5 fab0 	bl	80004c8 <__aeabi_dmul>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	4620      	mov	r0, r4
 800af6e:	4629      	mov	r1, r5
 800af70:	f7f5 f8f4 	bl	800015c <__adddf3>
 800af74:	4602      	mov	r2, r0
 800af76:	460b      	mov	r3, r1
 800af78:	4610      	mov	r0, r2
 800af7a:	4619      	mov	r1, r3
 800af7c:	f7f5 fd7c 	bl	8000a78 <__aeabi_d2f>
 800af80:	4602      	mov	r2, r0
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	629a      	str	r2, [r3, #40]	; 0x28

    S21_pitch = S21_pitch + S23_pitch*(st);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	4618      	mov	r0, r3
 800af8c:	f7f5 fa44 	bl	8000418 <__aeabi_f2d>
 800af90:	4604      	mov	r4, r0
 800af92:	460d      	mov	r5, r1
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af98:	4618      	mov	r0, r3
 800af9a:	f7f5 fa3d 	bl	8000418 <__aeabi_f2d>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800afa4:	f7f5 fa90 	bl	80004c8 <__aeabi_dmul>
 800afa8:	4602      	mov	r2, r0
 800afaa:	460b      	mov	r3, r1
 800afac:	4620      	mov	r0, r4
 800afae:	4629      	mov	r1, r5
 800afb0:	f7f5 f8d4 	bl	800015c <__adddf3>
 800afb4:	4602      	mov	r2, r0
 800afb6:	460b      	mov	r3, r1
 800afb8:	4610      	mov	r0, r2
 800afba:	4619      	mov	r1, r3
 800afbc:	f7f5 fd5c 	bl	8000a78 <__aeabi_d2f>
 800afc0:	4602      	mov	r2, r0
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	621a      	str	r2, [r3, #32]
    S22_pitch = S22_pitch + sb;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800afd0:	4619      	mov	r1, r3
 800afd2:	4610      	mov	r0, r2
 800afd4:	f7f5 fda6 	bl	8000b24 <__addsf3>
 800afd8:	4603      	mov	r3, r0
 800afda:	461a      	mov	r2, r3
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	625a      	str	r2, [r3, #36]	; 0x24
    //S23_pitch = S23_pitch;

    S31_pitch = S31_pitch + S33_pitch*(st);
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7f5 fa17 	bl	8000418 <__aeabi_f2d>
 800afea:	4604      	mov	r4, r0
 800afec:	460d      	mov	r5, r1
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff2:	4618      	mov	r0, r3
 800aff4:	f7f5 fa10 	bl	8000418 <__aeabi_f2d>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800affe:	f7f5 fa63 	bl	80004c8 <__aeabi_dmul>
 800b002:	4602      	mov	r2, r0
 800b004:	460b      	mov	r3, r1
 800b006:	4620      	mov	r0, r4
 800b008:	4629      	mov	r1, r5
 800b00a:	f7f5 f8a7 	bl	800015c <__adddf3>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	4610      	mov	r0, r2
 800b014:	4619      	mov	r1, r3
 800b016:	f7f5 fd2f 	bl	8000a78 <__aeabi_d2f>
 800b01a:	4602      	mov	r2, r0
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	631a      	str	r2, [r3, #48]	; 0x30
    //S32_pitch = S32_pitch;
    S33_pitch = S33_pitch + sr;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b028:	4619      	mov	r1, r3
 800b02a:	4610      	mov	r0, r2
 800b02c:	f7f5 fd7a 	bl	8000b24 <__addsf3>
 800b030:	4603      	mov	r3, r0
 800b032:	461a      	mov	r2, r3
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	639a      	str	r2, [r3, #56]	; 0x38

    //ANGLE CORRECTION
    A = (Qa*Qg + Qa*S22_pitch + Qa*S23_pitch + Qa*S32_pitch + Qa*S33_pitch + Qg*S11_pitch + S11_pitch*S22_pitch - S12_pitch*S21_pitch + S11_pitch*S23_pitch - S13_pitch*S21_pitch + S11_pitch*S32_pitch - S12_pitch*S31_pitch + S11_pitch*S33_pitch - S13_pitch*S31_pitch);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b044:	4619      	mov	r1, r3
 800b046:	4610      	mov	r0, r2
 800b048:	f7f5 fe74 	bl	8000d34 <__aeabi_fmul>
 800b04c:	4603      	mov	r3, r0
 800b04e:	461c      	mov	r4, r3
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05a:	4619      	mov	r1, r3
 800b05c:	4610      	mov	r0, r2
 800b05e:	f7f5 fe69 	bl	8000d34 <__aeabi_fmul>
 800b062:	4603      	mov	r3, r0
 800b064:	4619      	mov	r1, r3
 800b066:	4620      	mov	r0, r4
 800b068:	f7f5 fd5c 	bl	8000b24 <__addsf3>
 800b06c:	4603      	mov	r3, r0
 800b06e:	461c      	mov	r4, r3
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b07a:	4619      	mov	r1, r3
 800b07c:	4610      	mov	r0, r2
 800b07e:	f7f5 fe59 	bl	8000d34 <__aeabi_fmul>
 800b082:	4603      	mov	r3, r0
 800b084:	4619      	mov	r1, r3
 800b086:	4620      	mov	r0, r4
 800b088:	f7f5 fd4c 	bl	8000b24 <__addsf3>
 800b08c:	4603      	mov	r3, r0
 800b08e:	461c      	mov	r4, r3
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b09a:	4619      	mov	r1, r3
 800b09c:	4610      	mov	r0, r2
 800b09e:	f7f5 fe49 	bl	8000d34 <__aeabi_fmul>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f7f5 fd3c 	bl	8000b24 <__addsf3>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	461c      	mov	r4, r3
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0ba:	4619      	mov	r1, r3
 800b0bc:	4610      	mov	r0, r2
 800b0be:	f7f5 fe39 	bl	8000d34 <__aeabi_fmul>
 800b0c2:	4603      	mov	r3, r0
 800b0c4:	4619      	mov	r1, r3
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f7f5 fd2c 	bl	8000b24 <__addsf3>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	461c      	mov	r4, r3
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	699b      	ldr	r3, [r3, #24]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	4610      	mov	r0, r2
 800b0de:	f7f5 fe29 	bl	8000d34 <__aeabi_fmul>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	4619      	mov	r1, r3
 800b0e6:	4620      	mov	r0, r4
 800b0e8:	f7f5 fd1c 	bl	8000b24 <__addsf3>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	461c      	mov	r4, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	699a      	ldr	r2, [r3, #24]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	4610      	mov	r0, r2
 800b0fc:	f7f5 fe1a 	bl	8000d34 <__aeabi_fmul>
 800b100:	4603      	mov	r3, r0
 800b102:	4619      	mov	r1, r3
 800b104:	4620      	mov	r0, r4
 800b106:	f7f5 fd0d 	bl	8000b24 <__addsf3>
 800b10a:	4603      	mov	r3, r0
 800b10c:	461c      	mov	r4, r3
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	69da      	ldr	r2, [r3, #28]
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	6a1b      	ldr	r3, [r3, #32]
 800b116:	4619      	mov	r1, r3
 800b118:	4610      	mov	r0, r2
 800b11a:	f7f5 fe0b 	bl	8000d34 <__aeabi_fmul>
 800b11e:	4603      	mov	r3, r0
 800b120:	4619      	mov	r1, r3
 800b122:	4620      	mov	r0, r4
 800b124:	f7f5 fcfc 	bl	8000b20 <__aeabi_fsub>
 800b128:	4603      	mov	r3, r0
 800b12a:	461c      	mov	r4, r3
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	699a      	ldr	r2, [r3, #24]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b134:	4619      	mov	r1, r3
 800b136:	4610      	mov	r0, r2
 800b138:	f7f5 fdfc 	bl	8000d34 <__aeabi_fmul>
 800b13c:	4603      	mov	r3, r0
 800b13e:	4619      	mov	r1, r3
 800b140:	4620      	mov	r0, r4
 800b142:	f7f5 fcef 	bl	8000b24 <__addsf3>
 800b146:	4603      	mov	r3, r0
 800b148:	461c      	mov	r4, r3
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6a1b      	ldr	r3, [r3, #32]
 800b152:	4619      	mov	r1, r3
 800b154:	4610      	mov	r0, r2
 800b156:	f7f5 fded 	bl	8000d34 <__aeabi_fmul>
 800b15a:	4603      	mov	r3, r0
 800b15c:	4619      	mov	r1, r3
 800b15e:	4620      	mov	r0, r4
 800b160:	f7f5 fcde 	bl	8000b20 <__aeabi_fsub>
 800b164:	4603      	mov	r3, r0
 800b166:	461c      	mov	r4, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	699a      	ldr	r2, [r3, #24]
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b170:	4619      	mov	r1, r3
 800b172:	4610      	mov	r0, r2
 800b174:	f7f5 fdde 	bl	8000d34 <__aeabi_fmul>
 800b178:	4603      	mov	r3, r0
 800b17a:	4619      	mov	r1, r3
 800b17c:	4620      	mov	r0, r4
 800b17e:	f7f5 fcd1 	bl	8000b24 <__addsf3>
 800b182:	4603      	mov	r3, r0
 800b184:	461c      	mov	r4, r3
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	69da      	ldr	r2, [r3, #28]
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b18e:	4619      	mov	r1, r3
 800b190:	4610      	mov	r0, r2
 800b192:	f7f5 fdcf 	bl	8000d34 <__aeabi_fmul>
 800b196:	4603      	mov	r3, r0
 800b198:	4619      	mov	r1, r3
 800b19a:	4620      	mov	r0, r4
 800b19c:	f7f5 fcc0 	bl	8000b20 <__aeabi_fsub>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	461c      	mov	r4, r3
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	699a      	ldr	r2, [r3, #24]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	f7f5 fdc0 	bl	8000d34 <__aeabi_fmul>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f7f5 fcb3 	bl	8000b24 <__addsf3>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	461c      	mov	r4, r3
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ca:	4619      	mov	r1, r3
 800b1cc:	4610      	mov	r0, r2
 800b1ce:	f7f5 fdb1 	bl	8000d34 <__aeabi_fmul>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	4619      	mov	r1, r3
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f7f5 fca2 	bl	8000b20 <__aeabi_fsub>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	63fb      	str	r3, [r7, #60]	; 0x3c
     Kt11_att = 1 - (Qa*(Qg + S22_pitch + S23_pitch + S32_pitch + S33_pitch))/A;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1f0:	4619      	mov	r1, r3
 800b1f2:	4610      	mov	r0, r2
 800b1f4:	f7f5 fc96 	bl	8000b24 <__addsf3>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	461a      	mov	r2, r3
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b200:	4619      	mov	r1, r3
 800b202:	4610      	mov	r0, r2
 800b204:	f7f5 fc8e 	bl	8000b24 <__addsf3>
 800b208:	4603      	mov	r3, r0
 800b20a:	461a      	mov	r2, r3
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b210:	4619      	mov	r1, r3
 800b212:	4610      	mov	r0, r2
 800b214:	f7f5 fc86 	bl	8000b24 <__addsf3>
 800b218:	4603      	mov	r3, r0
 800b21a:	461a      	mov	r2, r3
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b220:	4619      	mov	r1, r3
 800b222:	4610      	mov	r0, r2
 800b224:	f7f5 fc7e 	bl	8000b24 <__addsf3>
 800b228:	4603      	mov	r3, r0
 800b22a:	4619      	mov	r1, r3
 800b22c:	4620      	mov	r0, r4
 800b22e:	f7f5 fd81 	bl	8000d34 <__aeabi_fmul>
 800b232:	4603      	mov	r3, r0
 800b234:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b236:	4618      	mov	r0, r3
 800b238:	f7f5 fe30 	bl	8000e9c <__aeabi_fdiv>
 800b23c:	4603      	mov	r3, r0
 800b23e:	4619      	mov	r1, r3
 800b240:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800b244:	f7f5 fc6c 	bl	8000b20 <__aeabi_fsub>
 800b248:	4603      	mov	r3, r0
 800b24a:	63bb      	str	r3, [r7, #56]	; 0x38
     Kt12_att = (Qa*(S12_pitch + S13_pitch))/A;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	f8d3 4144 	ldr.w	r4, [r3, #324]	; 0x144
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	69da      	ldr	r2, [r3, #28]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b25a:	4619      	mov	r1, r3
 800b25c:	4610      	mov	r0, r2
 800b25e:	f7f5 fc61 	bl	8000b24 <__addsf3>
 800b262:	4603      	mov	r3, r0
 800b264:	4619      	mov	r1, r3
 800b266:	4620      	mov	r0, r4
 800b268:	f7f5 fd64 	bl	8000d34 <__aeabi_fmul>
 800b26c:	4603      	mov	r3, r0
 800b26e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b270:	4618      	mov	r0, r3
 800b272:	f7f5 fe13 	bl	8000e9c <__aeabi_fdiv>
 800b276:	4603      	mov	r3, r0
 800b278:	637b      	str	r3, [r7, #52]	; 0x34
     Kt21_att = (Qg*S21_pitch + S21_pitch*S32_pitch - S22_pitch*S31_pitch + S21_pitch*S33_pitch - S23_pitch*S31_pitch)/A;
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6a1b      	ldr	r3, [r3, #32]
 800b284:	4619      	mov	r1, r3
 800b286:	4610      	mov	r0, r2
 800b288:	f7f5 fd54 	bl	8000d34 <__aeabi_fmul>
 800b28c:	4603      	mov	r3, r0
 800b28e:	461c      	mov	r4, r3
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	6a1a      	ldr	r2, [r3, #32]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b298:	4619      	mov	r1, r3
 800b29a:	4610      	mov	r0, r2
 800b29c:	f7f5 fd4a 	bl	8000d34 <__aeabi_fmul>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f7f5 fc3d 	bl	8000b24 <__addsf3>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	461c      	mov	r4, r3
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2b6:	4619      	mov	r1, r3
 800b2b8:	4610      	mov	r0, r2
 800b2ba:	f7f5 fd3b 	bl	8000d34 <__aeabi_fmul>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	4619      	mov	r1, r3
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f7f5 fc2c 	bl	8000b20 <__aeabi_fsub>
 800b2c8:	4603      	mov	r3, r0
 800b2ca:	461c      	mov	r4, r3
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	6a1a      	ldr	r2, [r3, #32]
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	4610      	mov	r0, r2
 800b2d8:	f7f5 fd2c 	bl	8000d34 <__aeabi_fmul>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	4619      	mov	r1, r3
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	f7f5 fc1f 	bl	8000b24 <__addsf3>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	461c      	mov	r4, r3
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2f2:	4619      	mov	r1, r3
 800b2f4:	4610      	mov	r0, r2
 800b2f6:	f7f5 fd1d 	bl	8000d34 <__aeabi_fmul>
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	4619      	mov	r1, r3
 800b2fe:	4620      	mov	r0, r4
 800b300:	f7f5 fc0e 	bl	8000b20 <__aeabi_fsub>
 800b304:	4603      	mov	r3, r0
 800b306:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b308:	4618      	mov	r0, r3
 800b30a:	f7f5 fdc7 	bl	8000e9c <__aeabi_fdiv>
 800b30e:	4603      	mov	r3, r0
 800b310:	633b      	str	r3, [r7, #48]	; 0x30
     Kt22_att = (Qa*S22_pitch + Qa*S23_pitch + S11_pitch*S22_pitch - S12_pitch*S21_pitch + S11_pitch*S23_pitch - S13_pitch*S21_pitch)/A;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b31c:	4619      	mov	r1, r3
 800b31e:	4610      	mov	r0, r2
 800b320:	f7f5 fd08 	bl	8000d34 <__aeabi_fmul>
 800b324:	4603      	mov	r3, r0
 800b326:	461c      	mov	r4, r3
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b332:	4619      	mov	r1, r3
 800b334:	4610      	mov	r0, r2
 800b336:	f7f5 fcfd 	bl	8000d34 <__aeabi_fmul>
 800b33a:	4603      	mov	r3, r0
 800b33c:	4619      	mov	r1, r3
 800b33e:	4620      	mov	r0, r4
 800b340:	f7f5 fbf0 	bl	8000b24 <__addsf3>
 800b344:	4603      	mov	r3, r0
 800b346:	461c      	mov	r4, r3
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	699a      	ldr	r2, [r3, #24]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b350:	4619      	mov	r1, r3
 800b352:	4610      	mov	r0, r2
 800b354:	f7f5 fcee 	bl	8000d34 <__aeabi_fmul>
 800b358:	4603      	mov	r3, r0
 800b35a:	4619      	mov	r1, r3
 800b35c:	4620      	mov	r0, r4
 800b35e:	f7f5 fbe1 	bl	8000b24 <__addsf3>
 800b362:	4603      	mov	r3, r0
 800b364:	461c      	mov	r4, r3
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	69da      	ldr	r2, [r3, #28]
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	6a1b      	ldr	r3, [r3, #32]
 800b36e:	4619      	mov	r1, r3
 800b370:	4610      	mov	r0, r2
 800b372:	f7f5 fcdf 	bl	8000d34 <__aeabi_fmul>
 800b376:	4603      	mov	r3, r0
 800b378:	4619      	mov	r1, r3
 800b37a:	4620      	mov	r0, r4
 800b37c:	f7f5 fbd0 	bl	8000b20 <__aeabi_fsub>
 800b380:	4603      	mov	r3, r0
 800b382:	461c      	mov	r4, r3
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	699a      	ldr	r2, [r3, #24]
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b38c:	4619      	mov	r1, r3
 800b38e:	4610      	mov	r0, r2
 800b390:	f7f5 fcd0 	bl	8000d34 <__aeabi_fmul>
 800b394:	4603      	mov	r3, r0
 800b396:	4619      	mov	r1, r3
 800b398:	4620      	mov	r0, r4
 800b39a:	f7f5 fbc3 	bl	8000b24 <__addsf3>
 800b39e:	4603      	mov	r3, r0
 800b3a0:	461c      	mov	r4, r3
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a1b      	ldr	r3, [r3, #32]
 800b3aa:	4619      	mov	r1, r3
 800b3ac:	4610      	mov	r0, r2
 800b3ae:	f7f5 fcc1 	bl	8000d34 <__aeabi_fmul>
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	4619      	mov	r1, r3
 800b3b6:	4620      	mov	r0, r4
 800b3b8:	f7f5 fbb2 	bl	8000b20 <__aeabi_fsub>
 800b3bc:	4603      	mov	r3, r0
 800b3be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	f7f5 fd6b 	bl	8000e9c <__aeabi_fdiv>
 800b3c6:	4603      	mov	r3, r0
 800b3c8:	62fb      	str	r3, [r7, #44]	; 0x2c
     Kt31_att = (Qg*S31_pitch - S21_pitch*S32_pitch + S22_pitch*S31_pitch - S21_pitch*S33_pitch + S23_pitch*S31_pitch)/A;
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3d4:	4619      	mov	r1, r3
 800b3d6:	4610      	mov	r0, r2
 800b3d8:	f7f5 fcac 	bl	8000d34 <__aeabi_fmul>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	461c      	mov	r4, r3
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a1a      	ldr	r2, [r3, #32]
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	4610      	mov	r0, r2
 800b3ec:	f7f5 fca2 	bl	8000d34 <__aeabi_fmul>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	4619      	mov	r1, r3
 800b3f4:	4620      	mov	r0, r4
 800b3f6:	f7f5 fb93 	bl	8000b20 <__aeabi_fsub>
 800b3fa:	4603      	mov	r3, r0
 800b3fc:	461c      	mov	r4, r3
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b406:	4619      	mov	r1, r3
 800b408:	4610      	mov	r0, r2
 800b40a:	f7f5 fc93 	bl	8000d34 <__aeabi_fmul>
 800b40e:	4603      	mov	r3, r0
 800b410:	4619      	mov	r1, r3
 800b412:	4620      	mov	r0, r4
 800b414:	f7f5 fb86 	bl	8000b24 <__addsf3>
 800b418:	4603      	mov	r3, r0
 800b41a:	461c      	mov	r4, r3
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	6a1a      	ldr	r2, [r3, #32]
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b424:	4619      	mov	r1, r3
 800b426:	4610      	mov	r0, r2
 800b428:	f7f5 fc84 	bl	8000d34 <__aeabi_fmul>
 800b42c:	4603      	mov	r3, r0
 800b42e:	4619      	mov	r1, r3
 800b430:	4620      	mov	r0, r4
 800b432:	f7f5 fb75 	bl	8000b20 <__aeabi_fsub>
 800b436:	4603      	mov	r3, r0
 800b438:	461c      	mov	r4, r3
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b442:	4619      	mov	r1, r3
 800b444:	4610      	mov	r0, r2
 800b446:	f7f5 fc75 	bl	8000d34 <__aeabi_fmul>
 800b44a:	4603      	mov	r3, r0
 800b44c:	4619      	mov	r1, r3
 800b44e:	4620      	mov	r0, r4
 800b450:	f7f5 fb68 	bl	8000b24 <__addsf3>
 800b454:	4603      	mov	r3, r0
 800b456:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b458:	4618      	mov	r0, r3
 800b45a:	f7f5 fd1f 	bl	8000e9c <__aeabi_fdiv>
 800b45e:	4603      	mov	r3, r0
 800b460:	62bb      	str	r3, [r7, #40]	; 0x28
     Kt32_att = (Qa*S32_pitch + Qa*S33_pitch + S11_pitch*S32_pitch - S12_pitch*S31_pitch + S11_pitch*S33_pitch - S13_pitch*S31_pitch)/A;
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b46c:	4619      	mov	r1, r3
 800b46e:	4610      	mov	r0, r2
 800b470:	f7f5 fc60 	bl	8000d34 <__aeabi_fmul>
 800b474:	4603      	mov	r3, r0
 800b476:	461c      	mov	r4, r3
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 2144 	ldr.w	r2, [r3, #324]	; 0x144
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b482:	4619      	mov	r1, r3
 800b484:	4610      	mov	r0, r2
 800b486:	f7f5 fc55 	bl	8000d34 <__aeabi_fmul>
 800b48a:	4603      	mov	r3, r0
 800b48c:	4619      	mov	r1, r3
 800b48e:	4620      	mov	r0, r4
 800b490:	f7f5 fb48 	bl	8000b24 <__addsf3>
 800b494:	4603      	mov	r3, r0
 800b496:	461c      	mov	r4, r3
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	699a      	ldr	r2, [r3, #24]
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	4610      	mov	r0, r2
 800b4a4:	f7f5 fc46 	bl	8000d34 <__aeabi_fmul>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	4620      	mov	r0, r4
 800b4ae:	f7f5 fb39 	bl	8000b24 <__addsf3>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	461c      	mov	r4, r3
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	69da      	ldr	r2, [r3, #28]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4be:	4619      	mov	r1, r3
 800b4c0:	4610      	mov	r0, r2
 800b4c2:	f7f5 fc37 	bl	8000d34 <__aeabi_fmul>
 800b4c6:	4603      	mov	r3, r0
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	4620      	mov	r0, r4
 800b4cc:	f7f5 fb28 	bl	8000b20 <__aeabi_fsub>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	461c      	mov	r4, r3
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	699a      	ldr	r2, [r3, #24]
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b4dc:	4619      	mov	r1, r3
 800b4de:	4610      	mov	r0, r2
 800b4e0:	f7f5 fc28 	bl	8000d34 <__aeabi_fmul>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	4619      	mov	r1, r3
 800b4e8:	4620      	mov	r0, r4
 800b4ea:	f7f5 fb1b 	bl	8000b24 <__addsf3>
 800b4ee:	4603      	mov	r3, r0
 800b4f0:	461c      	mov	r4, r3
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	4610      	mov	r0, r2
 800b4fe:	f7f5 fc19 	bl	8000d34 <__aeabi_fmul>
 800b502:	4603      	mov	r3, r0
 800b504:	4619      	mov	r1, r3
 800b506:	4620      	mov	r0, r4
 800b508:	f7f5 fb0a 	bl	8000b20 <__aeabi_fsub>
 800b50c:	4603      	mov	r3, r0
 800b50e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b510:	4618      	mov	r0, r3
 800b512:	f7f5 fcc3 	bl	8000e9c <__aeabi_fdiv>
 800b516:	4603      	mov	r3, r0
 800b518:	627b      	str	r3, [r7, #36]	; 0x24

    pitch_ekf = (pitch_ekf) + Kt11_att*((pitch_acc) - (pitch_ekf)) - Kt12_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	f8d3 4118 	ldr.w	r4, [r3, #280]	; 0x118
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b52c:	4619      	mov	r1, r3
 800b52e:	4610      	mov	r0, r2
 800b530:	f7f5 faf6 	bl	8000b20 <__aeabi_fsub>
 800b534:	4603      	mov	r3, r0
 800b536:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b538:	4618      	mov	r0, r3
 800b53a:	f7f5 fbfb 	bl	8000d34 <__aeabi_fmul>
 800b53e:	4603      	mov	r3, r0
 800b540:	4619      	mov	r1, r3
 800b542:	4620      	mov	r0, r4
 800b544:	f7f5 faee 	bl	8000b24 <__addsf3>
 800b548:	4603      	mov	r3, r0
 800b54a:	461c      	mov	r4, r3
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800b552:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b554:	4618      	mov	r0, r3
 800b556:	f7f5 fae3 	bl	8000b20 <__aeabi_fsub>
 800b55a:	4603      	mov	r3, r0
 800b55c:	461a      	mov	r2, r3
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	691b      	ldr	r3, [r3, #16]
 800b562:	4619      	mov	r1, r3
 800b564:	4610      	mov	r0, r2
 800b566:	f7f5 fadd 	bl	8000b24 <__addsf3>
 800b56a:	4603      	mov	r3, r0
 800b56c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b56e:	4618      	mov	r0, r3
 800b570:	f7f5 fbe0 	bl	8000d34 <__aeabi_fmul>
 800b574:	4603      	mov	r3, r0
 800b576:	4619      	mov	r1, r3
 800b578:	4620      	mov	r0, r4
 800b57a:	f7f5 fad1 	bl	8000b20 <__aeabi_fsub>
 800b57e:	4603      	mov	r3, r0
 800b580:	461a      	mov	r2, r3
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

    //pitch_ekf = 0;
    pitch_bias = (pitch_bias) + Kt21_att*((pitch_acc) - (pitch_ekf)) - Kt22_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	f8d3 4134 	ldr.w	r4, [r3, #308]	; 0x134
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b59a:	4619      	mov	r1, r3
 800b59c:	4610      	mov	r0, r2
 800b59e:	f7f5 fabf 	bl	8000b20 <__aeabi_fsub>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7f5 fbc4 	bl	8000d34 <__aeabi_fmul>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	4620      	mov	r0, r4
 800b5b2:	f7f5 fab7 	bl	8000b24 <__addsf3>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	461c      	mov	r4, r3
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800b5c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7f5 faac 	bl	8000b20 <__aeabi_fsub>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	461a      	mov	r2, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	691b      	ldr	r3, [r3, #16]
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	4610      	mov	r0, r2
 800b5d4:	f7f5 faa6 	bl	8000b24 <__addsf3>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b5dc:	4618      	mov	r0, r3
 800b5de:	f7f5 fba9 	bl	8000d34 <__aeabi_fmul>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	f7f5 fa9a 	bl	8000b20 <__aeabi_fsub>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    //pitch_bias = 0;

    pitch_rate = (pitch_rate) + Kt31_att*((pitch_acc) - (pitch_ekf)) - Kt32_att*((pitch_bias) - (gyroY) + (pitch_rate));
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	691c      	ldr	r4, [r3, #16]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800b606:	4619      	mov	r1, r3
 800b608:	4610      	mov	r0, r2
 800b60a:	f7f5 fa89 	bl	8000b20 <__aeabi_fsub>
 800b60e:	4603      	mov	r3, r0
 800b610:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b612:	4618      	mov	r0, r3
 800b614:	f7f5 fb8e 	bl	8000d34 <__aeabi_fmul>
 800b618:	4603      	mov	r3, r0
 800b61a:	4619      	mov	r1, r3
 800b61c:	4620      	mov	r0, r4
 800b61e:	f7f5 fa81 	bl	8000b24 <__addsf3>
 800b622:	4603      	mov	r3, r0
 800b624:	461c      	mov	r4, r3
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800b62c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b62e:	4618      	mov	r0, r3
 800b630:	f7f5 fa76 	bl	8000b20 <__aeabi_fsub>
 800b634:	4603      	mov	r3, r0
 800b636:	461a      	mov	r2, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	691b      	ldr	r3, [r3, #16]
 800b63c:	4619      	mov	r1, r3
 800b63e:	4610      	mov	r0, r2
 800b640:	f7f5 fa70 	bl	8000b24 <__addsf3>
 800b644:	4603      	mov	r3, r0
 800b646:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b648:	4618      	mov	r0, r3
 800b64a:	f7f5 fb73 	bl	8000d34 <__aeabi_fmul>
 800b64e:	4603      	mov	r3, r0
 800b650:	4619      	mov	r1, r3
 800b652:	4620      	mov	r0, r4
 800b654:	f7f5 fa64 	bl	8000b20 <__aeabi_fsub>
 800b658:	4603      	mov	r3, r0
 800b65a:	461a      	mov	r2, r3
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	611a      	str	r2, [r3, #16]


    S11_pitch = - S11_pitch*(Kt11_att - 1) - Kt12_att*S21_pitch - Kt12_att*S31_pitch;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	699b      	ldr	r3, [r3, #24]
 800b664:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b668:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b66c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b66e:	f7f5 fa57 	bl	8000b20 <__aeabi_fsub>
 800b672:	4603      	mov	r3, r0
 800b674:	4619      	mov	r1, r3
 800b676:	4620      	mov	r0, r4
 800b678:	f7f5 fb5c 	bl	8000d34 <__aeabi_fmul>
 800b67c:	4603      	mov	r3, r0
 800b67e:	461c      	mov	r4, r3
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	6a1b      	ldr	r3, [r3, #32]
 800b684:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b686:	4618      	mov	r0, r3
 800b688:	f7f5 fb54 	bl	8000d34 <__aeabi_fmul>
 800b68c:	4603      	mov	r3, r0
 800b68e:	4619      	mov	r1, r3
 800b690:	4620      	mov	r0, r4
 800b692:	f7f5 fa45 	bl	8000b20 <__aeabi_fsub>
 800b696:	4603      	mov	r3, r0
 800b698:	461c      	mov	r4, r3
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b69e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7f5 fb47 	bl	8000d34 <__aeabi_fmul>
 800b6a6:	4603      	mov	r3, r0
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f7f5 fa38 	bl	8000b20 <__aeabi_fsub>
 800b6b0:	4603      	mov	r3, r0
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	619a      	str	r2, [r3, #24]


    S12_pitch = - S12_pitch*(Kt11_att - 1) - Kt12_att*S22_pitch - Kt12_att*S32_pitch;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	69db      	ldr	r3, [r3, #28]
 800b6bc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b6c0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b6c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b6c6:	f7f5 fa2b 	bl	8000b20 <__aeabi_fsub>
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	f7f5 fb30 	bl	8000d34 <__aeabi_fmul>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	461c      	mov	r4, r3
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6dc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b6de:	4618      	mov	r0, r3
 800b6e0:	f7f5 fb28 	bl	8000d34 <__aeabi_fmul>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	4620      	mov	r0, r4
 800b6ea:	f7f5 fa19 	bl	8000b20 <__aeabi_fsub>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	461c      	mov	r4, r3
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6f6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b6f8:	4618      	mov	r0, r3
 800b6fa:	f7f5 fb1b 	bl	8000d34 <__aeabi_fmul>
 800b6fe:	4603      	mov	r3, r0
 800b700:	4619      	mov	r1, r3
 800b702:	4620      	mov	r0, r4
 800b704:	f7f5 fa0c 	bl	8000b20 <__aeabi_fsub>
 800b708:	4603      	mov	r3, r0
 800b70a:	461a      	mov	r2, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	61da      	str	r2, [r3, #28]


    S13_pitch = - S13_pitch*(Kt11_att - 1) - Kt12_att*S23_pitch - Kt12_att*S33_pitch;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b714:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b718:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b71c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b71e:	f7f5 f9ff 	bl	8000b20 <__aeabi_fsub>
 800b722:	4603      	mov	r3, r0
 800b724:	4619      	mov	r1, r3
 800b726:	4620      	mov	r0, r4
 800b728:	f7f5 fb04 	bl	8000d34 <__aeabi_fmul>
 800b72c:	4603      	mov	r3, r0
 800b72e:	461c      	mov	r4, r3
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b734:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b736:	4618      	mov	r0, r3
 800b738:	f7f5 fafc 	bl	8000d34 <__aeabi_fmul>
 800b73c:	4603      	mov	r3, r0
 800b73e:	4619      	mov	r1, r3
 800b740:	4620      	mov	r0, r4
 800b742:	f7f5 f9ed 	bl	8000b20 <__aeabi_fsub>
 800b746:	4603      	mov	r3, r0
 800b748:	461c      	mov	r4, r3
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b74e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b750:	4618      	mov	r0, r3
 800b752:	f7f5 faef 	bl	8000d34 <__aeabi_fmul>
 800b756:	4603      	mov	r3, r0
 800b758:	4619      	mov	r1, r3
 800b75a:	4620      	mov	r0, r4
 800b75c:	f7f5 f9e0 	bl	8000b20 <__aeabi_fsub>
 800b760:	4603      	mov	r3, r0
 800b762:	461a      	mov	r2, r3
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	629a      	str	r2, [r3, #40]	; 0x28


    S21_pitch = - S21_pitch*(Kt22_att - 1) - Kt21_att*S11_pitch - Kt22_att*S31_pitch;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6a1b      	ldr	r3, [r3, #32]
 800b76c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b770:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b774:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b776:	f7f5 f9d3 	bl	8000b20 <__aeabi_fsub>
 800b77a:	4603      	mov	r3, r0
 800b77c:	4619      	mov	r1, r3
 800b77e:	4620      	mov	r0, r4
 800b780:	f7f5 fad8 	bl	8000d34 <__aeabi_fmul>
 800b784:	4603      	mov	r3, r0
 800b786:	461c      	mov	r4, r3
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	699b      	ldr	r3, [r3, #24]
 800b78c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b78e:	4618      	mov	r0, r3
 800b790:	f7f5 fad0 	bl	8000d34 <__aeabi_fmul>
 800b794:	4603      	mov	r3, r0
 800b796:	4619      	mov	r1, r3
 800b798:	4620      	mov	r0, r4
 800b79a:	f7f5 f9c1 	bl	8000b20 <__aeabi_fsub>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	461c      	mov	r4, r3
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	f7f5 fac3 	bl	8000d34 <__aeabi_fmul>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	4619      	mov	r1, r3
 800b7b2:	4620      	mov	r0, r4
 800b7b4:	f7f5 f9b4 	bl	8000b20 <__aeabi_fsub>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	621a      	str	r2, [r3, #32]


    S22_pitch = - S22_pitch*(Kt22_att - 1) - Kt21_att*S12_pitch - Kt22_att*S32_pitch;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7c4:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b7c8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b7cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b7ce:	f7f5 f9a7 	bl	8000b20 <__aeabi_fsub>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	4619      	mov	r1, r3
 800b7d6:	4620      	mov	r0, r4
 800b7d8:	f7f5 faac 	bl	8000d34 <__aeabi_fmul>
 800b7dc:	4603      	mov	r3, r0
 800b7de:	461c      	mov	r4, r3
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	69db      	ldr	r3, [r3, #28]
 800b7e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	f7f5 faa4 	bl	8000d34 <__aeabi_fmul>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	4619      	mov	r1, r3
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f7f5 f995 	bl	8000b20 <__aeabi_fsub>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	461c      	mov	r4, r3
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b7fe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b800:	4618      	mov	r0, r3
 800b802:	f7f5 fa97 	bl	8000d34 <__aeabi_fmul>
 800b806:	4603      	mov	r3, r0
 800b808:	4619      	mov	r1, r3
 800b80a:	4620      	mov	r0, r4
 800b80c:	f7f5 f988 	bl	8000b20 <__aeabi_fsub>
 800b810:	4603      	mov	r3, r0
 800b812:	461a      	mov	r2, r3
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	625a      	str	r2, [r3, #36]	; 0x24


    S23_pitch = - S23_pitch*(Kt22_att - 1) - Kt21_att*S13_pitch - Kt22_att*S33_pitch;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b81c:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b820:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b824:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b826:	f7f5 f97b 	bl	8000b20 <__aeabi_fsub>
 800b82a:	4603      	mov	r3, r0
 800b82c:	4619      	mov	r1, r3
 800b82e:	4620      	mov	r0, r4
 800b830:	f7f5 fa80 	bl	8000d34 <__aeabi_fmul>
 800b834:	4603      	mov	r3, r0
 800b836:	461c      	mov	r4, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b83c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b83e:	4618      	mov	r0, r3
 800b840:	f7f5 fa78 	bl	8000d34 <__aeabi_fmul>
 800b844:	4603      	mov	r3, r0
 800b846:	4619      	mov	r1, r3
 800b848:	4620      	mov	r0, r4
 800b84a:	f7f5 f969 	bl	8000b20 <__aeabi_fsub>
 800b84e:	4603      	mov	r3, r0
 800b850:	461c      	mov	r4, r3
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b856:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b858:	4618      	mov	r0, r3
 800b85a:	f7f5 fa6b 	bl	8000d34 <__aeabi_fmul>
 800b85e:	4603      	mov	r3, r0
 800b860:	4619      	mov	r1, r3
 800b862:	4620      	mov	r0, r4
 800b864:	f7f5 f95c 	bl	8000b20 <__aeabi_fsub>
 800b868:	4603      	mov	r3, r0
 800b86a:	461a      	mov	r2, r3
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	62da      	str	r2, [r3, #44]	; 0x2c


    S31_pitch = - S31_pitch*(Kt32_att - 1) - Kt31_att*S11_pitch - Kt32_att*S21_pitch;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b874:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b878:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b87c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b87e:	f7f5 f94f 	bl	8000b20 <__aeabi_fsub>
 800b882:	4603      	mov	r3, r0
 800b884:	4619      	mov	r1, r3
 800b886:	4620      	mov	r0, r4
 800b888:	f7f5 fa54 	bl	8000d34 <__aeabi_fmul>
 800b88c:	4603      	mov	r3, r0
 800b88e:	461c      	mov	r4, r3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	699b      	ldr	r3, [r3, #24]
 800b894:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b896:	4618      	mov	r0, r3
 800b898:	f7f5 fa4c 	bl	8000d34 <__aeabi_fmul>
 800b89c:	4603      	mov	r3, r0
 800b89e:	4619      	mov	r1, r3
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f7f5 f93d 	bl	8000b20 <__aeabi_fsub>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	461c      	mov	r4, r3
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	6a1b      	ldr	r3, [r3, #32]
 800b8ae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f7f5 fa3f 	bl	8000d34 <__aeabi_fmul>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	f7f5 f930 	bl	8000b20 <__aeabi_fsub>
 800b8c0:	4603      	mov	r3, r0
 800b8c2:	461a      	mov	r2, r3
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	631a      	str	r2, [r3, #48]	; 0x30


    S32_pitch = - S32_pitch*(Kt32_att - 1) - Kt31_att*S12_pitch - Kt32_att*S22_pitch;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b8cc:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b8d0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b8d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b8d6:	f7f5 f923 	bl	8000b20 <__aeabi_fsub>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	4619      	mov	r1, r3
 800b8de:	4620      	mov	r0, r4
 800b8e0:	f7f5 fa28 	bl	8000d34 <__aeabi_fmul>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	461c      	mov	r4, r3
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	69db      	ldr	r3, [r3, #28]
 800b8ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7f5 fa20 	bl	8000d34 <__aeabi_fmul>
 800b8f4:	4603      	mov	r3, r0
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f7f5 f911 	bl	8000b20 <__aeabi_fsub>
 800b8fe:	4603      	mov	r3, r0
 800b900:	461c      	mov	r4, r3
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b906:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b908:	4618      	mov	r0, r3
 800b90a:	f7f5 fa13 	bl	8000d34 <__aeabi_fmul>
 800b90e:	4603      	mov	r3, r0
 800b910:	4619      	mov	r1, r3
 800b912:	4620      	mov	r0, r4
 800b914:	f7f5 f904 	bl	8000b20 <__aeabi_fsub>
 800b918:	4603      	mov	r3, r0
 800b91a:	461a      	mov	r2, r3
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	635a      	str	r2, [r3, #52]	; 0x34


    S33_pitch = - S33_pitch*(Kt32_att - 1) - Kt31_att*S13_pitch - Kt32_att*S23_pitch;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b924:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800b928:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800b92c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b92e:	f7f5 f8f7 	bl	8000b20 <__aeabi_fsub>
 800b932:	4603      	mov	r3, r0
 800b934:	4619      	mov	r1, r3
 800b936:	4620      	mov	r0, r4
 800b938:	f7f5 f9fc 	bl	8000d34 <__aeabi_fmul>
 800b93c:	4603      	mov	r3, r0
 800b93e:	461c      	mov	r4, r3
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b944:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b946:	4618      	mov	r0, r3
 800b948:	f7f5 f9f4 	bl	8000d34 <__aeabi_fmul>
 800b94c:	4603      	mov	r3, r0
 800b94e:	4619      	mov	r1, r3
 800b950:	4620      	mov	r0, r4
 800b952:	f7f5 f8e5 	bl	8000b20 <__aeabi_fsub>
 800b956:	4603      	mov	r3, r0
 800b958:	461c      	mov	r4, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b95e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b960:	4618      	mov	r0, r3
 800b962:	f7f5 f9e7 	bl	8000d34 <__aeabi_fmul>
 800b966:	4603      	mov	r3, r0
 800b968:	4619      	mov	r1, r3
 800b96a:	4620      	mov	r0, r4
 800b96c:	f7f5 f8d8 	bl	8000b20 <__aeabi_fsub>
 800b970:	4603      	mov	r3, r0
 800b972:	461a      	mov	r2, r3
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	639a      	str	r2, [r3, #56]	; 0x38

/*
  roll_rate  = lpf_roll.Run(gyroX);
  pitch_rate = lpf_pitch.Run(gyroY);*/

  yaw_rate   = lpf_yaw.Run(gyroZ);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800b97e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b980:	4618      	mov	r0, r3
 800b982:	f001 fc74 	bl	800d26e <_ZN3lpf3RunEf>
 800b986:	4602      	mov	r2, r0
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	615a      	str	r2, [r3, #20]
 800b98c:	e088      	b.n	800baa0 <_ZN15Kalman_Filtresi3RunEv+0x1a20>
    }


    else {

    	for(int i=0; i<2000; i++) {
 800b98e:	2300      	movs	r3, #0
 800b990:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b994:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800b998:	da5e      	bge.n	800ba58 <_ZN15Kalman_Filtresi3RunEv+0x19d8>
    		  float acctop=sqrt(accX*accX+accY*accY+accZ*accZ);
 800b99a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b99c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800b99e:	f7f5 f9c9 	bl	8000d34 <__aeabi_fmul>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	461c      	mov	r4, r3
 800b9a6:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800b9a8:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800b9aa:	f7f5 f9c3 	bl	8000d34 <__aeabi_fmul>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f7f5 f8b6 	bl	8000b24 <__addsf3>
 800b9b8:	4603      	mov	r3, r0
 800b9ba:	461c      	mov	r4, r3
 800b9bc:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b9be:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800b9c0:	f7f5 f9b8 	bl	8000d34 <__aeabi_fmul>
 800b9c4:	4603      	mov	r3, r0
 800b9c6:	4619      	mov	r1, r3
 800b9c8:	4620      	mov	r0, r4
 800b9ca:	f7f5 f8ab 	bl	8000b24 <__addsf3>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f7f6 f841 	bl	8001a58 <_ZSt4sqrtf>
 800b9d6:	6538      	str	r0, [r7, #80]	; 0x50

    		  float pitch_acc =  asin(accX/acctop)*rad2deg;
 800b9d8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b9da:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800b9dc:	f7f5 fa5e 	bl	8000e9c <__aeabi_fdiv>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f7f6 f806 	bl	80019f4 <_ZSt4asinf>
 800b9e8:	4602      	mov	r2, r0
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	4610      	mov	r0, r2
 800b9f4:	f7f5 f99e 	bl	8000d34 <__aeabi_fmul>
 800b9f8:	4603      	mov	r3, r0
 800b9fa:	64fb      	str	r3, [r7, #76]	; 0x4c
    		  float roll_acc  =  asin(accY/acctop)*rad2deg ;
 800b9fc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b9fe:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800ba00:	f7f5 fa4c 	bl	8000e9c <__aeabi_fdiv>
 800ba04:	4603      	mov	r3, r0
 800ba06:	4618      	mov	r0, r3
 800ba08:	f7f5 fff4 	bl	80019f4 <_ZSt4asinf>
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800ba14:	4619      	mov	r1, r3
 800ba16:	4610      	mov	r0, r2
 800ba18:	f7f5 f98c 	bl	8000d34 <__aeabi_fmul>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	64bb      	str	r3, [r7, #72]	; 0x48

        	ROLL_OFFSET += roll_acc;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800ba26:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7f5 f87b 	bl	8000b24 <__addsf3>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	461a      	mov	r2, r3
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
        	PITCH_OFFSET += pitch_acc;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800ba3e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800ba40:	4618      	mov	r0, r3
 800ba42:	f7f5 f86f 	bl	8000b24 <__addsf3>
 800ba46:	4603      	mov	r3, r0
 800ba48:	461a      	mov	r2, r3
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    	for(int i=0; i<2000; i++) {
 800ba50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba52:	3301      	adds	r3, #1
 800ba54:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba56:	e79c      	b.n	800b992 <_ZN15Kalman_Filtresi3RunEv+0x1912>
    	}

    	ROLL_OFFSET  = -1*  ROLL_OFFSET  / 2000;
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 800ba5e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800ba62:	490e      	ldr	r1, [pc, #56]	; (800ba9c <_ZN15Kalman_Filtresi3RunEv+0x1a1c>)
 800ba64:	4618      	mov	r0, r3
 800ba66:	f7f5 fa19 	bl	8000e9c <__aeabi_fdiv>
 800ba6a:	4603      	mov	r3, r0
 800ba6c:	461a      	mov	r2, r3
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    	PITCH_OFFSET = -1 * PITCH_OFFSET / 2000;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800ba7a:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800ba7e:	4907      	ldr	r1, [pc, #28]	; (800ba9c <_ZN15Kalman_Filtresi3RunEv+0x1a1c>)
 800ba80:	4618      	mov	r0, r3
 800ba82:	f7f5 fa0b 	bl	8000e9c <__aeabi_fdiv>
 800ba86:	4603      	mov	r3, r0
 800ba88:	461a      	mov	r2, r3
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    	gyro_ready = true;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2201      	movs	r2, #1
 800ba94:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 800ba98:	e002      	b.n	800baa0 <_ZN15Kalman_Filtresi3RunEv+0x1a20>
 800ba9a:	bf00      	nop
 800ba9c:	44fa0000 	.word	0x44fa0000
    }

      float u = acc_vert;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800baa6:	623b      	str	r3, [r7, #32]

      //ALT PREDICTION
	  alt_gnd = (alt_gnd) + st*(vz) + (u*(st)*st)/2;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800baae:	4618      	mov	r0, r3
 800bab0:	f7f4 fcb2 	bl	8000418 <__aeabi_f2d>
 800bab4:	4680      	mov	r8, r0
 800bab6:	4689      	mov	r9, r1
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7f4 fca7 	bl	8000418 <__aeabi_f2d>
 800baca:	4602      	mov	r2, r0
 800bacc:	460b      	mov	r3, r1
 800bace:	4620      	mov	r0, r4
 800bad0:	4629      	mov	r1, r5
 800bad2:	f7f4 fcf9 	bl	80004c8 <__aeabi_dmul>
 800bad6:	4602      	mov	r2, r0
 800bad8:	460b      	mov	r3, r1
 800bada:	4640      	mov	r0, r8
 800badc:	4649      	mov	r1, r9
 800bade:	f7f4 fb3d 	bl	800015c <__adddf3>
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	4614      	mov	r4, r2
 800bae8:	461d      	mov	r5, r3
 800baea:	6a38      	ldr	r0, [r7, #32]
 800baec:	f7f4 fc94 	bl	8000418 <__aeabi_f2d>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800baf6:	f7f4 fce7 	bl	80004c8 <__aeabi_dmul>
 800bafa:	4602      	mov	r2, r0
 800bafc:	460b      	mov	r3, r1
 800bafe:	4610      	mov	r0, r2
 800bb00:	4619      	mov	r1, r3
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bb08:	f7f4 fcde 	bl	80004c8 <__aeabi_dmul>
 800bb0c:	4602      	mov	r2, r0
 800bb0e:	460b      	mov	r3, r1
 800bb10:	4610      	mov	r0, r2
 800bb12:	4619      	mov	r1, r3
 800bb14:	f04f 0200 	mov.w	r2, #0
 800bb18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bb1c:	f7f4 fdfe 	bl	800071c <__aeabi_ddiv>
 800bb20:	4602      	mov	r2, r0
 800bb22:	460b      	mov	r3, r1
 800bb24:	4620      	mov	r0, r4
 800bb26:	4629      	mov	r1, r5
 800bb28:	f7f4 fb18 	bl	800015c <__adddf3>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	460b      	mov	r3, r1
 800bb30:	4610      	mov	r0, r2
 800bb32:	4619      	mov	r1, r3
 800bb34:	f7f4 ffa0 	bl	8000a78 <__aeabi_d2f>
 800bb38:	4602      	mov	r2, r0
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	  vz = (vz) + u*(st);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800bb46:	4618      	mov	r0, r3
 800bb48:	f7f4 fc66 	bl	8000418 <__aeabi_f2d>
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	460d      	mov	r5, r1
 800bb50:	6a38      	ldr	r0, [r7, #32]
 800bb52:	f7f4 fc61 	bl	8000418 <__aeabi_f2d>
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bb5c:	f7f4 fcb4 	bl	80004c8 <__aeabi_dmul>
 800bb60:	4602      	mov	r2, r0
 800bb62:	460b      	mov	r3, r1
 800bb64:	4620      	mov	r0, r4
 800bb66:	4629      	mov	r1, r5
 800bb68:	f7f4 faf8 	bl	800015c <__adddf3>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	460b      	mov	r3, r1
 800bb70:	4610      	mov	r0, r2
 800bb72:	4619      	mov	r1, r3
 800bb74:	f7f4 ff80 	bl	8000a78 <__aeabi_d2f>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	  //baro_gnd = (baro_gnd);

	  S11_alt = S11_alt + salt + S21_alt*st + (st)*(S12_alt + S22_alt*st);
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800bb8a:	4619      	mov	r1, r3
 800bb8c:	4610      	mov	r0, r2
 800bb8e:	f7f4 ffc9 	bl	8000b24 <__addsf3>
 800bb92:	4603      	mov	r3, r0
 800bb94:	4618      	mov	r0, r3
 800bb96:	f7f4 fc3f 	bl	8000418 <__aeabi_f2d>
 800bb9a:	4604      	mov	r4, r0
 800bb9c:	460d      	mov	r5, r1
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bba2:	4618      	mov	r0, r3
 800bba4:	f7f4 fc38 	bl	8000418 <__aeabi_f2d>
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bbae:	f7f4 fc8b 	bl	80004c8 <__aeabi_dmul>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	4629      	mov	r1, r5
 800bbba:	f7f4 facf 	bl	800015c <__adddf3>
 800bbbe:	4602      	mov	r2, r0
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	4692      	mov	sl, r2
 800bbc4:	469b      	mov	fp, r3
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f7f4 fc21 	bl	8000418 <__aeabi_f2d>
 800bbd6:	4680      	mov	r8, r0
 800bbd8:	4689      	mov	r9, r1
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bbde:	4618      	mov	r0, r3
 800bbe0:	f7f4 fc1a 	bl	8000418 <__aeabi_f2d>
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bbea:	f7f4 fc6d 	bl	80004c8 <__aeabi_dmul>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4640      	mov	r0, r8
 800bbf4:	4649      	mov	r1, r9
 800bbf6:	f7f4 fab1 	bl	800015c <__adddf3>
 800bbfa:	4602      	mov	r2, r0
 800bbfc:	460b      	mov	r3, r1
 800bbfe:	4620      	mov	r0, r4
 800bc00:	4629      	mov	r1, r5
 800bc02:	f7f4 fc61 	bl	80004c8 <__aeabi_dmul>
 800bc06:	4602      	mov	r2, r0
 800bc08:	460b      	mov	r3, r1
 800bc0a:	4650      	mov	r0, sl
 800bc0c:	4659      	mov	r1, fp
 800bc0e:	f7f4 faa5 	bl	800015c <__adddf3>
 800bc12:	4602      	mov	r2, r0
 800bc14:	460b      	mov	r3, r1
 800bc16:	4610      	mov	r0, r2
 800bc18:	4619      	mov	r1, r3
 800bc1a:	f7f4 ff2d 	bl	8000a78 <__aeabi_d2f>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	669a      	str	r2, [r3, #104]	; 0x68
	  S12_alt = S12_alt + S22_alt*st;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f7f4 fbf5 	bl	8000418 <__aeabi_f2d>
 800bc2e:	4604      	mov	r4, r0
 800bc30:	460d      	mov	r5, r1
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bc36:	4618      	mov	r0, r3
 800bc38:	f7f4 fbee 	bl	8000418 <__aeabi_f2d>
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bc42:	f7f4 fc41 	bl	80004c8 <__aeabi_dmul>
 800bc46:	4602      	mov	r2, r0
 800bc48:	460b      	mov	r3, r1
 800bc4a:	4620      	mov	r0, r4
 800bc4c:	4629      	mov	r1, r5
 800bc4e:	f7f4 fa85 	bl	800015c <__adddf3>
 800bc52:	4602      	mov	r2, r0
 800bc54:	460b      	mov	r3, r1
 800bc56:	4610      	mov	r0, r2
 800bc58:	4619      	mov	r1, r3
 800bc5a:	f7f4 ff0d 	bl	8000a78 <__aeabi_d2f>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	66da      	str	r2, [r3, #108]	; 0x6c
	  S13_alt = S13_alt + S23_alt*st;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7f4 fbd5 	bl	8000418 <__aeabi_f2d>
 800bc6e:	4604      	mov	r4, r0
 800bc70:	460d      	mov	r5, r1
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bc76:	4618      	mov	r0, r3
 800bc78:	f7f4 fbce 	bl	8000418 <__aeabi_f2d>
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bc82:	f7f4 fc21 	bl	80004c8 <__aeabi_dmul>
 800bc86:	4602      	mov	r2, r0
 800bc88:	460b      	mov	r3, r1
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	4629      	mov	r1, r5
 800bc8e:	f7f4 fa65 	bl	800015c <__adddf3>
 800bc92:	4602      	mov	r2, r0
 800bc94:	460b      	mov	r3, r1
 800bc96:	4610      	mov	r0, r2
 800bc98:	4619      	mov	r1, r3
 800bc9a:	f7f4 feed 	bl	8000a78 <__aeabi_d2f>
 800bc9e:	4602      	mov	r2, r0
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	679a      	str	r2, [r3, #120]	; 0x78

	  S21_alt = S21_alt + S22_alt*(st);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bca8:	4618      	mov	r0, r3
 800bcaa:	f7f4 fbb5 	bl	8000418 <__aeabi_f2d>
 800bcae:	4604      	mov	r4, r0
 800bcb0:	460d      	mov	r5, r1
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	f7f4 fbae 	bl	8000418 <__aeabi_f2d>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bcc2:	f7f4 fc01 	bl	80004c8 <__aeabi_dmul>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	460b      	mov	r3, r1
 800bcca:	4620      	mov	r0, r4
 800bccc:	4629      	mov	r1, r5
 800bcce:	f7f4 fa45 	bl	800015c <__adddf3>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	4610      	mov	r0, r2
 800bcd8:	4619      	mov	r1, r3
 800bcda:	f7f4 fecd 	bl	8000a78 <__aeabi_d2f>
 800bcde:	4602      	mov	r2, r0
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	671a      	str	r2, [r3, #112]	; 0x70
	  S22_alt =  S22_alt + svel;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bcee:	4619      	mov	r1, r3
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	f7f4 ff17 	bl	8000b24 <__addsf3>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	675a      	str	r2, [r3, #116]	; 0x74
	  //S23_alt = S23_alt;

	  S31_alt = S31_alt + S32_alt*(st);
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7f4 fb87 	bl	8000418 <__aeabi_f2d>
 800bd0a:	4604      	mov	r4, r0
 800bd0c:	460d      	mov	r5, r1
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bd14:	4618      	mov	r0, r3
 800bd16:	f7f4 fb7f 	bl	8000418 <__aeabi_f2d>
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800bd20:	f7f4 fbd2 	bl	80004c8 <__aeabi_dmul>
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	4620      	mov	r0, r4
 800bd2a:	4629      	mov	r1, r5
 800bd2c:	f7f4 fa16 	bl	800015c <__adddf3>
 800bd30:	4602      	mov	r2, r0
 800bd32:	460b      	mov	r3, r1
 800bd34:	4610      	mov	r0, r2
 800bd36:	4619      	mov	r1, r3
 800bd38:	f7f4 fe9e 	bl	8000a78 <__aeabi_d2f>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	  //S32_alt = S32_alt;
	  S33_alt = S33_alt + sbar;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800bd50:	4619      	mov	r1, r3
 800bd52:	4610      	mov	r0, r2
 800bd54:	f7f4 fee6 	bl	8000b24 <__addsf3>
 800bd58:	4603      	mov	r3, r0
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	  A = (Qb*Qs + Qb*S11_alt + Qs*S11_alt + Qs*S13_alt + Qs*S31_alt + Qs*S33_alt + S11_alt*S33_alt - S13_alt*S31_alt);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 800bd6e:	4619      	mov	r1, r3
 800bd70:	4610      	mov	r0, r2
 800bd72:	f7f4 ffdf 	bl	8000d34 <__aeabi_fmul>
 800bd76:	4603      	mov	r3, r0
 800bd78:	461c      	mov	r4, r3
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bd84:	4619      	mov	r1, r3
 800bd86:	4610      	mov	r0, r2
 800bd88:	f7f4 ffd4 	bl	8000d34 <__aeabi_fmul>
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4620      	mov	r0, r4
 800bd92:	f7f4 fec7 	bl	8000b24 <__addsf3>
 800bd96:	4603      	mov	r3, r0
 800bd98:	461c      	mov	r4, r3
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bda4:	4619      	mov	r1, r3
 800bda6:	4610      	mov	r0, r2
 800bda8:	f7f4 ffc4 	bl	8000d34 <__aeabi_fmul>
 800bdac:	4603      	mov	r3, r0
 800bdae:	4619      	mov	r1, r3
 800bdb0:	4620      	mov	r0, r4
 800bdb2:	f7f4 feb7 	bl	8000b24 <__addsf3>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	461c      	mov	r4, r3
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bdc4:	4619      	mov	r1, r3
 800bdc6:	4610      	mov	r0, r2
 800bdc8:	f7f4 ffb4 	bl	8000d34 <__aeabi_fmul>
 800bdcc:	4603      	mov	r3, r0
 800bdce:	4619      	mov	r1, r3
 800bdd0:	4620      	mov	r0, r4
 800bdd2:	f7f4 fea7 	bl	8000b24 <__addsf3>
 800bdd6:	4603      	mov	r3, r0
 800bdd8:	461c      	mov	r4, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bde6:	4619      	mov	r1, r3
 800bde8:	4610      	mov	r0, r2
 800bdea:	f7f4 ffa3 	bl	8000d34 <__aeabi_fmul>
 800bdee:	4603      	mov	r3, r0
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	4620      	mov	r0, r4
 800bdf4:	f7f4 fe96 	bl	8000b24 <__addsf3>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	461c      	mov	r4, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be08:	4619      	mov	r1, r3
 800be0a:	4610      	mov	r0, r2
 800be0c:	f7f4 ff92 	bl	8000d34 <__aeabi_fmul>
 800be10:	4603      	mov	r3, r0
 800be12:	4619      	mov	r1, r3
 800be14:	4620      	mov	r0, r4
 800be16:	f7f4 fe85 	bl	8000b24 <__addsf3>
 800be1a:	4603      	mov	r3, r0
 800be1c:	461c      	mov	r4, r3
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800be28:	4619      	mov	r1, r3
 800be2a:	4610      	mov	r0, r2
 800be2c:	f7f4 ff82 	bl	8000d34 <__aeabi_fmul>
 800be30:	4603      	mov	r3, r0
 800be32:	4619      	mov	r1, r3
 800be34:	4620      	mov	r0, r4
 800be36:	f7f4 fe75 	bl	8000b24 <__addsf3>
 800be3a:	4603      	mov	r3, r0
 800be3c:	461c      	mov	r4, r3
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800be48:	4619      	mov	r1, r3
 800be4a:	4610      	mov	r0, r2
 800be4c:	f7f4 ff72 	bl	8000d34 <__aeabi_fmul>
 800be50:	4603      	mov	r3, r0
 800be52:	4619      	mov	r1, r3
 800be54:	4620      	mov	r0, r4
 800be56:	f7f4 fe63 	bl	8000b20 <__aeabi_fsub>
 800be5a:	4603      	mov	r3, r0
 800be5c:	63fb      	str	r3, [r7, #60]	; 0x3c

	  //ALT CORRECTION
	  float Kt11 = (Qs*(S11_alt + S13_alt))/A;
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be6c:	4619      	mov	r1, r3
 800be6e:	4610      	mov	r0, r2
 800be70:	f7f4 fe58 	bl	8000b24 <__addsf3>
 800be74:	4603      	mov	r3, r0
 800be76:	4619      	mov	r1, r3
 800be78:	4620      	mov	r0, r4
 800be7a:	f7f4 ff5b 	bl	8000d34 <__aeabi_fmul>
 800be7e:	4603      	mov	r3, r0
 800be80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800be82:	4618      	mov	r0, r3
 800be84:	f7f5 f80a 	bl	8000e9c <__aeabi_fdiv>
 800be88:	4603      	mov	r3, r0
 800be8a:	61fb      	str	r3, [r7, #28]
	  float Kt12 = (Qb*S11_alt + S11_alt*S33_alt - S13_alt*S31_alt)/A;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800be96:	4619      	mov	r1, r3
 800be98:	4610      	mov	r0, r2
 800be9a:	f7f4 ff4b 	bl	8000d34 <__aeabi_fmul>
 800be9e:	4603      	mov	r3, r0
 800bea0:	461c      	mov	r4, r3
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800beac:	4619      	mov	r1, r3
 800beae:	4610      	mov	r0, r2
 800beb0:	f7f4 ff40 	bl	8000d34 <__aeabi_fmul>
 800beb4:	4603      	mov	r3, r0
 800beb6:	4619      	mov	r1, r3
 800beb8:	4620      	mov	r0, r4
 800beba:	f7f4 fe33 	bl	8000b24 <__addsf3>
 800bebe:	4603      	mov	r3, r0
 800bec0:	461c      	mov	r4, r3
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800becc:	4619      	mov	r1, r3
 800bece:	4610      	mov	r0, r2
 800bed0:	f7f4 ff30 	bl	8000d34 <__aeabi_fmul>
 800bed4:	4603      	mov	r3, r0
 800bed6:	4619      	mov	r1, r3
 800bed8:	4620      	mov	r0, r4
 800beda:	f7f4 fe21 	bl	8000b20 <__aeabi_fsub>
 800bede:	4603      	mov	r3, r0
 800bee0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bee2:	4618      	mov	r0, r3
 800bee4:	f7f4 ffda 	bl	8000e9c <__aeabi_fdiv>
 800bee8:	4603      	mov	r3, r0
 800beea:	61bb      	str	r3, [r7, #24]

	  float Kt21 = (Qs*S21_alt + Qs*S23_alt + S11_alt*S23_alt - S13_alt*S21_alt)/A;
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bef6:	4619      	mov	r1, r3
 800bef8:	4610      	mov	r0, r2
 800befa:	f7f4 ff1b 	bl	8000d34 <__aeabi_fmul>
 800befe:	4603      	mov	r3, r0
 800bf00:	461c      	mov	r4, r3
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf0c:	4619      	mov	r1, r3
 800bf0e:	4610      	mov	r0, r2
 800bf10:	f7f4 ff10 	bl	8000d34 <__aeabi_fmul>
 800bf14:	4603      	mov	r3, r0
 800bf16:	4619      	mov	r1, r3
 800bf18:	4620      	mov	r0, r4
 800bf1a:	f7f4 fe03 	bl	8000b24 <__addsf3>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	461c      	mov	r4, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	4610      	mov	r0, r2
 800bf2e:	f7f4 ff01 	bl	8000d34 <__aeabi_fmul>
 800bf32:	4603      	mov	r3, r0
 800bf34:	4619      	mov	r1, r3
 800bf36:	4620      	mov	r0, r4
 800bf38:	f7f4 fdf4 	bl	8000b24 <__addsf3>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	461c      	mov	r4, r3
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf48:	4619      	mov	r1, r3
 800bf4a:	4610      	mov	r0, r2
 800bf4c:	f7f4 fef2 	bl	8000d34 <__aeabi_fmul>
 800bf50:	4603      	mov	r3, r0
 800bf52:	4619      	mov	r1, r3
 800bf54:	4620      	mov	r0, r4
 800bf56:	f7f4 fde3 	bl	8000b20 <__aeabi_fsub>
 800bf5a:	4603      	mov	r3, r0
 800bf5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f7f4 ff9c 	bl	8000e9c <__aeabi_fdiv>
 800bf64:	4603      	mov	r3, r0
 800bf66:	617b      	str	r3, [r7, #20]
	  float Kt22 = (Qb*S21_alt - S11_alt*S23_alt + S13_alt*S21_alt + S21_alt*S33_alt - S23_alt*S31_alt)/A;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf72:	4619      	mov	r1, r3
 800bf74:	4610      	mov	r0, r2
 800bf76:	f7f4 fedd 	bl	8000d34 <__aeabi_fmul>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	461c      	mov	r4, r3
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bf86:	4619      	mov	r1, r3
 800bf88:	4610      	mov	r0, r2
 800bf8a:	f7f4 fed3 	bl	8000d34 <__aeabi_fmul>
 800bf8e:	4603      	mov	r3, r0
 800bf90:	4619      	mov	r1, r3
 800bf92:	4620      	mov	r0, r4
 800bf94:	f7f4 fdc4 	bl	8000b20 <__aeabi_fsub>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	461c      	mov	r4, r3
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	4610      	mov	r0, r2
 800bfa8:	f7f4 fec4 	bl	8000d34 <__aeabi_fmul>
 800bfac:	4603      	mov	r3, r0
 800bfae:	4619      	mov	r1, r3
 800bfb0:	4620      	mov	r0, r4
 800bfb2:	f7f4 fdb7 	bl	8000b24 <__addsf3>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	461c      	mov	r4, r3
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	f7f4 feb4 	bl	8000d34 <__aeabi_fmul>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	4619      	mov	r1, r3
 800bfd0:	4620      	mov	r0, r4
 800bfd2:	f7f4 fda7 	bl	8000b24 <__addsf3>
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	461c      	mov	r4, r3
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800bfe4:	4619      	mov	r1, r3
 800bfe6:	4610      	mov	r0, r2
 800bfe8:	f7f4 fea4 	bl	8000d34 <__aeabi_fmul>
 800bfec:	4603      	mov	r3, r0
 800bfee:	4619      	mov	r1, r3
 800bff0:	4620      	mov	r0, r4
 800bff2:	f7f4 fd95 	bl	8000b20 <__aeabi_fsub>
 800bff6:	4603      	mov	r3, r0
 800bff8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bffa:	4618      	mov	r0, r3
 800bffc:	f7f4 ff4e 	bl	8000e9c <__aeabi_fdiv>
 800c000:	4603      	mov	r3, r0
 800c002:	613b      	str	r3, [r7, #16]

	  float Kt31 = (Qs*S31_alt + Qs*S33_alt + S11_alt*S33_alt - S13_alt*S31_alt)/A;
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c010:	4619      	mov	r1, r3
 800c012:	4610      	mov	r0, r2
 800c014:	f7f4 fe8e 	bl	8000d34 <__aeabi_fmul>
 800c018:	4603      	mov	r3, r0
 800c01a:	461c      	mov	r4, r3
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c028:	4619      	mov	r1, r3
 800c02a:	4610      	mov	r0, r2
 800c02c:	f7f4 fe82 	bl	8000d34 <__aeabi_fmul>
 800c030:	4603      	mov	r3, r0
 800c032:	4619      	mov	r1, r3
 800c034:	4620      	mov	r0, r4
 800c036:	f7f4 fd75 	bl	8000b24 <__addsf3>
 800c03a:	4603      	mov	r3, r0
 800c03c:	461c      	mov	r4, r3
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c048:	4619      	mov	r1, r3
 800c04a:	4610      	mov	r0, r2
 800c04c:	f7f4 fe72 	bl	8000d34 <__aeabi_fmul>
 800c050:	4603      	mov	r3, r0
 800c052:	4619      	mov	r1, r3
 800c054:	4620      	mov	r0, r4
 800c056:	f7f4 fd65 	bl	8000b24 <__addsf3>
 800c05a:	4603      	mov	r3, r0
 800c05c:	461c      	mov	r4, r3
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c068:	4619      	mov	r1, r3
 800c06a:	4610      	mov	r0, r2
 800c06c:	f7f4 fe62 	bl	8000d34 <__aeabi_fmul>
 800c070:	4603      	mov	r3, r0
 800c072:	4619      	mov	r1, r3
 800c074:	4620      	mov	r0, r4
 800c076:	f7f4 fd53 	bl	8000b20 <__aeabi_fsub>
 800c07a:	4603      	mov	r3, r0
 800c07c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c07e:	4618      	mov	r0, r3
 800c080:	f7f4 ff0c 	bl	8000e9c <__aeabi_fdiv>
 800c084:	4603      	mov	r3, r0
 800c086:	60fb      	str	r3, [r7, #12]
	  float Kt32 = (Qb*S31_alt - S11_alt*S33_alt + S13_alt*S31_alt)/A;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c094:	4619      	mov	r1, r3
 800c096:	4610      	mov	r0, r2
 800c098:	f7f4 fe4c 	bl	8000d34 <__aeabi_fmul>
 800c09c:	4603      	mov	r3, r0
 800c09e:	461c      	mov	r4, r3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0aa:	4619      	mov	r1, r3
 800c0ac:	4610      	mov	r0, r2
 800c0ae:	f7f4 fe41 	bl	8000d34 <__aeabi_fmul>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	4619      	mov	r1, r3
 800c0b6:	4620      	mov	r0, r4
 800c0b8:	f7f4 fd32 	bl	8000b20 <__aeabi_fsub>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	461c      	mov	r4, r3
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	4610      	mov	r0, r2
 800c0ce:	f7f4 fe31 	bl	8000d34 <__aeabi_fmul>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	4619      	mov	r1, r3
 800c0d6:	4620      	mov	r0, r4
 800c0d8:	f7f4 fd24 	bl	8000b24 <__addsf3>
 800c0dc:	4603      	mov	r3, r0
 800c0de:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f7f4 fedb 	bl	8000e9c <__aeabi_fdiv>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	60bb      	str	r3, [r7, #8]

	  alt_gnd = (alt_gnd) - Kt12*((alt_gnd) - (sonar_alt)) - Kt11*((alt_gnd) - (baro_alt) + (baro_gnd));
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8d3 4158 	ldr.w	r4, [r3, #344]	; 0x158
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c0fc:	4619      	mov	r1, r3
 800c0fe:	4610      	mov	r0, r2
 800c100:	f7f4 fd0e 	bl	8000b20 <__aeabi_fsub>
 800c104:	4603      	mov	r3, r0
 800c106:	69b9      	ldr	r1, [r7, #24]
 800c108:	4618      	mov	r0, r3
 800c10a:	f7f4 fe13 	bl	8000d34 <__aeabi_fmul>
 800c10e:	4603      	mov	r3, r0
 800c110:	4619      	mov	r1, r3
 800c112:	4620      	mov	r0, r4
 800c114:	f7f4 fd04 	bl	8000b20 <__aeabi_fsub>
 800c118:	4603      	mov	r3, r0
 800c11a:	461c      	mov	r4, r3
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800c128:	4619      	mov	r1, r3
 800c12a:	4610      	mov	r0, r2
 800c12c:	f7f4 fcf8 	bl	8000b20 <__aeabi_fsub>
 800c130:	4603      	mov	r3, r0
 800c132:	461a      	mov	r2, r3
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800c13a:	4619      	mov	r1, r3
 800c13c:	4610      	mov	r0, r2
 800c13e:	f7f4 fcf1 	bl	8000b24 <__addsf3>
 800c142:	4603      	mov	r3, r0
 800c144:	69f9      	ldr	r1, [r7, #28]
 800c146:	4618      	mov	r0, r3
 800c148:	f7f4 fdf4 	bl	8000d34 <__aeabi_fmul>
 800c14c:	4603      	mov	r3, r0
 800c14e:	4619      	mov	r1, r3
 800c150:	4620      	mov	r0, r4
 800c152:	f7f4 fce5 	bl	8000b20 <__aeabi_fsub>
 800c156:	4603      	mov	r3, r0
 800c158:	461a      	mov	r2, r3
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158


	  vz = (vz) - Kt22*((alt_gnd) - (sonar_alt)) - Kt21*((alt_gnd) - (baro_alt) + (baro_gnd));
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8d3 415c 	ldr.w	r4, [r3, #348]	; 0x15c
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c172:	4619      	mov	r1, r3
 800c174:	4610      	mov	r0, r2
 800c176:	f7f4 fcd3 	bl	8000b20 <__aeabi_fsub>
 800c17a:	4603      	mov	r3, r0
 800c17c:	6939      	ldr	r1, [r7, #16]
 800c17e:	4618      	mov	r0, r3
 800c180:	f7f4 fdd8 	bl	8000d34 <__aeabi_fmul>
 800c184:	4603      	mov	r3, r0
 800c186:	4619      	mov	r1, r3
 800c188:	4620      	mov	r0, r4
 800c18a:	f7f4 fcc9 	bl	8000b20 <__aeabi_fsub>
 800c18e:	4603      	mov	r3, r0
 800c190:	461c      	mov	r4, r3
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800c19e:	4619      	mov	r1, r3
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	f7f4 fcbd 	bl	8000b20 <__aeabi_fsub>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	461a      	mov	r2, r3
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	f7f4 fcb6 	bl	8000b24 <__addsf3>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	6979      	ldr	r1, [r7, #20]
 800c1bc:	4618      	mov	r0, r3
 800c1be:	f7f4 fdb9 	bl	8000d34 <__aeabi_fmul>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	4619      	mov	r1, r3
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	f7f4 fcaa 	bl	8000b20 <__aeabi_fsub>
 800c1cc:	4603      	mov	r3, r0
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c


	  baro_gnd = (baro_gnd) - Kt32*((alt_gnd) - (sonar_alt)) - Kt31*((alt_gnd) - (baro_alt) + (baro_gnd));
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f8d3 4168 	ldr.w	r4, [r3, #360]	; 0x168
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	4610      	mov	r0, r2
 800c1ec:	f7f4 fc98 	bl	8000b20 <__aeabi_fsub>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	68b9      	ldr	r1, [r7, #8]
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f7f4 fd9d 	bl	8000d34 <__aeabi_fmul>
 800c1fa:	4603      	mov	r3, r0
 800c1fc:	4619      	mov	r1, r3
 800c1fe:	4620      	mov	r0, r4
 800c200:	f7f4 fc8e 	bl	8000b20 <__aeabi_fsub>
 800c204:	4603      	mov	r3, r0
 800c206:	461c      	mov	r4, r3
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800c214:	4619      	mov	r1, r3
 800c216:	4610      	mov	r0, r2
 800c218:	f7f4 fc82 	bl	8000b20 <__aeabi_fsub>
 800c21c:	4603      	mov	r3, r0
 800c21e:	461a      	mov	r2, r3
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800c226:	4619      	mov	r1, r3
 800c228:	4610      	mov	r0, r2
 800c22a:	f7f4 fc7b 	bl	8000b24 <__addsf3>
 800c22e:	4603      	mov	r3, r0
 800c230:	68f9      	ldr	r1, [r7, #12]
 800c232:	4618      	mov	r0, r3
 800c234:	f7f4 fd7e 	bl	8000d34 <__aeabi_fmul>
 800c238:	4603      	mov	r3, r0
 800c23a:	4619      	mov	r1, r3
 800c23c:	4620      	mov	r0, r4
 800c23e:	f7f4 fc6f 	bl	8000b20 <__aeabi_fsub>
 800c242:	4603      	mov	r3, r0
 800c244:	461a      	mov	r2, r3
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168


	  S11_alt =  - S11_alt*(Kt11 + Kt12 - 1) - Kt11*S31_alt;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c250:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c254:	69b9      	ldr	r1, [r7, #24]
 800c256:	69f8      	ldr	r0, [r7, #28]
 800c258:	f7f4 fc64 	bl	8000b24 <__addsf3>
 800c25c:	4603      	mov	r3, r0
 800c25e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c262:	4618      	mov	r0, r3
 800c264:	f7f4 fc5c 	bl	8000b20 <__aeabi_fsub>
 800c268:	4603      	mov	r3, r0
 800c26a:	4619      	mov	r1, r3
 800c26c:	4620      	mov	r0, r4
 800c26e:	f7f4 fd61 	bl	8000d34 <__aeabi_fmul>
 800c272:	4603      	mov	r3, r0
 800c274:	461c      	mov	r4, r3
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c27c:	69f9      	ldr	r1, [r7, #28]
 800c27e:	4618      	mov	r0, r3
 800c280:	f7f4 fd58 	bl	8000d34 <__aeabi_fmul>
 800c284:	4603      	mov	r3, r0
 800c286:	4619      	mov	r1, r3
 800c288:	4620      	mov	r0, r4
 800c28a:	f7f4 fc49 	bl	8000b20 <__aeabi_fsub>
 800c28e:	4603      	mov	r3, r0
 800c290:	461a      	mov	r2, r3
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	669a      	str	r2, [r3, #104]	; 0x68


	  S12_alt = - S12_alt*(Kt11 + Kt12 - 1) - Kt11*S32_alt;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c29a:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c29e:	69b9      	ldr	r1, [r7, #24]
 800c2a0:	69f8      	ldr	r0, [r7, #28]
 800c2a2:	f7f4 fc3f 	bl	8000b24 <__addsf3>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	f7f4 fc37 	bl	8000b20 <__aeabi_fsub>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	4619      	mov	r1, r3
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f7f4 fd3c 	bl	8000d34 <__aeabi_fmul>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	461c      	mov	r4, r3
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2c6:	69f9      	ldr	r1, [r7, #28]
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	f7f4 fd33 	bl	8000d34 <__aeabi_fmul>
 800c2ce:	4603      	mov	r3, r0
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	f7f4 fc24 	bl	8000b20 <__aeabi_fsub>
 800c2d8:	4603      	mov	r3, r0
 800c2da:	461a      	mov	r2, r3
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	66da      	str	r2, [r3, #108]	; 0x6c


	  S13_alt = - S13_alt*(Kt11 + Kt12 - 1) - Kt11*S33_alt;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c2e4:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c2e8:	69b9      	ldr	r1, [r7, #24]
 800c2ea:	69f8      	ldr	r0, [r7, #28]
 800c2ec:	f7f4 fc1a 	bl	8000b24 <__addsf3>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f7f4 fc12 	bl	8000b20 <__aeabi_fsub>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	4619      	mov	r1, r3
 800c300:	4620      	mov	r0, r4
 800c302:	f7f4 fd17 	bl	8000d34 <__aeabi_fmul>
 800c306:	4603      	mov	r3, r0
 800c308:	461c      	mov	r4, r3
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c310:	69f9      	ldr	r1, [r7, #28]
 800c312:	4618      	mov	r0, r3
 800c314:	f7f4 fd0e 	bl	8000d34 <__aeabi_fmul>
 800c318:	4603      	mov	r3, r0
 800c31a:	4619      	mov	r1, r3
 800c31c:	4620      	mov	r0, r4
 800c31e:	f7f4 fbff 	bl	8000b20 <__aeabi_fsub>
 800c322:	4603      	mov	r3, r0
 800c324:	461a      	mov	r2, r3
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	679a      	str	r2, [r3, #120]	; 0x78


	  S21_alt =  S21_alt - S11_alt*(Kt21 + Kt22) - Kt21*S31_alt;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6f1c      	ldr	r4, [r3, #112]	; 0x70
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6e9d      	ldr	r5, [r3, #104]	; 0x68
 800c332:	6939      	ldr	r1, [r7, #16]
 800c334:	6978      	ldr	r0, [r7, #20]
 800c336:	f7f4 fbf5 	bl	8000b24 <__addsf3>
 800c33a:	4603      	mov	r3, r0
 800c33c:	4619      	mov	r1, r3
 800c33e:	4628      	mov	r0, r5
 800c340:	f7f4 fcf8 	bl	8000d34 <__aeabi_fmul>
 800c344:	4603      	mov	r3, r0
 800c346:	4619      	mov	r1, r3
 800c348:	4620      	mov	r0, r4
 800c34a:	f7f4 fbe9 	bl	8000b20 <__aeabi_fsub>
 800c34e:	4603      	mov	r3, r0
 800c350:	461c      	mov	r4, r3
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c358:	6979      	ldr	r1, [r7, #20]
 800c35a:	4618      	mov	r0, r3
 800c35c:	f7f4 fcea 	bl	8000d34 <__aeabi_fmul>
 800c360:	4603      	mov	r3, r0
 800c362:	4619      	mov	r1, r3
 800c364:	4620      	mov	r0, r4
 800c366:	f7f4 fbdb 	bl	8000b20 <__aeabi_fsub>
 800c36a:	4603      	mov	r3, r0
 800c36c:	461a      	mov	r2, r3
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	671a      	str	r2, [r3, #112]	; 0x70


	  S22_alt =  S22_alt - S12_alt*(Kt21 + Kt22) - Kt21*S32_alt;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6edd      	ldr	r5, [r3, #108]	; 0x6c
 800c37a:	6939      	ldr	r1, [r7, #16]
 800c37c:	6978      	ldr	r0, [r7, #20]
 800c37e:	f7f4 fbd1 	bl	8000b24 <__addsf3>
 800c382:	4603      	mov	r3, r0
 800c384:	4619      	mov	r1, r3
 800c386:	4628      	mov	r0, r5
 800c388:	f7f4 fcd4 	bl	8000d34 <__aeabi_fmul>
 800c38c:	4603      	mov	r3, r0
 800c38e:	4619      	mov	r1, r3
 800c390:	4620      	mov	r0, r4
 800c392:	f7f4 fbc5 	bl	8000b20 <__aeabi_fsub>
 800c396:	4603      	mov	r3, r0
 800c398:	461c      	mov	r4, r3
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3a0:	6979      	ldr	r1, [r7, #20]
 800c3a2:	4618      	mov	r0, r3
 800c3a4:	f7f4 fcc6 	bl	8000d34 <__aeabi_fmul>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	4620      	mov	r0, r4
 800c3ae:	f7f4 fbb7 	bl	8000b20 <__aeabi_fsub>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	675a      	str	r2, [r3, #116]	; 0x74


	  S23_alt =  S23_alt - S13_alt*(Kt21 + Kt22) - Kt21*S33_alt;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	6f9d      	ldr	r5, [r3, #120]	; 0x78
 800c3c2:	6939      	ldr	r1, [r7, #16]
 800c3c4:	6978      	ldr	r0, [r7, #20]
 800c3c6:	f7f4 fbad 	bl	8000b24 <__addsf3>
 800c3ca:	4603      	mov	r3, r0
 800c3cc:	4619      	mov	r1, r3
 800c3ce:	4628      	mov	r0, r5
 800c3d0:	f7f4 fcb0 	bl	8000d34 <__aeabi_fmul>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	4619      	mov	r1, r3
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f7f4 fba1 	bl	8000b20 <__aeabi_fsub>
 800c3de:	4603      	mov	r3, r0
 800c3e0:	461c      	mov	r4, r3
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3e8:	6979      	ldr	r1, [r7, #20]
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7f4 fca2 	bl	8000d34 <__aeabi_fmul>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	4619      	mov	r1, r3
 800c3f4:	4620      	mov	r0, r4
 800c3f6:	f7f4 fb93 	bl	8000b20 <__aeabi_fsub>
 800c3fa:	4603      	mov	r3, r0
 800c3fc:	461a      	mov	r2, r3
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	67da      	str	r2, [r3, #124]	; 0x7c


	  S31_alt = - S31_alt*(Kt31 - 1) - S11_alt*(Kt31 + Kt32);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c408:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c40c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c410:	68f8      	ldr	r0, [r7, #12]
 800c412:	f7f4 fb85 	bl	8000b20 <__aeabi_fsub>
 800c416:	4603      	mov	r3, r0
 800c418:	4619      	mov	r1, r3
 800c41a:	4620      	mov	r0, r4
 800c41c:	f7f4 fc8a 	bl	8000d34 <__aeabi_fmul>
 800c420:	4603      	mov	r3, r0
 800c422:	461d      	mov	r5, r3
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	6e9c      	ldr	r4, [r3, #104]	; 0x68
 800c428:	68b9      	ldr	r1, [r7, #8]
 800c42a:	68f8      	ldr	r0, [r7, #12]
 800c42c:	f7f4 fb7a 	bl	8000b24 <__addsf3>
 800c430:	4603      	mov	r3, r0
 800c432:	4619      	mov	r1, r3
 800c434:	4620      	mov	r0, r4
 800c436:	f7f4 fc7d 	bl	8000d34 <__aeabi_fmul>
 800c43a:	4603      	mov	r3, r0
 800c43c:	4619      	mov	r1, r3
 800c43e:	4628      	mov	r0, r5
 800c440:	f7f4 fb6e 	bl	8000b20 <__aeabi_fsub>
 800c444:	4603      	mov	r3, r0
 800c446:	461a      	mov	r2, r3
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80


	  S32_alt = - S32_alt*(Kt31 - 1) - S12_alt*(Kt31 + Kt32);
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c454:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c458:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c45c:	68f8      	ldr	r0, [r7, #12]
 800c45e:	f7f4 fb5f 	bl	8000b20 <__aeabi_fsub>
 800c462:	4603      	mov	r3, r0
 800c464:	4619      	mov	r1, r3
 800c466:	4620      	mov	r0, r4
 800c468:	f7f4 fc64 	bl	8000d34 <__aeabi_fmul>
 800c46c:	4603      	mov	r3, r0
 800c46e:	461d      	mov	r5, r3
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800c474:	68b9      	ldr	r1, [r7, #8]
 800c476:	68f8      	ldr	r0, [r7, #12]
 800c478:	f7f4 fb54 	bl	8000b24 <__addsf3>
 800c47c:	4603      	mov	r3, r0
 800c47e:	4619      	mov	r1, r3
 800c480:	4620      	mov	r0, r4
 800c482:	f7f4 fc57 	bl	8000d34 <__aeabi_fmul>
 800c486:	4603      	mov	r3, r0
 800c488:	4619      	mov	r1, r3
 800c48a:	4628      	mov	r0, r5
 800c48c:	f7f4 fb48 	bl	8000b20 <__aeabi_fsub>
 800c490:	4603      	mov	r3, r0
 800c492:	461a      	mov	r2, r3
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84


	  S33_alt = - S33_alt*(Kt31 - 1) - S13_alt*(Kt31 + Kt32);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4a0:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c4a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c4a8:	68f8      	ldr	r0, [r7, #12]
 800c4aa:	f7f4 fb39 	bl	8000b20 <__aeabi_fsub>
 800c4ae:	4603      	mov	r3, r0
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	4620      	mov	r0, r4
 800c4b4:	f7f4 fc3e 	bl	8000d34 <__aeabi_fmul>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	461d      	mov	r5, r3
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	6f9c      	ldr	r4, [r3, #120]	; 0x78
 800c4c0:	68b9      	ldr	r1, [r7, #8]
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f7f4 fb2e 	bl	8000b24 <__addsf3>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	4619      	mov	r1, r3
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f7f4 fc31 	bl	8000d34 <__aeabi_fmul>
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	4619      	mov	r1, r3
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	f7f4 fb22 	bl	8000b20 <__aeabi_fsub>
 800c4dc:	4603      	mov	r3, r0
 800c4de:	461a      	mov	r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	  //X Position Estimation
	  //camx = cam_filt.Run(camx);
	  xpos = (xpos) + st*(vx) + (accXm*st*st)/2;
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f7f3 ff93 	bl	8000418 <__aeabi_f2d>
 800c4f2:	4680      	mov	r8, r0
 800c4f4:	4689      	mov	r9, r1
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800c502:	4618      	mov	r0, r3
 800c504:	f7f3 ff88 	bl	8000418 <__aeabi_f2d>
 800c508:	4602      	mov	r2, r0
 800c50a:	460b      	mov	r3, r1
 800c50c:	4620      	mov	r0, r4
 800c50e:	4629      	mov	r1, r5
 800c510:	f7f3 ffda 	bl	80004c8 <__aeabi_dmul>
 800c514:	4602      	mov	r2, r0
 800c516:	460b      	mov	r3, r1
 800c518:	4640      	mov	r0, r8
 800c51a:	4649      	mov	r1, r9
 800c51c:	f7f3 fe1e 	bl	800015c <__adddf3>
 800c520:	4602      	mov	r2, r0
 800c522:	460b      	mov	r3, r1
 800c524:	4614      	mov	r4, r2
 800c526:	461d      	mov	r5, r3
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800c52e:	4618      	mov	r0, r3
 800c530:	f7f3 ff72 	bl	8000418 <__aeabi_f2d>
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c53a:	f7f3 ffc5 	bl	80004c8 <__aeabi_dmul>
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	4610      	mov	r0, r2
 800c544:	4619      	mov	r1, r3
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c54c:	f7f3 ffbc 	bl	80004c8 <__aeabi_dmul>
 800c550:	4602      	mov	r2, r0
 800c552:	460b      	mov	r3, r1
 800c554:	4610      	mov	r0, r2
 800c556:	4619      	mov	r1, r3
 800c558:	f04f 0200 	mov.w	r2, #0
 800c55c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c560:	f7f4 f8dc 	bl	800071c <__aeabi_ddiv>
 800c564:	4602      	mov	r2, r0
 800c566:	460b      	mov	r3, r1
 800c568:	4620      	mov	r0, r4
 800c56a:	4629      	mov	r1, r5
 800c56c:	f7f3 fdf6 	bl	800015c <__adddf3>
 800c570:	4602      	mov	r2, r0
 800c572:	460b      	mov	r3, r1
 800c574:	4610      	mov	r0, r2
 800c576:	4619      	mov	r1, r3
 800c578:	f7f4 fa7e 	bl	8000a78 <__aeabi_d2f>
 800c57c:	4602      	mov	r2, r0
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	  vx = (vx) + accXm*(st);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 800c58a:	4618      	mov	r0, r3
 800c58c:	f7f3 ff44 	bl	8000418 <__aeabi_f2d>
 800c590:	4604      	mov	r4, r0
 800c592:	460d      	mov	r5, r1
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
 800c59a:	4618      	mov	r0, r3
 800c59c:	f7f3 ff3c 	bl	8000418 <__aeabi_f2d>
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c5a6:	f7f3 ff8f 	bl	80004c8 <__aeabi_dmul>
 800c5aa:	4602      	mov	r2, r0
 800c5ac:	460b      	mov	r3, r1
 800c5ae:	4620      	mov	r0, r4
 800c5b0:	4629      	mov	r1, r5
 800c5b2:	f7f3 fdd3 	bl	800015c <__adddf3>
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	460b      	mov	r3, r1
 800c5ba:	4610      	mov	r0, r2
 800c5bc:	4619      	mov	r1, r3
 800c5be:	f7f4 fa5b 	bl	8000a78 <__aeabi_d2f>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c

	  S11_x = S11_x + spx + S21_x*st + (st*st*(S12_x + S22_x*st))/st;
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800c5d6:	4619      	mov	r1, r3
 800c5d8:	4610      	mov	r0, r2
 800c5da:	f7f4 faa3 	bl	8000b24 <__addsf3>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f7f3 ff19 	bl	8000418 <__aeabi_f2d>
 800c5e6:	4604      	mov	r4, r0
 800c5e8:	460d      	mov	r5, r1
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c5f0:	4618      	mov	r0, r3
 800c5f2:	f7f3 ff11 	bl	8000418 <__aeabi_f2d>
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c5fc:	f7f3 ff64 	bl	80004c8 <__aeabi_dmul>
 800c600:	4602      	mov	r2, r0
 800c602:	460b      	mov	r3, r1
 800c604:	4620      	mov	r0, r4
 800c606:	4629      	mov	r1, r5
 800c608:	f7f3 fda8 	bl	800015c <__adddf3>
 800c60c:	4602      	mov	r2, r0
 800c60e:	460b      	mov	r3, r1
 800c610:	4690      	mov	r8, r2
 800c612:	4699      	mov	r9, r3
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c620:	f7f3 ff52 	bl	80004c8 <__aeabi_dmul>
 800c624:	4602      	mov	r2, r0
 800c626:	460b      	mov	r3, r1
 800c628:	4692      	mov	sl, r2
 800c62a:	469b      	mov	fp, r3
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c632:	4618      	mov	r0, r3
 800c634:	f7f3 fef0 	bl	8000418 <__aeabi_f2d>
 800c638:	4604      	mov	r4, r0
 800c63a:	460d      	mov	r5, r1
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c642:	4618      	mov	r0, r3
 800c644:	f7f3 fee8 	bl	8000418 <__aeabi_f2d>
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c64e:	f7f3 ff3b 	bl	80004c8 <__aeabi_dmul>
 800c652:	4602      	mov	r2, r0
 800c654:	460b      	mov	r3, r1
 800c656:	4620      	mov	r0, r4
 800c658:	4629      	mov	r1, r5
 800c65a:	f7f3 fd7f 	bl	800015c <__adddf3>
 800c65e:	4602      	mov	r2, r0
 800c660:	460b      	mov	r3, r1
 800c662:	4650      	mov	r0, sl
 800c664:	4659      	mov	r1, fp
 800c666:	f7f3 ff2f 	bl	80004c8 <__aeabi_dmul>
 800c66a:	4602      	mov	r2, r0
 800c66c:	460b      	mov	r3, r1
 800c66e:	4610      	mov	r0, r2
 800c670:	4619      	mov	r1, r3
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c678:	f7f4 f850 	bl	800071c <__aeabi_ddiv>
 800c67c:	4602      	mov	r2, r0
 800c67e:	460b      	mov	r3, r1
 800c680:	4640      	mov	r0, r8
 800c682:	4649      	mov	r1, r9
 800c684:	f7f3 fd6a 	bl	800015c <__adddf3>
 800c688:	4602      	mov	r2, r0
 800c68a:	460b      	mov	r3, r1
 800c68c:	4610      	mov	r0, r2
 800c68e:	4619      	mov	r1, r3
 800c690:	f7f4 f9f2 	bl	8000a78 <__aeabi_d2f>
 800c694:	4602      	mov	r2, r0
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	  S12_x = S12_x + S22_x*st;
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c6a2:	4618      	mov	r0, r3
 800c6a4:	f7f3 feb8 	bl	8000418 <__aeabi_f2d>
 800c6a8:	4604      	mov	r4, r0
 800c6aa:	460d      	mov	r5, r1
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f7f3 feb0 	bl	8000418 <__aeabi_f2d>
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c6be:	f7f3 ff03 	bl	80004c8 <__aeabi_dmul>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	4629      	mov	r1, r5
 800c6ca:	f7f3 fd47 	bl	800015c <__adddf3>
 800c6ce:	4602      	mov	r2, r0
 800c6d0:	460b      	mov	r3, r1
 800c6d2:	4610      	mov	r0, r2
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	f7f4 f9cf 	bl	8000a78 <__aeabi_d2f>
 800c6da:	4602      	mov	r2, r0
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	  S21_x = S21_x + svx + S22_x*(st);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	4610      	mov	r0, r2
 800c6f2:	f7f4 fa17 	bl	8000b24 <__addsf3>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	f7f3 fe8d 	bl	8000418 <__aeabi_f2d>
 800c6fe:	4604      	mov	r4, r0
 800c700:	460d      	mov	r5, r1
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c708:	4618      	mov	r0, r3
 800c70a:	f7f3 fe85 	bl	8000418 <__aeabi_f2d>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 800c714:	f7f3 fed8 	bl	80004c8 <__aeabi_dmul>
 800c718:	4602      	mov	r2, r0
 800c71a:	460b      	mov	r3, r1
 800c71c:	4620      	mov	r0, r4
 800c71e:	4629      	mov	r1, r5
 800c720:	f7f3 fd1c 	bl	800015c <__adddf3>
 800c724:	4602      	mov	r2, r0
 800c726:	460b      	mov	r3, r1
 800c728:	4610      	mov	r0, r2
 800c72a:	4619      	mov	r1, r3
 800c72c:	f7f4 f9a4 	bl	8000a78 <__aeabi_d2f>
 800c730:	4602      	mov	r2, r0
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	  //S22_x = S22_x;


	  //X Position Correction
	  Kt11 = S11_x/(Qc + S11_x);
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c74a:	4619      	mov	r1, r3
 800c74c:	4610      	mov	r0, r2
 800c74e:	f7f4 f9e9 	bl	8000b24 <__addsf3>
 800c752:	4603      	mov	r3, r0
 800c754:	4619      	mov	r1, r3
 800c756:	4620      	mov	r0, r4
 800c758:	f7f4 fba0 	bl	8000e9c <__aeabi_fdiv>
 800c75c:	4603      	mov	r3, r0
 800c75e:	61fb      	str	r3, [r7, #28]
	  Kt21 = S21_x/(Qc + S11_x);
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c772:	4619      	mov	r1, r3
 800c774:	4610      	mov	r0, r2
 800c776:	f7f4 f9d5 	bl	8000b24 <__addsf3>
 800c77a:	4603      	mov	r3, r0
 800c77c:	4619      	mov	r1, r3
 800c77e:	4620      	mov	r0, r4
 800c780:	f7f4 fb8c 	bl	8000e9c <__aeabi_fdiv>
 800c784:	4603      	mov	r3, r0
 800c786:	617b      	str	r3, [r7, #20]



	  xpos = (xpos) + (Kt11)*(camx - (xpos));
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f8d3 4178 	ldr.w	r4, [r3, #376]	; 0x178
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800c79a:	4619      	mov	r1, r3
 800c79c:	4610      	mov	r0, r2
 800c79e:	f7f4 f9bf 	bl	8000b20 <__aeabi_fsub>
 800c7a2:	4603      	mov	r3, r0
 800c7a4:	69f9      	ldr	r1, [r7, #28]
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f7f4 fac4 	bl	8000d34 <__aeabi_fmul>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	4619      	mov	r1, r3
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	f7f4 f9b7 	bl	8000b24 <__addsf3>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178

	  vx = (vx) + (Kt21)*(camx - (xpos));
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f8d3 417c 	ldr.w	r4, [r3, #380]	; 0x17c
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 2174 	ldr.w	r2, [r3, #372]	; 0x174
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800c7d2:	4619      	mov	r1, r3
 800c7d4:	4610      	mov	r0, r2
 800c7d6:	f7f4 f9a3 	bl	8000b20 <__aeabi_fsub>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	6979      	ldr	r1, [r7, #20]
 800c7de:	4618      	mov	r0, r3
 800c7e0:	f7f4 faa8 	bl	8000d34 <__aeabi_fmul>
 800c7e4:	4603      	mov	r3, r0
 800c7e6:	4619      	mov	r1, r3
 800c7e8:	4620      	mov	r0, r4
 800c7ea:	f7f4 f99b 	bl	8000b24 <__addsf3>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c


	  S11_x = -S11_x*((Kt11) - 1);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7fe:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c802:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c806:	69f8      	ldr	r0, [r7, #28]
 800c808:	f7f4 f98a 	bl	8000b20 <__aeabi_fsub>
 800c80c:	4603      	mov	r3, r0
 800c80e:	4619      	mov	r1, r3
 800c810:	4620      	mov	r0, r4
 800c812:	f7f4 fa8f 	bl	8000d34 <__aeabi_fmul>
 800c816:	4603      	mov	r3, r0
 800c818:	461a      	mov	r2, r3
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

	  S12_x = -S12_x*((Kt11) - 1);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c826:	f083 4400 	eor.w	r4, r3, #2147483648	; 0x80000000
 800c82a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800c82e:	69f8      	ldr	r0, [r7, #28]
 800c830:	f7f4 f976 	bl	8000b20 <__aeabi_fsub>
 800c834:	4603      	mov	r3, r0
 800c836:	4619      	mov	r1, r3
 800c838:	4620      	mov	r0, r4
 800c83a:	f7f4 fa7b 	bl	8000d34 <__aeabi_fmul>
 800c83e:	4603      	mov	r3, r0
 800c840:	461a      	mov	r2, r3
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	  S21_x = S21_x - S11_x*(Kt21);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c854:	6979      	ldr	r1, [r7, #20]
 800c856:	4618      	mov	r0, r3
 800c858:	f7f4 fa6c 	bl	8000d34 <__aeabi_fmul>
 800c85c:	4603      	mov	r3, r0
 800c85e:	4619      	mov	r1, r3
 800c860:	4620      	mov	r0, r4
 800c862:	f7f4 f95d 	bl	8000b20 <__aeabi_fsub>
 800c866:	4603      	mov	r3, r0
 800c868:	461a      	mov	r2, r3
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	  S22_x = S22_x - S12_x*(Kt21);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	f8d3 4098 	ldr.w	r4, [r3, #152]	; 0x98
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c87c:	6979      	ldr	r1, [r7, #20]
 800c87e:	4618      	mov	r0, r3
 800c880:	f7f4 fa58 	bl	8000d34 <__aeabi_fmul>
 800c884:	4603      	mov	r3, r0
 800c886:	4619      	mov	r1, r3
 800c888:	4620      	mov	r0, r4
 800c88a:	f7f4 f949 	bl	8000b20 <__aeabi_fsub>
 800c88e:	4603      	mov	r3, r0
 800c890:	461a      	mov	r2, r3
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98




	pitch_eski=pitch_comp;
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	roll_eski=roll_comp;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0

    state.angles[0] = roll_ekf;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    state.angles[1] = pitch_ekf;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    state.angles[2] = 0;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f04f 0200 	mov.w	r2, #0
 800c8ce:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    state.rates[0] = roll_rate;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	68da      	ldr	r2, [r3, #12]
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    state.rates[1] = pitch_rate;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	691a      	ldr	r2, [r3, #16]
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    state.rates[2] = yaw_rate;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	695a      	ldr	r2, [r3, #20]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8

    state.bias[0] = roll_bias;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	f8d3 2138 	ldr.w	r2, [r3, #312]	; 0x138
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    state.bias[1] = pitch_bias;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f8d3 2134 	ldr.w	r2, [r3, #308]	; 0x134
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    state.bias[2] = yaw_bias;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	f8d3 213c 	ldr.w	r2, [r3, #316]	; 0x13c
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4

}
 800c914:	bf00      	nop
 800c916:	3770      	adds	r7, #112	; 0x70
 800c918:	46bd      	mov	sp, r7
 800c91a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c91e:	bf00      	nop

0800c920 <_ZN15Kalman_FiltresiD1Ev>:

Kalman_Filtresi::~Kalman_Filtresi() {}
 800c920:	b580      	push	{r7, lr}
 800c922:	b082      	sub	sp, #8
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800c92e:	4618      	mov	r0, r3
 800c930:	f000 fcf3 	bl	800d31a <_ZN3lpfD1Ev>
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 800c93a:	4618      	mov	r0, r3
 800c93c:	f000 fced 	bl	800d31a <_ZN3lpfD1Ev>
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	4618      	mov	r0, r3
 800c944:	3708      	adds	r7, #8
 800c946:	46bd      	mov	sp, r7
 800c948:	bd80      	pop	{r7, pc}
 800c94a:	0000      	movs	r0, r0
 800c94c:	0000      	movs	r0, r0
	...

0800c950 <_ZN3PIDC1Ev>:
#include "PID.hpp"

PID::PID() {};
 800c950:	b580      	push	{r7, lr}
 800c952:	b086      	sub	sp, #24
 800c954:	af04      	add	r7, sp, #16
 800c956:	6078      	str	r0, [r7, #4]
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	4a25      	ldr	r2, [pc, #148]	; (800c9f0 <_ZN3PIDC1Ev+0xa0>)
 800c95c:	601a      	str	r2, [r3, #0]
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	4a24      	ldr	r2, [pc, #144]	; (800c9f4 <_ZN3PIDC1Ev+0xa4>)
 800c962:	605a      	str	r2, [r3, #4]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c96a:	609a      	str	r2, [r3, #8]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	689b      	ldr	r3, [r3, #8]
 800c970:	4618      	mov	r0, r3
 800c972:	f7f4 f98b 	bl	8000c8c <__aeabi_i2f>
 800c976:	4603      	mov	r3, r0
 800c978:	4619      	mov	r1, r3
 800c97a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800c97e:	f7f4 fa8d 	bl	8000e9c <__aeabi_fdiv>
 800c982:	4603      	mov	r3, r0
 800c984:	461a      	mov	r2, r3
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	60da      	str	r2, [r3, #12]
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	4a1a      	ldr	r2, [pc, #104]	; (800c9f8 <_ZN3PIDC1Ev+0xa8>)
 800c98e:	611a      	str	r2, [r3, #16]
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	691a      	ldr	r2, [r3, #16]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	68db      	ldr	r3, [r3, #12]
 800c998:	4619      	mov	r1, r3
 800c99a:	4610      	mov	r0, r2
 800c99c:	f7f4 f9ca 	bl	8000d34 <__aeabi_fmul>
 800c9a0:	4603      	mov	r3, r0
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	615a      	str	r2, [r3, #20]
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800c9ae:	a30c      	add	r3, pc, #48	; (adr r3, 800c9e0 <_ZN3PIDC1Ev+0x90>)
 800c9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c9b8:	a309      	add	r3, pc, #36	; (adr r3, 800c9e0 <_ZN3PIDC1Ev+0x90>)
 800c9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9be:	e9cd 2300 	strd	r2, r3, [sp]
 800c9c2:	a309      	add	r3, pc, #36	; (adr r3, 800c9e8 <_ZN3PIDC1Ev+0x98>)
 800c9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c8:	4608      	mov	r0, r1
 800c9ca:	f000 fc35 	bl	800d238 <_ZN3lpfC1Eddd>
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800c9d4:	659a      	str	r2, [r3, #88]	; 0x58
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	4618      	mov	r0, r3
 800c9da:	3708      	adds	r7, #8
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bd80      	pop	{r7, pc}
 800c9e0:	de7ea5f8 	.word	0xde7ea5f8
 800c9e4:	3fb2a454 	.word	0x3fb2a454
 800c9e8:	ab367a10 	.word	0xab367a10
 800c9ec:	3feb573e 	.word	0x3feb573e
 800c9f0:	42f00000 	.word	0x42f00000
 800c9f4:	c2f00000 	.word	0xc2f00000
 800c9f8:	3e99999a 	.word	0x3e99999a

0800c9fc <_ZN3PID7P_AngleEffff>:

float PID::P_Angle(float alpha_des, float alpha, float Kp_angle, float Ki_angle) {
 800c9fc:	b590      	push	{r4, r7, lr}
 800c9fe:	b087      	sub	sp, #28
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	60f8      	str	r0, [r7, #12]
 800ca04:	60b9      	str	r1, [r7, #8]
 800ca06:	607a      	str	r2, [r7, #4]
 800ca08:	603b      	str	r3, [r7, #0]
	float P,I;
	e_angle = alpha_des - alpha;
 800ca0a:	6879      	ldr	r1, [r7, #4]
 800ca0c:	68b8      	ldr	r0, [r7, #8]
 800ca0e:	f7f4 f887 	bl	8000b20 <__aeabi_fsub>
 800ca12:	4603      	mov	r3, r0
 800ca14:	461a      	mov	r2, r3
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ie_roll += e_angle*st;
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	68db      	ldr	r3, [r3, #12]
 800ca2a:	4619      	mov	r1, r3
 800ca2c:	4610      	mov	r0, r2
 800ca2e:	f7f4 f981 	bl	8000d34 <__aeabi_fmul>
 800ca32:	4603      	mov	r3, r0
 800ca34:	4619      	mov	r1, r3
 800ca36:	4620      	mov	r0, r4
 800ca38:	f7f4 f874 	bl	8000b24 <__addsf3>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	461a      	mov	r2, r3
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	66da      	str	r2, [r3, #108]	; 0x6c
	P = Kp_angle*e_angle;
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ca4a:	4619      	mov	r1, r3
 800ca4c:	6838      	ldr	r0, [r7, #0]
 800ca4e:	f7f4 f971 	bl	8000d34 <__aeabi_fmul>
 800ca52:	4603      	mov	r3, r0
 800ca54:	617b      	str	r3, [r7, #20]
	I = Ki_angle*ie_roll;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ca5a:	4619      	mov	r1, r3
 800ca5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca5e:	f7f4 f969 	bl	8000d34 <__aeabi_fmul>
 800ca62:	4603      	mov	r3, r0
 800ca64:	613b      	str	r3, [r7, #16]
    return P+I;
 800ca66:	6939      	ldr	r1, [r7, #16]
 800ca68:	6978      	ldr	r0, [r7, #20]
 800ca6a:	f7f4 f85b 	bl	8000b24 <__addsf3>
 800ca6e:	4603      	mov	r3, r0

}
 800ca70:	4618      	mov	r0, r3
 800ca72:	371c      	adds	r7, #28
 800ca74:	46bd      	mov	sp, r7
 800ca76:	bd90      	pop	{r4, r7, pc}

0800ca78 <_ZN3PID6PI_VelEfffffj>:
	float P = Kp_angle * sqrt_e + alpha_des;
	P = P * sign_e;
	return P;
}

float PID::PI_Vel(float z0, float z, float v, float Kp_alt, float Ki_alt, unsigned int ch) {
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b08a      	sub	sp, #40	; 0x28
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	60f8      	str	r0, [r7, #12]
 800ca80:	60b9      	str	r1, [r7, #8]
 800ca82:	607a      	str	r2, [r7, #4]
 800ca84:	603b      	str	r3, [r7, #0]
	float P;
	float I;
	float v_des;

	if(ch > 1700) {
 800ca86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca88:	f240 62a4 	movw	r2, #1700	; 0x6a4
 800ca8c:	4293      	cmp	r3, r2
 800ca8e:	d90e      	bls.n	800caae <_ZN3PID6PI_VelEfffffj+0x36>
		zi = z0 + x_inc;
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	695b      	ldr	r3, [r3, #20]
 800ca94:	68b9      	ldr	r1, [r7, #8]
 800ca96:	4618      	mov	r0, r3
 800ca98:	f7f4 f844 	bl	8000b24 <__addsf3>
 800ca9c:	4603      	mov	r3, r0
 800ca9e:	461a      	mov	r2, r3
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = vz_def;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	627b      	str	r3, [r7, #36]	; 0x24
 800caac:	e01c      	b.n	800cae8 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else if (ch < 1300) {
 800caae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cab0:	f240 5213 	movw	r2, #1299	; 0x513
 800cab4:	4293      	cmp	r3, r2
 800cab6:	d810      	bhi.n	800cada <_ZN3PID6PI_VelEfffffj+0x62>
		zi = z0 - x_inc;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	695b      	ldr	r3, [r3, #20]
 800cabc:	4619      	mov	r1, r3
 800cabe:	68b8      	ldr	r0, [r7, #8]
 800cac0:	f7f4 f82e 	bl	8000b20 <__aeabi_fsub>
 800cac4:	4603      	mov	r3, r0
 800cac6:	461a      	mov	r2, r3
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = -1 * vz_def;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	691b      	ldr	r3, [r3, #16]
 800cad2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800cad6:	627b      	str	r3, [r7, #36]	; 0x24
 800cad8:	e006      	b.n	800cae8 <_ZN3PID6PI_VelEfffffj+0x70>
	}

	else {
		zi = z0;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	68ba      	ldr	r2, [r7, #8]
 800cade:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		v_des = 0;
 800cae2:	f04f 0300 	mov.w	r3, #0
 800cae6:	627b      	str	r3, [r7, #36]	; 0x24
	}

	float e = v_des - v;
 800cae8:	6839      	ldr	r1, [r7, #0]
 800caea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800caec:	f7f4 f818 	bl	8000b20 <__aeabi_fsub>
 800caf0:	4603      	mov	r3, r0
 800caf2:	623b      	str	r3, [r7, #32]
	P = Kp_alt*e;
 800caf4:	6a39      	ldr	r1, [r7, #32]
 800caf6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800caf8:	f7f4 f91c 	bl	8000d34 <__aeabi_fmul>
 800cafc:	4603      	mov	r3, r0
 800cafe:	61fb      	str	r3, [r7, #28]

	float ei = z0 - z;
 800cb00:	6879      	ldr	r1, [r7, #4]
 800cb02:	68b8      	ldr	r0, [r7, #8]
 800cb04:	f7f4 f80c 	bl	8000b20 <__aeabi_fsub>
 800cb08:	4603      	mov	r3, r0
 800cb0a:	61bb      	str	r3, [r7, #24]
	I = Ki_alt * ei;
 800cb0c:	69b9      	ldr	r1, [r7, #24]
 800cb0e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cb10:	f7f4 f910 	bl	8000d34 <__aeabi_fmul>
 800cb14:	4603      	mov	r3, r0
 800cb16:	617b      	str	r3, [r7, #20]

	float PI = P + I;
 800cb18:	6979      	ldr	r1, [r7, #20]
 800cb1a:	69f8      	ldr	r0, [r7, #28]
 800cb1c:	f7f4 f802 	bl	8000b24 <__addsf3>
 800cb20:	4603      	mov	r3, r0
 800cb22:	613b      	str	r3, [r7, #16]
    return PI;
 800cb24:	693b      	ldr	r3, [r7, #16]

}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3728      	adds	r7, #40	; 0x28
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
	...

0800cb30 <_ZN3PID6RateFFEf>:

float PID::RateFF(float rate_des) {
 800cb30:	b5b0      	push	{r4, r5, r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
	float ff = 0.9975*ff_ + 0.0904*rate_des - 0.0904*rate_des_;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7f3 fc6a 	bl	8000418 <__aeabi_f2d>
 800cb44:	a31e      	add	r3, pc, #120	; (adr r3, 800cbc0 <_ZN3PID6RateFFEf+0x90>)
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	f7f3 fcbd 	bl	80004c8 <__aeabi_dmul>
 800cb4e:	4602      	mov	r2, r0
 800cb50:	460b      	mov	r3, r1
 800cb52:	4614      	mov	r4, r2
 800cb54:	461d      	mov	r5, r3
 800cb56:	6838      	ldr	r0, [r7, #0]
 800cb58:	f7f3 fc5e 	bl	8000418 <__aeabi_f2d>
 800cb5c:	a31a      	add	r3, pc, #104	; (adr r3, 800cbc8 <_ZN3PID6RateFFEf+0x98>)
 800cb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb62:	f7f3 fcb1 	bl	80004c8 <__aeabi_dmul>
 800cb66:	4602      	mov	r2, r0
 800cb68:	460b      	mov	r3, r1
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	4629      	mov	r1, r5
 800cb6e:	f7f3 faf5 	bl	800015c <__adddf3>
 800cb72:	4602      	mov	r2, r0
 800cb74:	460b      	mov	r3, r1
 800cb76:	4614      	mov	r4, r2
 800cb78:	461d      	mov	r5, r3
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cb7e:	4618      	mov	r0, r3
 800cb80:	f7f3 fc4a 	bl	8000418 <__aeabi_f2d>
 800cb84:	a310      	add	r3, pc, #64	; (adr r3, 800cbc8 <_ZN3PID6RateFFEf+0x98>)
 800cb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8a:	f7f3 fc9d 	bl	80004c8 <__aeabi_dmul>
 800cb8e:	4602      	mov	r2, r0
 800cb90:	460b      	mov	r3, r1
 800cb92:	4620      	mov	r0, r4
 800cb94:	4629      	mov	r1, r5
 800cb96:	f7f3 fadf 	bl	8000158 <__aeabi_dsub>
 800cb9a:	4602      	mov	r2, r0
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4610      	mov	r0, r2
 800cba0:	4619      	mov	r1, r3
 800cba2:	f7f3 ff69 	bl	8000a78 <__aeabi_d2f>
 800cba6:	4603      	mov	r3, r0
 800cba8:	60fb      	str	r3, [r7, #12]
	return K_ff*ff;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cbae:	68f9      	ldr	r1, [r7, #12]
 800cbb0:	4618      	mov	r0, r3
 800cbb2:	f7f4 f8bf 	bl	8000d34 <__aeabi_fmul>
 800cbb6:	4603      	mov	r3, r0
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3710      	adds	r7, #16
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bdb0      	pop	{r4, r5, r7, pc}
 800cbc0:	1eb851ec 	.word	0x1eb851ec
 800cbc4:	3fefeb85 	.word	0x3fefeb85
 800cbc8:	538ef34d 	.word	0x538ef34d
 800cbcc:	3fb72474 	.word	0x3fb72474

0800cbd0 <_ZN3PID9PID_Rate2Efffffff>:


float PID::PID_Rate2(float alpha_dot_des, float alpha_dot, float alpha, float Kp, float Ki, float Kd, float Kp_angle) {
 800cbd0:	b590      	push	{r4, r7, lr}
 800cbd2:	b087      	sub	sp, #28
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	60f8      	str	r0, [r7, #12]
 800cbd8:	60b9      	str	r1, [r7, #8]
 800cbda:	607a      	str	r2, [r7, #4]
 800cbdc:	603b      	str	r3, [r7, #0]
	e_roll = alpha_dot_des - alpha_dot;
 800cbde:	6879      	ldr	r1, [r7, #4]
 800cbe0:	68b8      	ldr	r0, [r7, #8]
 800cbe2:	f7f3 ff9d 	bl	8000b20 <__aeabi_fsub>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	461a      	mov	r2, r3
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	65da      	str	r2, [r3, #92]	; 0x5c
	ie_roll_rate += e_roll*st;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	6f5c      	ldr	r4, [r3, #116]	; 0x74
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	68db      	ldr	r3, [r3, #12]
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	4610      	mov	r0, r2
 800cbfe:	f7f4 f899 	bl	8000d34 <__aeabi_fmul>
 800cc02:	4603      	mov	r3, r0
 800cc04:	4619      	mov	r1, r3
 800cc06:	4620      	mov	r0, r4
 800cc08:	f7f3 ff8c 	bl	8000b24 <__addsf3>
 800cc0c:	4603      	mov	r3, r0
 800cc0e:	461a      	mov	r2, r3
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	675a      	str	r2, [r3, #116]	; 0x74
	P = Kp * e_roll;
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cc18:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f7f4 f88a 	bl	8000d34 <__aeabi_fmul>
 800cc20:	4603      	mov	r3, r0
 800cc22:	461a      	mov	r2, r3
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c



	//I = Ki * (ie_roll * Kp_angle - alpha);
	I = Ki * ie_roll_rate;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cc2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cc30:	4618      	mov	r0, r3
 800cc32:	f7f4 f87f 	bl	8000d34 <__aeabi_fmul>
 800cc36:	4603      	mov	r3, r0
 800cc38:	461a      	mov	r2, r3
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

	float alpha_dot_dot_des = alpha_dot_des - alpha_dot_des_;
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	6a1b      	ldr	r3, [r3, #32]
 800cc44:	4619      	mov	r1, r3
 800cc46:	68b8      	ldr	r0, [r7, #8]
 800cc48:	f7f3 ff6a 	bl	8000b20 <__aeabi_fsub>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	617b      	str	r3, [r7, #20]
	float alpha_dot_dot = (alpha_dot - alpha_dot_) / st;
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc54:	4619      	mov	r1, r3
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f7f3 ff62 	bl	8000b20 <__aeabi_fsub>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	461a      	mov	r2, r3
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	68db      	ldr	r3, [r3, #12]
 800cc64:	4619      	mov	r1, r3
 800cc66:	4610      	mov	r0, r2
 800cc68:	f7f4 f918 	bl	8000e9c <__aeabi_fdiv>
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	613b      	str	r3, [r7, #16]
	alpha_dot_dot_des = alpha_dot_dot_des / st;
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	68db      	ldr	r3, [r3, #12]
 800cc74:	4619      	mov	r1, r3
 800cc76:	6978      	ldr	r0, [r7, #20]
 800cc78:	f7f4 f910 	bl	8000e9c <__aeabi_fdiv>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	617b      	str	r3, [r7, #20]
	alpha_dot_dot = d_filt.Run(alpha_dot_dot);
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	3328      	adds	r3, #40	; 0x28
 800cc84:	6939      	ldr	r1, [r7, #16]
 800cc86:	4618      	mov	r0, r3
 800cc88:	f000 faf1 	bl	800d26e <_ZN3lpf3RunEf>
 800cc8c:	6138      	str	r0, [r7, #16]

	D = Kd * (-alpha_dot * Kp_angle - alpha_dot_dot);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800cc94:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800cc96:	4618      	mov	r0, r3
 800cc98:	f7f4 f84c 	bl	8000d34 <__aeabi_fmul>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	6939      	ldr	r1, [r7, #16]
 800cca0:	4618      	mov	r0, r3
 800cca2:	f7f3 ff3d 	bl	8000b20 <__aeabi_fsub>
 800cca6:	4603      	mov	r3, r0
 800cca8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f7f4 f842 	bl	8000d34 <__aeabi_fmul>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	461a      	mov	r2, r3
 800ccb4:	68fb      	ldr	r3, [r7, #12]
 800ccb6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  	de_filt = N * (Kd * alpha_dot_des - de_int);
  	de_int += de_filt*st;
  	D = de_filt;
*/

	pd = P + I + D;
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800ccc0:	68fb      	ldr	r3, [r7, #12]
 800ccc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ccc6:	4619      	mov	r1, r3
 800ccc8:	4610      	mov	r0, r2
 800ccca:	f7f3 ff2b 	bl	8000b24 <__addsf3>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	461a      	mov	r2, r3
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ccd8:	4619      	mov	r1, r3
 800ccda:	4610      	mov	r0, r2
 800ccdc:	f7f3 ff22 	bl	8000b24 <__addsf3>
 800cce0:	4603      	mov	r3, r0
 800cce2:	461a      	mov	r2, r3
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800ccfa:	4b0e      	ldr	r3, [pc, #56]	; (800cd34 <_ZN3PID9PID_Rate2Efffffff+0x164>)
 800ccfc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800cd00:	68f8      	ldr	r0, [r7, #12]
 800cd02:	f000 f975 	bl	800cff0 <_ZN3PID3SatEfii>
 800cd06:	4602      	mov	r2, r0
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	67da      	str	r2, [r3, #124]	; 0x7c
	alpha_dot_des_ = alpha_dot_des;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	68ba      	ldr	r2, [r7, #8]
 800cd1c:	621a      	str	r2, [r3, #32]
	alpha_dot_ = alpha_dot;
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	625a      	str	r2, [r3, #36]	; 0x24
	return pd;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	371c      	adds	r7, #28
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd90      	pop	{r4, r7, pc}
 800cd32:	bf00      	nop
 800cd34:	fffffed4 	.word	0xfffffed4

0800cd38 <_ZN3PID7PD_RateEfffff>:

float PID::PD_Rate(float alpha_dot_des, float alpha_dot, float Kp, float Ki, float Kd) {
 800cd38:	b590      	push	{r4, r7, lr}
 800cd3a:	b087      	sub	sp, #28
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	60f8      	str	r0, [r7, #12]
 800cd40:	60b9      	str	r1, [r7, #8]
 800cd42:	607a      	str	r2, [r7, #4]
 800cd44:	603b      	str	r3, [r7, #0]

	e_roll = alpha_dot_des - alpha_dot;
 800cd46:	6879      	ldr	r1, [r7, #4]
 800cd48:	68b8      	ldr	r0, [r7, #8]
 800cd4a:	f7f3 fee9 	bl	8000b20 <__aeabi_fsub>
 800cd4e:	4603      	mov	r3, r0
 800cd50:	461a      	mov	r2, r3
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	65da      	str	r2, [r3, #92]	; 0x5c
  float e_roll_der = - alpha_dot;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800cd5c:	613b      	str	r3, [r7, #16]
  float e_roll_int = e_roll;
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cd62:	617b      	str	r3, [r7, #20]

  if((int)pd_roll_buf != (int)pd_roll_sat_buf) {
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	699b      	ldr	r3, [r3, #24]
 800cd68:	4618      	mov	r0, r3
 800cd6a:	f7f4 f9bf 	bl	80010ec <__aeabi_f2iz>
 800cd6e:	4604      	mov	r4, r0
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7f4 f9b9 	bl	80010ec <__aeabi_f2iz>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	429c      	cmp	r4, r3
 800cd7e:	d018      	beq.n	800cdb2 <_ZN3PID7PD_RateEfffff+0x7a>
    if(sgn(e_roll) == sgn(pd_roll_sat_buf)) {
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cd84:	4619      	mov	r1, r3
 800cd86:	68f8      	ldr	r0, [r7, #12]
 800cd88:	f000 f8d9 	bl	800cf3e <_ZN3PID3sgnEf>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	461c      	mov	r4, r3
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cd94:	4619      	mov	r1, r3
 800cd96:	68f8      	ldr	r0, [r7, #12]
 800cd98:	f000 f8d1 	bl	800cf3e <_ZN3PID3sgnEf>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	429c      	cmp	r4, r3
 800cda0:	bf0c      	ite	eq
 800cda2:	2301      	moveq	r3, #1
 800cda4:	2300      	movne	r3, #0
 800cda6:	b2db      	uxtb	r3, r3
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d002      	beq.n	800cdb2 <_ZN3PID7PD_RateEfffff+0x7a>
      e_roll_int = 0;
 800cdac:	f04f 0300 	mov.w	r3, #0
 800cdb0:	617b      	str	r3, [r7, #20]
    }
  }

  	de_filt = N * (Kd * e_roll - de_int);
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800cdb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f7f3 ffbb 	bl	8000d34 <__aeabi_fmul>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cdc8:	4619      	mov	r1, r3
 800cdca:	4610      	mov	r0, r2
 800cdcc:	f7f3 fea8 	bl	8000b20 <__aeabi_fsub>
 800cdd0:	4603      	mov	r3, r0
 800cdd2:	494b      	ldr	r1, [pc, #300]	; (800cf00 <_ZN3PID7PD_RateEfffff+0x1c8>)
 800cdd4:	4618      	mov	r0, r3
 800cdd6:	f7f3 ffad 	bl	8000d34 <__aeabi_fmul>
 800cdda:	4603      	mov	r3, r0
 800cddc:	461a      	mov	r2, r3
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  	de_int += de_filt*st;
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	68db      	ldr	r3, [r3, #12]
 800cdf4:	4619      	mov	r1, r3
 800cdf6:	4610      	mov	r0, r2
 800cdf8:	f7f3 ff9c 	bl	8000d34 <__aeabi_fmul>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	4619      	mov	r1, r3
 800ce00:	4620      	mov	r0, r4
 800ce02:	f7f3 fe8f 	bl	8000b24 <__addsf3>
 800ce06:	4603      	mov	r3, r0
 800ce08:	461a      	mov	r2, r3
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

	de = e_roll - e_eski_roll;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ce18:	4619      	mov	r1, r3
 800ce1a:	4610      	mov	r0, r2
 800ce1c:	f7f3 fe80 	bl	8000b20 <__aeabi_fsub>
 800ce20:	4603      	mov	r3, r0
 800ce22:	461a      	mov	r2, r3
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	e_eski_roll = e_roll;
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	665a      	str	r2, [r3, #100]	; 0x64

  ie_roll += e_roll_int*st;
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	6edc      	ldr	r4, [r3, #108]	; 0x6c
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	68db      	ldr	r3, [r3, #12]
 800ce3a:	6979      	ldr	r1, [r7, #20]
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	f7f3 ff79 	bl	8000d34 <__aeabi_fmul>
 800ce42:	4603      	mov	r3, r0
 800ce44:	4619      	mov	r1, r3
 800ce46:	4620      	mov	r0, r4
 800ce48:	f7f3 fe6c 	bl	8000b24 <__addsf3>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	461a      	mov	r2, r3
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	66da      	str	r2, [r3, #108]	; 0x6c

  ie_roll_sat = ie_roll;
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	679a      	str	r2, [r3, #120]	; 0x78
	

	P = Kp*e_roll; D = de_filt; I = Ki * ie_roll_sat;
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ce60:	6839      	ldr	r1, [r7, #0]
 800ce62:	4618      	mov	r0, r3
 800ce64:	f7f3 ff66 	bl	8000d34 <__aeabi_fmul>
 800ce68:	4603      	mov	r3, r0
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ce82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ce84:	4618      	mov	r0, r3
 800ce86:	f7f3 ff55 	bl	8000d34 <__aeabi_fmul>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	//D = lpf.update(D);
	pd = P + I + D;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cea0:	4619      	mov	r1, r3
 800cea2:	4610      	mov	r0, r2
 800cea4:	f7f3 fe3e 	bl	8000b24 <__addsf3>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	461a      	mov	r2, r3
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ceb2:	4619      	mov	r1, r3
 800ceb4:	4610      	mov	r0, r2
 800ceb6:	f7f3 fe35 	bl	8000b24 <__addsf3>
 800ceba:	4603      	mov	r3, r0
 800cebc:	461a      	mov	r2, r3
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  	pd_roll_buf = pd;
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	619a      	str	r2, [r3, #24]
	pd  = Sat(pd,  300, -300);
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 800ced4:	4b0b      	ldr	r3, [pc, #44]	; (800cf04 <_ZN3PID7PD_RateEfffff+0x1cc>)
 800ced6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800ceda:	68f8      	ldr	r0, [r7, #12]
 800cedc:	f000 f888 	bl	800cff0 <_ZN3PID3SatEfii>
 800cee0:	4602      	mov	r2, r0
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	pd_roll_sat_buf = pd;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	67da      	str	r2, [r3, #124]	; 0x7c
    return pd;
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98

}
 800cef8:	4618      	mov	r0, r3
 800cefa:	371c      	adds	r7, #28
 800cefc:	46bd      	mov	sp, r7
 800cefe:	bd90      	pop	{r4, r7, pc}
 800cf00:	42c80000 	.word	0x42c80000
 800cf04:	fffffed4 	.word	0xfffffed4

0800cf08 <_ZN3PID5resetEv>:

void PID::reset() {
 800cf08:	b480      	push	{r7}
 800cf0a:	b083      	sub	sp, #12
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
	ie_roll = 0;
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f04f 0200 	mov.w	r2, #0
 800cf16:	66da      	str	r2, [r3, #108]	; 0x6c
	ie_roll_rate = 0;
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f04f 0200 	mov.w	r2, #0
 800cf1e:	675a      	str	r2, [r3, #116]	; 0x74
	de_filt = 0;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f04f 0200 	mov.w	r2, #0
 800cf26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	de_int = 0;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	f04f 0200 	mov.w	r2, #0
 800cf30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800cf34:	bf00      	nop
 800cf36:	370c      	adds	r7, #12
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bc80      	pop	{r7}
 800cf3c:	4770      	bx	lr

0800cf3e <_ZN3PID3sgnEf>:

    return P;

}

uint8_t PID::sgn(float v) {
 800cf3e:	b580      	push	{r7, lr}
 800cf40:	b082      	sub	sp, #8
 800cf42:	af00      	add	r7, sp, #0
 800cf44:	6078      	str	r0, [r7, #4]
 800cf46:	6039      	str	r1, [r7, #0]
  if (v < 0) return -1;
 800cf48:	f04f 0100 	mov.w	r1, #0
 800cf4c:	6838      	ldr	r0, [r7, #0]
 800cf4e:	f7f4 f88f 	bl	8001070 <__aeabi_fcmplt>
 800cf52:	4603      	mov	r3, r0
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d001      	beq.n	800cf5c <_ZN3PID3sgnEf+0x1e>
 800cf58:	23ff      	movs	r3, #255	; 0xff
 800cf5a:	e00a      	b.n	800cf72 <_ZN3PID3sgnEf+0x34>
  if (v > 0) return 1;
 800cf5c:	f04f 0100 	mov.w	r1, #0
 800cf60:	6838      	ldr	r0, [r7, #0]
 800cf62:	f7f4 f8a3 	bl	80010ac <__aeabi_fcmpgt>
 800cf66:	4603      	mov	r3, r0
 800cf68:	2b00      	cmp	r3, #0
 800cf6a:	d001      	beq.n	800cf70 <_ZN3PID3sgnEf+0x32>
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	e000      	b.n	800cf72 <_ZN3PID3sgnEf+0x34>
  return 0;
 800cf70:	2300      	movs	r3, #0
}
 800cf72:	4618      	mov	r0, r3
 800cf74:	3708      	adds	r7, #8
 800cf76:	46bd      	mov	sp, r7
 800cf78:	bd80      	pop	{r7, pc}
	...

0800cf7c <_ZN3PID3SatEfiii>:

 float PID::Sat(float pwm, int max, int min, int thr) {
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b086      	sub	sp, #24
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	60f8      	str	r0, [r7, #12]
 800cf84:	60b9      	str	r1, [r7, #8]
 800cf86:	607a      	str	r2, [r7, #4]
 800cf88:	603b      	str	r3, [r7, #0]
	float pwm_out;

	if(thr > 1020) {
 800cf8a:	6a3b      	ldr	r3, [r7, #32]
 800cf8c:	f5b3 7f7f 	cmp.w	r3, #1020	; 0x3fc
 800cf90:	dd24      	ble.n	800cfdc <_ZN3PID3SatEfiii+0x60>
		if(pwm > max) {
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f7f3 fe7a 	bl	8000c8c <__aeabi_i2f>
 800cf98:	4603      	mov	r3, r0
 800cf9a:	4619      	mov	r1, r3
 800cf9c:	68b8      	ldr	r0, [r7, #8]
 800cf9e:	f7f4 f885 	bl	80010ac <__aeabi_fcmpgt>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d005      	beq.n	800cfb4 <_ZN3PID3SatEfiii+0x38>
			pwm_out = max;
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f7f3 fe6f 	bl	8000c8c <__aeabi_i2f>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	617b      	str	r3, [r7, #20]
 800cfb2:	e015      	b.n	800cfe0 <_ZN3PID3SatEfiii+0x64>
		}

		else if (pwm < min) {
 800cfb4:	6838      	ldr	r0, [r7, #0]
 800cfb6:	f7f3 fe69 	bl	8000c8c <__aeabi_i2f>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	68b8      	ldr	r0, [r7, #8]
 800cfc0:	f7f4 f856 	bl	8001070 <__aeabi_fcmplt>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d005      	beq.n	800cfd6 <_ZN3PID3SatEfiii+0x5a>
			pwm_out = min;
 800cfca:	6838      	ldr	r0, [r7, #0]
 800cfcc:	f7f3 fe5e 	bl	8000c8c <__aeabi_i2f>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	617b      	str	r3, [r7, #20]
 800cfd4:	e004      	b.n	800cfe0 <_ZN3PID3SatEfiii+0x64>
		}

		else {
			pwm_out = pwm;
 800cfd6:	68bb      	ldr	r3, [r7, #8]
 800cfd8:	617b      	str	r3, [r7, #20]
 800cfda:	e001      	b.n	800cfe0 <_ZN3PID3SatEfiii+0x64>


	}

	else {
		pwm_out = 1000;
 800cfdc:	4b03      	ldr	r3, [pc, #12]	; (800cfec <_ZN3PID3SatEfiii+0x70>)
 800cfde:	617b      	str	r3, [r7, #20]
	}
	return pwm_out;
 800cfe0:	697b      	ldr	r3, [r7, #20]
}
 800cfe2:	4618      	mov	r0, r3
 800cfe4:	3718      	adds	r7, #24
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	bd80      	pop	{r7, pc}
 800cfea:	bf00      	nop
 800cfec:	447a0000 	.word	0x447a0000

0800cff0 <_ZN3PID3SatEfii>:

 float PID::Sat(float pwm, int max, int min) {
 800cff0:	b580      	push	{r7, lr}
 800cff2:	b086      	sub	sp, #24
 800cff4:	af00      	add	r7, sp, #0
 800cff6:	60f8      	str	r0, [r7, #12]
 800cff8:	60b9      	str	r1, [r7, #8]
 800cffa:	607a      	str	r2, [r7, #4]
 800cffc:	603b      	str	r3, [r7, #0]
	float pwm_out;

		if(pwm > max) {
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f7f3 fe44 	bl	8000c8c <__aeabi_i2f>
 800d004:	4603      	mov	r3, r0
 800d006:	4619      	mov	r1, r3
 800d008:	68b8      	ldr	r0, [r7, #8]
 800d00a:	f7f4 f84f 	bl	80010ac <__aeabi_fcmpgt>
 800d00e:	4603      	mov	r3, r0
 800d010:	2b00      	cmp	r3, #0
 800d012:	d005      	beq.n	800d020 <_ZN3PID3SatEfii+0x30>
			pwm_out = max;
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f7f3 fe39 	bl	8000c8c <__aeabi_i2f>
 800d01a:	4603      	mov	r3, r0
 800d01c:	617b      	str	r3, [r7, #20]
 800d01e:	e012      	b.n	800d046 <_ZN3PID3SatEfii+0x56>
		}

		else if (pwm < min) {
 800d020:	6838      	ldr	r0, [r7, #0]
 800d022:	f7f3 fe33 	bl	8000c8c <__aeabi_i2f>
 800d026:	4603      	mov	r3, r0
 800d028:	4619      	mov	r1, r3
 800d02a:	68b8      	ldr	r0, [r7, #8]
 800d02c:	f7f4 f820 	bl	8001070 <__aeabi_fcmplt>
 800d030:	4603      	mov	r3, r0
 800d032:	2b00      	cmp	r3, #0
 800d034:	d005      	beq.n	800d042 <_ZN3PID3SatEfii+0x52>
			pwm_out = min;
 800d036:	6838      	ldr	r0, [r7, #0]
 800d038:	f7f3 fe28 	bl	8000c8c <__aeabi_i2f>
 800d03c:	4603      	mov	r3, r0
 800d03e:	617b      	str	r3, [r7, #20]
 800d040:	e001      	b.n	800d046 <_ZN3PID3SatEfii+0x56>
		}

		else {
			pwm_out = pwm;
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	617b      	str	r3, [r7, #20]
		}




	return pwm_out;
 800d046:	697b      	ldr	r3, [r7, #20]
}
 800d048:	4618      	mov	r0, r3
 800d04a:	3718      	adds	r7, #24
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <_ZN3PID7pwm2angEt>:

float PID::pwm2ang(unsigned short int pwm) {
 800d050:	b580      	push	{r7, lr}
 800d052:	b088      	sub	sp, #32
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
 800d058:	460b      	mov	r3, r1
 800d05a:	807b      	strh	r3, [r7, #2]
	int dead_zone = 5;
 800d05c:	2305      	movs	r3, #5
 800d05e:	61bb      	str	r3, [r7, #24]

	int in_min  = 1000;
 800d060:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d064:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800d066:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d06a:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	*/
	int out_min = -15;
 800d06c:	f06f 030e 	mvn.w	r3, #14
 800d070:	60fb      	str	r3, [r7, #12]
	int out_max  = 15;
 800d072:	230f      	movs	r3, #15
 800d074:	60bb      	str	r3, [r7, #8]
	unsigned short int pwm_out;

	if(pwm > 1500 - dead_zone && pwm < 1500 + dead_zone) {
 800d076:	887a      	ldrh	r2, [r7, #2]
 800d078:	69bb      	ldr	r3, [r7, #24]
 800d07a:	f5c3 63bb 	rsb	r3, r3, #1496	; 0x5d8
 800d07e:	3304      	adds	r3, #4
 800d080:	429a      	cmp	r2, r3
 800d082:	dd09      	ble.n	800d098 <_ZN3PID7pwm2angEt+0x48>
 800d084:	69bb      	ldr	r3, [r7, #24]
 800d086:	f203 52db 	addw	r2, r3, #1499	; 0x5db
 800d08a:	887b      	ldrh	r3, [r7, #2]
 800d08c:	429a      	cmp	r2, r3
 800d08e:	db03      	blt.n	800d098 <_ZN3PID7pwm2angEt+0x48>
		pwm_out = 1500;
 800d090:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800d094:	83fb      	strh	r3, [r7, #30]
 800d096:	e001      	b.n	800d09c <_ZN3PID7pwm2angEt+0x4c>
	}

	else {
		pwm_out = pwm;
 800d098:	887b      	ldrh	r3, [r7, #2]
 800d09a:	83fb      	strh	r3, [r7, #30]
	}

	return (pwm_out - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800d09c:	8bfa      	ldrh	r2, [r7, #30]
 800d09e:	697b      	ldr	r3, [r7, #20]
 800d0a0:	1ad3      	subs	r3, r2, r3
 800d0a2:	68b9      	ldr	r1, [r7, #8]
 800d0a4:	68fa      	ldr	r2, [r7, #12]
 800d0a6:	1a8a      	subs	r2, r1, r2
 800d0a8:	fb02 f203 	mul.w	r2, r2, r3
 800d0ac:	6939      	ldr	r1, [r7, #16]
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	1acb      	subs	r3, r1, r3
 800d0b2:	fb92 f2f3 	sdiv	r2, r2, r3
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	4413      	add	r3, r2
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f7f3 fde6 	bl	8000c8c <__aeabi_i2f>
 800d0c0:	4603      	mov	r3, r0
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3720      	adds	r7, #32
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}

0800d0ca <_ZN3PID8pwm2rateEt>:

float PID::pwm2rate(unsigned short int pwm) {
 800d0ca:	b580      	push	{r7, lr}
 800d0cc:	b086      	sub	sp, #24
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	6078      	str	r0, [r7, #4]
 800d0d2:	460b      	mov	r3, r1
 800d0d4:	807b      	strh	r3, [r7, #2]

	int in_min  = 1000;
 800d0d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d0da:	617b      	str	r3, [r7, #20]
	int in_max  = 2000;
 800d0dc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800d0e0:	613b      	str	r3, [r7, #16]

	/*
	int in_min  = 1160;
	int in_max  = 1850;
	 */
	int out_min = -100;
 800d0e2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 800d0e6:	60fb      	str	r3, [r7, #12]
	int out_max  = 100;
 800d0e8:	2364      	movs	r3, #100	; 0x64
 800d0ea:	60bb      	str	r3, [r7, #8]

	return -1 * ((pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 800d0ec:	887a      	ldrh	r2, [r7, #2]
 800d0ee:	697b      	ldr	r3, [r7, #20]
 800d0f0:	1ad3      	subs	r3, r2, r3
 800d0f2:	68b9      	ldr	r1, [r7, #8]
 800d0f4:	68fa      	ldr	r2, [r7, #12]
 800d0f6:	1a8a      	subs	r2, r1, r2
 800d0f8:	fb02 f203 	mul.w	r2, r2, r3
 800d0fc:	6939      	ldr	r1, [r7, #16]
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	1acb      	subs	r3, r1, r3
 800d102:	fb92 f2f3 	sdiv	r2, r2, r3
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	4413      	add	r3, r2
 800d10a:	425b      	negs	r3, r3
 800d10c:	4618      	mov	r0, r3
 800d10e:	f7f3 fdbd 	bl	8000c8c <__aeabi_i2f>
 800d112:	4603      	mov	r3, r0
}
 800d114:	4618      	mov	r0, r3
 800d116:	3718      	adds	r7, #24
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}

0800d11c <_ZN3PID7pwm2motEti>:

//Convert pwm to motor speed for simulation
float PID::pwm2mot(unsigned short int pwm, int dir) {
 800d11c:	b590      	push	{r4, r7, lr}
 800d11e:	b089      	sub	sp, #36	; 0x24
 800d120:	af00      	add	r7, sp, #0
 800d122:	60f8      	str	r0, [r7, #12]
 800d124:	460b      	mov	r3, r1
 800d126:	607a      	str	r2, [r7, #4]
 800d128:	817b      	strh	r3, [r7, #10]
	float in_min  = 1000;
 800d12a:	4b1d      	ldr	r3, [pc, #116]	; (800d1a0 <_ZN3PID7pwm2motEti+0x84>)
 800d12c:	61fb      	str	r3, [r7, #28]
	float in_max  = 2000;
 800d12e:	4b1d      	ldr	r3, [pc, #116]	; (800d1a4 <_ZN3PID7pwm2motEti+0x88>)
 800d130:	61bb      	str	r3, [r7, #24]
	float out_min = 0;
 800d132:	f04f 0300 	mov.w	r3, #0
 800d136:	617b      	str	r3, [r7, #20]
	float out_max  = 1326;
 800d138:	4b1b      	ldr	r3, [pc, #108]	; (800d1a8 <_ZN3PID7pwm2motEti+0x8c>)
 800d13a:	613b      	str	r3, [r7, #16]

	return (float)(dir) * ((float)pwm - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f7f3 fda5 	bl	8000c8c <__aeabi_i2f>
 800d142:	4604      	mov	r4, r0
 800d144:	897b      	ldrh	r3, [r7, #10]
 800d146:	4618      	mov	r0, r3
 800d148:	f7f3 fd9c 	bl	8000c84 <__aeabi_ui2f>
 800d14c:	4603      	mov	r3, r0
 800d14e:	69f9      	ldr	r1, [r7, #28]
 800d150:	4618      	mov	r0, r3
 800d152:	f7f3 fce5 	bl	8000b20 <__aeabi_fsub>
 800d156:	4603      	mov	r3, r0
 800d158:	4619      	mov	r1, r3
 800d15a:	4620      	mov	r0, r4
 800d15c:	f7f3 fdea 	bl	8000d34 <__aeabi_fmul>
 800d160:	4603      	mov	r3, r0
 800d162:	461c      	mov	r4, r3
 800d164:	6979      	ldr	r1, [r7, #20]
 800d166:	6938      	ldr	r0, [r7, #16]
 800d168:	f7f3 fcda 	bl	8000b20 <__aeabi_fsub>
 800d16c:	4603      	mov	r3, r0
 800d16e:	4619      	mov	r1, r3
 800d170:	4620      	mov	r0, r4
 800d172:	f7f3 fddf 	bl	8000d34 <__aeabi_fmul>
 800d176:	4603      	mov	r3, r0
 800d178:	461c      	mov	r4, r3
 800d17a:	69f9      	ldr	r1, [r7, #28]
 800d17c:	69b8      	ldr	r0, [r7, #24]
 800d17e:	f7f3 fccf 	bl	8000b20 <__aeabi_fsub>
 800d182:	4603      	mov	r3, r0
 800d184:	4619      	mov	r1, r3
 800d186:	4620      	mov	r0, r4
 800d188:	f7f3 fe88 	bl	8000e9c <__aeabi_fdiv>
 800d18c:	4603      	mov	r3, r0
 800d18e:	6979      	ldr	r1, [r7, #20]
 800d190:	4618      	mov	r0, r3
 800d192:	f7f3 fcc7 	bl	8000b24 <__addsf3>
 800d196:	4603      	mov	r3, r0
}
 800d198:	4618      	mov	r0, r3
 800d19a:	3724      	adds	r7, #36	; 0x24
 800d19c:	46bd      	mov	sp, r7
 800d19e:	bd90      	pop	{r4, r7, pc}
 800d1a0:	447a0000 	.word	0x447a0000
 800d1a4:	44fa0000 	.word	0x44fa0000
 800d1a8:	44a5c000 	.word	0x44a5c000

0800d1ac <_ZN3PID5F2thrEf>:

unsigned int PID::F2thr(float F) {
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	b088      	sub	sp, #32
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
 800d1b4:	6039      	str	r1, [r7, #0]
	float kf = 5.074714371861032e-08;
 800d1b6:	4b16      	ldr	r3, [pc, #88]	; (800d210 <_ZN3PID5F2thrEf+0x64>)
 800d1b8:	61fb      	str	r3, [r7, #28]
	float max_rpm = 17591;
 800d1ba:	4b16      	ldr	r3, [pc, #88]	; (800d214 <_ZN3PID5F2thrEf+0x68>)
 800d1bc:	61bb      	str	r3, [r7, #24]
	float Fm = F/4;
 800d1be:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800d1c2:	6838      	ldr	r0, [r7, #0]
 800d1c4:	f7f3 fe6a 	bl	8000e9c <__aeabi_fdiv>
 800d1c8:	4603      	mov	r3, r0
 800d1ca:	617b      	str	r3, [r7, #20]
	float wh = sqrt(Fm/kf);
 800d1cc:	69f9      	ldr	r1, [r7, #28]
 800d1ce:	6978      	ldr	r0, [r7, #20]
 800d1d0:	f7f3 fe64 	bl	8000e9c <__aeabi_fdiv>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7f4 fc3e 	bl	8001a58 <_ZSt4sqrtf>
 800d1dc:	6138      	str	r0, [r7, #16]

	unsigned int thr = (wh - 0) * (2000 - 1000) / (max_rpm - 0) + 1000;
 800d1de:	490e      	ldr	r1, [pc, #56]	; (800d218 <_ZN3PID5F2thrEf+0x6c>)
 800d1e0:	6938      	ldr	r0, [r7, #16]
 800d1e2:	f7f3 fda7 	bl	8000d34 <__aeabi_fmul>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	69b9      	ldr	r1, [r7, #24]
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f7f3 fe56 	bl	8000e9c <__aeabi_fdiv>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	4909      	ldr	r1, [pc, #36]	; (800d218 <_ZN3PID5F2thrEf+0x6c>)
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	f7f3 fc95 	bl	8000b24 <__addsf3>
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f7f3 ff9b 	bl	8001138 <__aeabi_f2uiz>
 800d202:	4603      	mov	r3, r0
 800d204:	60fb      	str	r3, [r7, #12]
	return thr;
 800d206:	68fb      	ldr	r3, [r7, #12]
}
 800d208:	4618      	mov	r0, r3
 800d20a:	3720      	adds	r7, #32
 800d20c:	46bd      	mov	sp, r7
 800d20e:	bd80      	pop	{r7, pc}
 800d210:	3359f513 	.word	0x3359f513
 800d214:	46896e00 	.word	0x46896e00
 800d218:	447a0000 	.word	0x447a0000

0800d21c <_ZN3PIDD1Ev>:

PID::~PID() {};
 800d21c:	b580      	push	{r7, lr}
 800d21e:	b082      	sub	sp, #8
 800d220:	af00      	add	r7, sp, #0
 800d222:	6078      	str	r0, [r7, #4]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	3328      	adds	r3, #40	; 0x28
 800d228:	4618      	mov	r0, r3
 800d22a:	f000 f876 	bl	800d31a <_ZN3lpfD1Ev>
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	4618      	mov	r0, r3
 800d232:	3708      	adds	r7, #8
 800d234:	46bd      	mov	sp, r7
 800d236:	bd80      	pop	{r7, pc}

0800d238 <_ZN3lpfC1Eddd>:
#include "lpf.hpp"

lpf::lpf(double a, double b, double c)  {
 800d238:	b480      	push	{r7}
 800d23a:	b085      	sub	sp, #20
 800d23c:	af00      	add	r7, sp, #0
 800d23e:	60f8      	str	r0, [r7, #12]
 800d240:	e9c7 2300 	strd	r2, r3, [r7]
	a_f = a;
 800d244:	68f9      	ldr	r1, [r7, #12]
 800d246:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d24a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	b_f = b;
 800d24e:	68f9      	ldr	r1, [r7, #12]
 800d250:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d254:	e9c1 2304 	strd	r2, r3, [r1, #16]
	c_f = c;
 800d258:	68f9      	ldr	r1, [r7, #12]
 800d25a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d25e:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	4618      	mov	r0, r3
 800d266:	3714      	adds	r7, #20
 800d268:	46bd      	mov	sp, r7
 800d26a:	bc80      	pop	{r7}
 800d26c:	4770      	bx	lr

0800d26e <_ZN3lpf3RunEf>:


float lpf::Run(float x) {
 800d26e:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800d272:	b084      	sub	sp, #16
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]


	//float y = 0.8544*y_ + 0.07282 * x + 0.07282 * x_;
	float y = a_f*y_ + b_f * x + c_f * x_;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	4618      	mov	r0, r3
 800d286:	f7f3 f8c7 	bl	8000418 <__aeabi_f2d>
 800d28a:	4602      	mov	r2, r0
 800d28c:	460b      	mov	r3, r1
 800d28e:	4620      	mov	r0, r4
 800d290:	4629      	mov	r1, r5
 800d292:	f7f3 f919 	bl	80004c8 <__aeabi_dmul>
 800d296:	4602      	mov	r2, r0
 800d298:	460b      	mov	r3, r1
 800d29a:	4690      	mov	r8, r2
 800d29c:	4699      	mov	r9, r3
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800d2a4:	6838      	ldr	r0, [r7, #0]
 800d2a6:	f7f3 f8b7 	bl	8000418 <__aeabi_f2d>
 800d2aa:	4602      	mov	r2, r0
 800d2ac:	460b      	mov	r3, r1
 800d2ae:	4620      	mov	r0, r4
 800d2b0:	4629      	mov	r1, r5
 800d2b2:	f7f3 f909 	bl	80004c8 <__aeabi_dmul>
 800d2b6:	4602      	mov	r2, r0
 800d2b8:	460b      	mov	r3, r1
 800d2ba:	4640      	mov	r0, r8
 800d2bc:	4649      	mov	r1, r9
 800d2be:	f7f2 ff4d 	bl	800015c <__adddf3>
 800d2c2:	4602      	mov	r2, r0
 800d2c4:	460b      	mov	r3, r1
 800d2c6:	4690      	mov	r8, r2
 800d2c8:	4699      	mov	r9, r3
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f7f3 f89f 	bl	8000418 <__aeabi_f2d>
 800d2da:	4602      	mov	r2, r0
 800d2dc:	460b      	mov	r3, r1
 800d2de:	4620      	mov	r0, r4
 800d2e0:	4629      	mov	r1, r5
 800d2e2:	f7f3 f8f1 	bl	80004c8 <__aeabi_dmul>
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	460b      	mov	r3, r1
 800d2ea:	4640      	mov	r0, r8
 800d2ec:	4649      	mov	r1, r9
 800d2ee:	f7f2 ff35 	bl	800015c <__adddf3>
 800d2f2:	4602      	mov	r2, r0
 800d2f4:	460b      	mov	r3, r1
 800d2f6:	4610      	mov	r0, r2
 800d2f8:	4619      	mov	r1, r3
 800d2fa:	f7f3 fbbd 	bl	8000a78 <__aeabi_d2f>
 800d2fe:	4603      	mov	r3, r0
 800d300:	60fb      	str	r3, [r7, #12]
	x_ = x;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	683a      	ldr	r2, [r7, #0]
 800d306:	601a      	str	r2, [r3, #0]
	y_ = y;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	68fa      	ldr	r2, [r7, #12]
 800d30c:	605a      	str	r2, [r3, #4]
	return y;
 800d30e:	68fb      	ldr	r3, [r7, #12]

}
 800d310:	4618      	mov	r0, r3
 800d312:	3710      	adds	r7, #16
 800d314:	46bd      	mov	sp, r7
 800d316:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800d31a <_ZN3lpfD1Ev>:

lpf::~lpf() {}
 800d31a:	b480      	push	{r7}
 800d31c:	b083      	sub	sp, #12
 800d31e:	af00      	add	r7, sp, #0
 800d320:	6078      	str	r0, [r7, #4]
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	4618      	mov	r0, r3
 800d326:	370c      	adds	r7, #12
 800d328:	46bd      	mov	sp, r7
 800d32a:	bc80      	pop	{r7}
 800d32c:	4770      	bx	lr

0800d32e <_ZdlPv>:
 800d32e:	f002 b965 	b.w	800f5fc <free>

0800d332 <_Znwj>:
 800d332:	2801      	cmp	r0, #1
 800d334:	bf38      	it	cc
 800d336:	2001      	movcc	r0, #1
 800d338:	b510      	push	{r4, lr}
 800d33a:	4604      	mov	r4, r0
 800d33c:	4620      	mov	r0, r4
 800d33e:	f002 f955 	bl	800f5ec <malloc>
 800d342:	b930      	cbnz	r0, 800d352 <_Znwj+0x20>
 800d344:	f000 f80c 	bl	800d360 <_ZSt15get_new_handlerv>
 800d348:	b908      	cbnz	r0, 800d34e <_Znwj+0x1c>
 800d34a:	f002 f91d 	bl	800f588 <abort>
 800d34e:	4780      	blx	r0
 800d350:	e7f4      	b.n	800d33c <_Znwj+0xa>
 800d352:	bd10      	pop	{r4, pc}

0800d354 <_ZSt17__throw_bad_allocv>:
 800d354:	b508      	push	{r3, lr}
 800d356:	f002 f917 	bl	800f588 <abort>

0800d35a <_ZSt20__throw_length_errorPKc>:
 800d35a:	b508      	push	{r3, lr}
 800d35c:	f002 f914 	bl	800f588 <abort>

0800d360 <_ZSt15get_new_handlerv>:
 800d360:	4b02      	ldr	r3, [pc, #8]	; (800d36c <_ZSt15get_new_handlerv+0xc>)
 800d362:	6818      	ldr	r0, [r3, #0]
 800d364:	f3bf 8f5b 	dmb	ish
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop
 800d36c:	20000e34 	.word	0x20000e34

0800d370 <cosf>:
 800d370:	b507      	push	{r0, r1, r2, lr}
 800d372:	4a18      	ldr	r2, [pc, #96]	; (800d3d4 <cosf+0x64>)
 800d374:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800d378:	4293      	cmp	r3, r2
 800d37a:	4601      	mov	r1, r0
 800d37c:	dc03      	bgt.n	800d386 <cosf+0x16>
 800d37e:	2100      	movs	r1, #0
 800d380:	f001 fa92 	bl	800e8a8 <__kernel_cosf>
 800d384:	e004      	b.n	800d390 <cosf+0x20>
 800d386:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d38a:	db04      	blt.n	800d396 <cosf+0x26>
 800d38c:	f7f3 fbc8 	bl	8000b20 <__aeabi_fsub>
 800d390:	b003      	add	sp, #12
 800d392:	f85d fb04 	ldr.w	pc, [sp], #4
 800d396:	4669      	mov	r1, sp
 800d398:	f001 f8d6 	bl	800e548 <__ieee754_rem_pio2f>
 800d39c:	f000 0203 	and.w	r2, r0, #3
 800d3a0:	2a01      	cmp	r2, #1
 800d3a2:	d005      	beq.n	800d3b0 <cosf+0x40>
 800d3a4:	2a02      	cmp	r2, #2
 800d3a6:	d00a      	beq.n	800d3be <cosf+0x4e>
 800d3a8:	b972      	cbnz	r2, 800d3c8 <cosf+0x58>
 800d3aa:	9901      	ldr	r1, [sp, #4]
 800d3ac:	9800      	ldr	r0, [sp, #0]
 800d3ae:	e7e7      	b.n	800d380 <cosf+0x10>
 800d3b0:	9901      	ldr	r1, [sp, #4]
 800d3b2:	9800      	ldr	r0, [sp, #0]
 800d3b4:	f001 fdae 	bl	800ef14 <__kernel_sinf>
 800d3b8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d3bc:	e7e8      	b.n	800d390 <cosf+0x20>
 800d3be:	9901      	ldr	r1, [sp, #4]
 800d3c0:	9800      	ldr	r0, [sp, #0]
 800d3c2:	f001 fa71 	bl	800e8a8 <__kernel_cosf>
 800d3c6:	e7f7      	b.n	800d3b8 <cosf+0x48>
 800d3c8:	2201      	movs	r2, #1
 800d3ca:	9901      	ldr	r1, [sp, #4]
 800d3cc:	9800      	ldr	r0, [sp, #0]
 800d3ce:	f001 fda1 	bl	800ef14 <__kernel_sinf>
 800d3d2:	e7dd      	b.n	800d390 <cosf+0x20>
 800d3d4:	3f490fd8 	.word	0x3f490fd8

0800d3d8 <sinf>:
 800d3d8:	b507      	push	{r0, r1, r2, lr}
 800d3da:	4a19      	ldr	r2, [pc, #100]	; (800d440 <sinf+0x68>)
 800d3dc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	4601      	mov	r1, r0
 800d3e4:	dc04      	bgt.n	800d3f0 <sinf+0x18>
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	2100      	movs	r1, #0
 800d3ea:	f001 fd93 	bl	800ef14 <__kernel_sinf>
 800d3ee:	e004      	b.n	800d3fa <sinf+0x22>
 800d3f0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d3f4:	db04      	blt.n	800d400 <sinf+0x28>
 800d3f6:	f7f3 fb93 	bl	8000b20 <__aeabi_fsub>
 800d3fa:	b003      	add	sp, #12
 800d3fc:	f85d fb04 	ldr.w	pc, [sp], #4
 800d400:	4669      	mov	r1, sp
 800d402:	f001 f8a1 	bl	800e548 <__ieee754_rem_pio2f>
 800d406:	f000 0003 	and.w	r0, r0, #3
 800d40a:	2801      	cmp	r0, #1
 800d40c:	d006      	beq.n	800d41c <sinf+0x44>
 800d40e:	2802      	cmp	r0, #2
 800d410:	d009      	beq.n	800d426 <sinf+0x4e>
 800d412:	b980      	cbnz	r0, 800d436 <sinf+0x5e>
 800d414:	2201      	movs	r2, #1
 800d416:	9901      	ldr	r1, [sp, #4]
 800d418:	9800      	ldr	r0, [sp, #0]
 800d41a:	e7e6      	b.n	800d3ea <sinf+0x12>
 800d41c:	9901      	ldr	r1, [sp, #4]
 800d41e:	9800      	ldr	r0, [sp, #0]
 800d420:	f001 fa42 	bl	800e8a8 <__kernel_cosf>
 800d424:	e7e9      	b.n	800d3fa <sinf+0x22>
 800d426:	2201      	movs	r2, #1
 800d428:	9901      	ldr	r1, [sp, #4]
 800d42a:	9800      	ldr	r0, [sp, #0]
 800d42c:	f001 fd72 	bl	800ef14 <__kernel_sinf>
 800d430:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d434:	e7e1      	b.n	800d3fa <sinf+0x22>
 800d436:	9901      	ldr	r1, [sp, #4]
 800d438:	9800      	ldr	r0, [sp, #0]
 800d43a:	f001 fa35 	bl	800e8a8 <__kernel_cosf>
 800d43e:	e7f7      	b.n	800d430 <sinf+0x58>
 800d440:	3f490fd8 	.word	0x3f490fd8

0800d444 <pow>:
 800d444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d448:	461f      	mov	r7, r3
 800d44a:	4680      	mov	r8, r0
 800d44c:	4689      	mov	r9, r1
 800d44e:	4616      	mov	r6, r2
 800d450:	f000 f8ee 	bl	800d630 <__ieee754_pow>
 800d454:	4b4d      	ldr	r3, [pc, #308]	; (800d58c <pow+0x148>)
 800d456:	4604      	mov	r4, r0
 800d458:	f993 3000 	ldrsb.w	r3, [r3]
 800d45c:	460d      	mov	r5, r1
 800d45e:	3301      	adds	r3, #1
 800d460:	d015      	beq.n	800d48e <pow+0x4a>
 800d462:	4632      	mov	r2, r6
 800d464:	463b      	mov	r3, r7
 800d466:	4630      	mov	r0, r6
 800d468:	4639      	mov	r1, r7
 800d46a:	f7f3 fac7 	bl	80009fc <__aeabi_dcmpun>
 800d46e:	b970      	cbnz	r0, 800d48e <pow+0x4a>
 800d470:	4642      	mov	r2, r8
 800d472:	464b      	mov	r3, r9
 800d474:	4640      	mov	r0, r8
 800d476:	4649      	mov	r1, r9
 800d478:	f7f3 fac0 	bl	80009fc <__aeabi_dcmpun>
 800d47c:	2200      	movs	r2, #0
 800d47e:	2300      	movs	r3, #0
 800d480:	b148      	cbz	r0, 800d496 <pow+0x52>
 800d482:	4630      	mov	r0, r6
 800d484:	4639      	mov	r1, r7
 800d486:	f7f3 fa87 	bl	8000998 <__aeabi_dcmpeq>
 800d48a:	2800      	cmp	r0, #0
 800d48c:	d17b      	bne.n	800d586 <pow+0x142>
 800d48e:	4620      	mov	r0, r4
 800d490:	4629      	mov	r1, r5
 800d492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d496:	4640      	mov	r0, r8
 800d498:	4649      	mov	r1, r9
 800d49a:	f7f3 fa7d 	bl	8000998 <__aeabi_dcmpeq>
 800d49e:	b1e0      	cbz	r0, 800d4da <pow+0x96>
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	4630      	mov	r0, r6
 800d4a6:	4639      	mov	r1, r7
 800d4a8:	f7f3 fa76 	bl	8000998 <__aeabi_dcmpeq>
 800d4ac:	2800      	cmp	r0, #0
 800d4ae:	d16a      	bne.n	800d586 <pow+0x142>
 800d4b0:	4630      	mov	r0, r6
 800d4b2:	4639      	mov	r1, r7
 800d4b4:	f001 fda7 	bl	800f006 <finite>
 800d4b8:	2800      	cmp	r0, #0
 800d4ba:	d0e8      	beq.n	800d48e <pow+0x4a>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	2300      	movs	r3, #0
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	4639      	mov	r1, r7
 800d4c4:	f7f3 fa72 	bl	80009ac <__aeabi_dcmplt>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d0e0      	beq.n	800d48e <pow+0x4a>
 800d4cc:	f002 f864 	bl	800f598 <__errno>
 800d4d0:	2321      	movs	r3, #33	; 0x21
 800d4d2:	2400      	movs	r4, #0
 800d4d4:	6003      	str	r3, [r0, #0]
 800d4d6:	4d2e      	ldr	r5, [pc, #184]	; (800d590 <pow+0x14c>)
 800d4d8:	e7d9      	b.n	800d48e <pow+0x4a>
 800d4da:	4620      	mov	r0, r4
 800d4dc:	4629      	mov	r1, r5
 800d4de:	f001 fd92 	bl	800f006 <finite>
 800d4e2:	bba8      	cbnz	r0, 800d550 <pow+0x10c>
 800d4e4:	4640      	mov	r0, r8
 800d4e6:	4649      	mov	r1, r9
 800d4e8:	f001 fd8d 	bl	800f006 <finite>
 800d4ec:	b380      	cbz	r0, 800d550 <pow+0x10c>
 800d4ee:	4630      	mov	r0, r6
 800d4f0:	4639      	mov	r1, r7
 800d4f2:	f001 fd88 	bl	800f006 <finite>
 800d4f6:	b358      	cbz	r0, 800d550 <pow+0x10c>
 800d4f8:	4622      	mov	r2, r4
 800d4fa:	462b      	mov	r3, r5
 800d4fc:	4620      	mov	r0, r4
 800d4fe:	4629      	mov	r1, r5
 800d500:	f7f3 fa7c 	bl	80009fc <__aeabi_dcmpun>
 800d504:	b160      	cbz	r0, 800d520 <pow+0xdc>
 800d506:	f002 f847 	bl	800f598 <__errno>
 800d50a:	2321      	movs	r3, #33	; 0x21
 800d50c:	2200      	movs	r2, #0
 800d50e:	6003      	str	r3, [r0, #0]
 800d510:	2300      	movs	r3, #0
 800d512:	4610      	mov	r0, r2
 800d514:	4619      	mov	r1, r3
 800d516:	f7f3 f901 	bl	800071c <__aeabi_ddiv>
 800d51a:	4604      	mov	r4, r0
 800d51c:	460d      	mov	r5, r1
 800d51e:	e7b6      	b.n	800d48e <pow+0x4a>
 800d520:	f002 f83a 	bl	800f598 <__errno>
 800d524:	2322      	movs	r3, #34	; 0x22
 800d526:	2200      	movs	r2, #0
 800d528:	6003      	str	r3, [r0, #0]
 800d52a:	4649      	mov	r1, r9
 800d52c:	2300      	movs	r3, #0
 800d52e:	4640      	mov	r0, r8
 800d530:	f7f3 fa3c 	bl	80009ac <__aeabi_dcmplt>
 800d534:	2400      	movs	r4, #0
 800d536:	b148      	cbz	r0, 800d54c <pow+0x108>
 800d538:	4630      	mov	r0, r6
 800d53a:	4639      	mov	r1, r7
 800d53c:	f001 fd70 	bl	800f020 <rint>
 800d540:	4632      	mov	r2, r6
 800d542:	463b      	mov	r3, r7
 800d544:	f7f3 fa28 	bl	8000998 <__aeabi_dcmpeq>
 800d548:	2800      	cmp	r0, #0
 800d54a:	d0c4      	beq.n	800d4d6 <pow+0x92>
 800d54c:	4d11      	ldr	r5, [pc, #68]	; (800d594 <pow+0x150>)
 800d54e:	e79e      	b.n	800d48e <pow+0x4a>
 800d550:	2200      	movs	r2, #0
 800d552:	2300      	movs	r3, #0
 800d554:	4620      	mov	r0, r4
 800d556:	4629      	mov	r1, r5
 800d558:	f7f3 fa1e 	bl	8000998 <__aeabi_dcmpeq>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d096      	beq.n	800d48e <pow+0x4a>
 800d560:	4640      	mov	r0, r8
 800d562:	4649      	mov	r1, r9
 800d564:	f001 fd4f 	bl	800f006 <finite>
 800d568:	2800      	cmp	r0, #0
 800d56a:	d090      	beq.n	800d48e <pow+0x4a>
 800d56c:	4630      	mov	r0, r6
 800d56e:	4639      	mov	r1, r7
 800d570:	f001 fd49 	bl	800f006 <finite>
 800d574:	2800      	cmp	r0, #0
 800d576:	d08a      	beq.n	800d48e <pow+0x4a>
 800d578:	f002 f80e 	bl	800f598 <__errno>
 800d57c:	2322      	movs	r3, #34	; 0x22
 800d57e:	2400      	movs	r4, #0
 800d580:	2500      	movs	r5, #0
 800d582:	6003      	str	r3, [r0, #0]
 800d584:	e783      	b.n	800d48e <pow+0x4a>
 800d586:	2400      	movs	r4, #0
 800d588:	4d03      	ldr	r5, [pc, #12]	; (800d598 <pow+0x154>)
 800d58a:	e780      	b.n	800d48e <pow+0x4a>
 800d58c:	2000000d 	.word	0x2000000d
 800d590:	fff00000 	.word	0xfff00000
 800d594:	7ff00000 	.word	0x7ff00000
 800d598:	3ff00000 	.word	0x3ff00000

0800d59c <asinf>:
 800d59c:	b538      	push	{r3, r4, r5, lr}
 800d59e:	4604      	mov	r4, r0
 800d5a0:	f000 fe08 	bl	800e1b4 <__ieee754_asinf>
 800d5a4:	4b0e      	ldr	r3, [pc, #56]	; (800d5e0 <asinf+0x44>)
 800d5a6:	4605      	mov	r5, r0
 800d5a8:	f993 3000 	ldrsb.w	r3, [r3]
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	d015      	beq.n	800d5dc <asinf+0x40>
 800d5b0:	4621      	mov	r1, r4
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f7f3 fd84 	bl	80010c0 <__aeabi_fcmpun>
 800d5b8:	b980      	cbnz	r0, 800d5dc <asinf+0x40>
 800d5ba:	4620      	mov	r0, r4
 800d5bc:	f001 ff4e 	bl	800f45c <fabsf>
 800d5c0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800d5c4:	f7f3 fd72 	bl	80010ac <__aeabi_fcmpgt>
 800d5c8:	b140      	cbz	r0, 800d5dc <asinf+0x40>
 800d5ca:	f001 ffe5 	bl	800f598 <__errno>
 800d5ce:	2321      	movs	r3, #33	; 0x21
 800d5d0:	6003      	str	r3, [r0, #0]
 800d5d2:	4804      	ldr	r0, [pc, #16]	; (800d5e4 <asinf+0x48>)
 800d5d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5d8:	f001 bf86 	b.w	800f4e8 <nanf>
 800d5dc:	4628      	mov	r0, r5
 800d5de:	bd38      	pop	{r3, r4, r5, pc}
 800d5e0:	2000000d 	.word	0x2000000d
 800d5e4:	0800f8f8 	.word	0x0800f8f8

0800d5e8 <atan2f>:
 800d5e8:	f000 bf28 	b.w	800e43c <__ieee754_atan2f>

0800d5ec <sqrtf>:
 800d5ec:	b538      	push	{r3, r4, r5, lr}
 800d5ee:	4605      	mov	r5, r0
 800d5f0:	f001 f908 	bl	800e804 <__ieee754_sqrtf>
 800d5f4:	4b0d      	ldr	r3, [pc, #52]	; (800d62c <sqrtf+0x40>)
 800d5f6:	4604      	mov	r4, r0
 800d5f8:	f993 3000 	ldrsb.w	r3, [r3]
 800d5fc:	3301      	adds	r3, #1
 800d5fe:	d012      	beq.n	800d626 <sqrtf+0x3a>
 800d600:	4629      	mov	r1, r5
 800d602:	4628      	mov	r0, r5
 800d604:	f7f3 fd5c 	bl	80010c0 <__aeabi_fcmpun>
 800d608:	b968      	cbnz	r0, 800d626 <sqrtf+0x3a>
 800d60a:	2100      	movs	r1, #0
 800d60c:	4628      	mov	r0, r5
 800d60e:	f7f3 fd2f 	bl	8001070 <__aeabi_fcmplt>
 800d612:	b140      	cbz	r0, 800d626 <sqrtf+0x3a>
 800d614:	f001 ffc0 	bl	800f598 <__errno>
 800d618:	2321      	movs	r3, #33	; 0x21
 800d61a:	2100      	movs	r1, #0
 800d61c:	6003      	str	r3, [r0, #0]
 800d61e:	4608      	mov	r0, r1
 800d620:	f7f3 fc3c 	bl	8000e9c <__aeabi_fdiv>
 800d624:	4604      	mov	r4, r0
 800d626:	4620      	mov	r0, r4
 800d628:	bd38      	pop	{r3, r4, r5, pc}
 800d62a:	bf00      	nop
 800d62c:	2000000d 	.word	0x2000000d

0800d630 <__ieee754_pow>:
 800d630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d634:	b093      	sub	sp, #76	; 0x4c
 800d636:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d63a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800d63e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d642:	ea55 0302 	orrs.w	r3, r5, r2
 800d646:	4607      	mov	r7, r0
 800d648:	4688      	mov	r8, r1
 800d64a:	f000 84bf 	beq.w	800dfcc <__ieee754_pow+0x99c>
 800d64e:	4b7e      	ldr	r3, [pc, #504]	; (800d848 <__ieee754_pow+0x218>)
 800d650:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800d654:	429c      	cmp	r4, r3
 800d656:	4689      	mov	r9, r1
 800d658:	4682      	mov	sl, r0
 800d65a:	dc09      	bgt.n	800d670 <__ieee754_pow+0x40>
 800d65c:	d103      	bne.n	800d666 <__ieee754_pow+0x36>
 800d65e:	b978      	cbnz	r0, 800d680 <__ieee754_pow+0x50>
 800d660:	42a5      	cmp	r5, r4
 800d662:	dd02      	ble.n	800d66a <__ieee754_pow+0x3a>
 800d664:	e00c      	b.n	800d680 <__ieee754_pow+0x50>
 800d666:	429d      	cmp	r5, r3
 800d668:	dc02      	bgt.n	800d670 <__ieee754_pow+0x40>
 800d66a:	429d      	cmp	r5, r3
 800d66c:	d10e      	bne.n	800d68c <__ieee754_pow+0x5c>
 800d66e:	b16a      	cbz	r2, 800d68c <__ieee754_pow+0x5c>
 800d670:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d674:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d678:	ea54 030a 	orrs.w	r3, r4, sl
 800d67c:	f000 84a6 	beq.w	800dfcc <__ieee754_pow+0x99c>
 800d680:	4872      	ldr	r0, [pc, #456]	; (800d84c <__ieee754_pow+0x21c>)
 800d682:	b013      	add	sp, #76	; 0x4c
 800d684:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d688:	f001 bcc4 	b.w	800f014 <nan>
 800d68c:	f1b9 0f00 	cmp.w	r9, #0
 800d690:	da39      	bge.n	800d706 <__ieee754_pow+0xd6>
 800d692:	4b6f      	ldr	r3, [pc, #444]	; (800d850 <__ieee754_pow+0x220>)
 800d694:	429d      	cmp	r5, r3
 800d696:	dc54      	bgt.n	800d742 <__ieee754_pow+0x112>
 800d698:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d69c:	429d      	cmp	r5, r3
 800d69e:	f340 84a6 	ble.w	800dfee <__ieee754_pow+0x9be>
 800d6a2:	152b      	asrs	r3, r5, #20
 800d6a4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d6a8:	2b14      	cmp	r3, #20
 800d6aa:	dd0f      	ble.n	800d6cc <__ieee754_pow+0x9c>
 800d6ac:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d6b0:	fa22 f103 	lsr.w	r1, r2, r3
 800d6b4:	fa01 f303 	lsl.w	r3, r1, r3
 800d6b8:	4293      	cmp	r3, r2
 800d6ba:	f040 8498 	bne.w	800dfee <__ieee754_pow+0x9be>
 800d6be:	f001 0101 	and.w	r1, r1, #1
 800d6c2:	f1c1 0302 	rsb	r3, r1, #2
 800d6c6:	9300      	str	r3, [sp, #0]
 800d6c8:	b182      	cbz	r2, 800d6ec <__ieee754_pow+0xbc>
 800d6ca:	e05e      	b.n	800d78a <__ieee754_pow+0x15a>
 800d6cc:	2a00      	cmp	r2, #0
 800d6ce:	d15a      	bne.n	800d786 <__ieee754_pow+0x156>
 800d6d0:	f1c3 0314 	rsb	r3, r3, #20
 800d6d4:	fa45 f103 	asr.w	r1, r5, r3
 800d6d8:	fa01 f303 	lsl.w	r3, r1, r3
 800d6dc:	42ab      	cmp	r3, r5
 800d6de:	f040 8483 	bne.w	800dfe8 <__ieee754_pow+0x9b8>
 800d6e2:	f001 0101 	and.w	r1, r1, #1
 800d6e6:	f1c1 0302 	rsb	r3, r1, #2
 800d6ea:	9300      	str	r3, [sp, #0]
 800d6ec:	4b59      	ldr	r3, [pc, #356]	; (800d854 <__ieee754_pow+0x224>)
 800d6ee:	429d      	cmp	r5, r3
 800d6f0:	d130      	bne.n	800d754 <__ieee754_pow+0x124>
 800d6f2:	2e00      	cmp	r6, #0
 800d6f4:	f280 8474 	bge.w	800dfe0 <__ieee754_pow+0x9b0>
 800d6f8:	463a      	mov	r2, r7
 800d6fa:	4643      	mov	r3, r8
 800d6fc:	2000      	movs	r0, #0
 800d6fe:	4955      	ldr	r1, [pc, #340]	; (800d854 <__ieee754_pow+0x224>)
 800d700:	f7f3 f80c 	bl	800071c <__aeabi_ddiv>
 800d704:	e02f      	b.n	800d766 <__ieee754_pow+0x136>
 800d706:	2300      	movs	r3, #0
 800d708:	9300      	str	r3, [sp, #0]
 800d70a:	2a00      	cmp	r2, #0
 800d70c:	d13d      	bne.n	800d78a <__ieee754_pow+0x15a>
 800d70e:	4b4e      	ldr	r3, [pc, #312]	; (800d848 <__ieee754_pow+0x218>)
 800d710:	429d      	cmp	r5, r3
 800d712:	d1eb      	bne.n	800d6ec <__ieee754_pow+0xbc>
 800d714:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d718:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d71c:	ea53 030a 	orrs.w	r3, r3, sl
 800d720:	f000 8454 	beq.w	800dfcc <__ieee754_pow+0x99c>
 800d724:	4b4c      	ldr	r3, [pc, #304]	; (800d858 <__ieee754_pow+0x228>)
 800d726:	429c      	cmp	r4, r3
 800d728:	dd0d      	ble.n	800d746 <__ieee754_pow+0x116>
 800d72a:	2e00      	cmp	r6, #0
 800d72c:	f280 8454 	bge.w	800dfd8 <__ieee754_pow+0x9a8>
 800d730:	f04f 0b00 	mov.w	fp, #0
 800d734:	f04f 0c00 	mov.w	ip, #0
 800d738:	4658      	mov	r0, fp
 800d73a:	4661      	mov	r1, ip
 800d73c:	b013      	add	sp, #76	; 0x4c
 800d73e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d742:	2302      	movs	r3, #2
 800d744:	e7e0      	b.n	800d708 <__ieee754_pow+0xd8>
 800d746:	2e00      	cmp	r6, #0
 800d748:	daf2      	bge.n	800d730 <__ieee754_pow+0x100>
 800d74a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800d74e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800d752:	e7f1      	b.n	800d738 <__ieee754_pow+0x108>
 800d754:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800d758:	d108      	bne.n	800d76c <__ieee754_pow+0x13c>
 800d75a:	463a      	mov	r2, r7
 800d75c:	4643      	mov	r3, r8
 800d75e:	4638      	mov	r0, r7
 800d760:	4641      	mov	r1, r8
 800d762:	f7f2 feb1 	bl	80004c8 <__aeabi_dmul>
 800d766:	4683      	mov	fp, r0
 800d768:	468c      	mov	ip, r1
 800d76a:	e7e5      	b.n	800d738 <__ieee754_pow+0x108>
 800d76c:	4b3b      	ldr	r3, [pc, #236]	; (800d85c <__ieee754_pow+0x22c>)
 800d76e:	429e      	cmp	r6, r3
 800d770:	d10b      	bne.n	800d78a <__ieee754_pow+0x15a>
 800d772:	f1b9 0f00 	cmp.w	r9, #0
 800d776:	db08      	blt.n	800d78a <__ieee754_pow+0x15a>
 800d778:	4638      	mov	r0, r7
 800d77a:	4641      	mov	r1, r8
 800d77c:	b013      	add	sp, #76	; 0x4c
 800d77e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d782:	f000 bc6b 	b.w	800e05c <__ieee754_sqrt>
 800d786:	2300      	movs	r3, #0
 800d788:	9300      	str	r3, [sp, #0]
 800d78a:	4638      	mov	r0, r7
 800d78c:	4641      	mov	r1, r8
 800d78e:	f001 fc37 	bl	800f000 <fabs>
 800d792:	4683      	mov	fp, r0
 800d794:	468c      	mov	ip, r1
 800d796:	f1ba 0f00 	cmp.w	sl, #0
 800d79a:	d129      	bne.n	800d7f0 <__ieee754_pow+0x1c0>
 800d79c:	b124      	cbz	r4, 800d7a8 <__ieee754_pow+0x178>
 800d79e:	4b2d      	ldr	r3, [pc, #180]	; (800d854 <__ieee754_pow+0x224>)
 800d7a0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800d7a4:	429a      	cmp	r2, r3
 800d7a6:	d123      	bne.n	800d7f0 <__ieee754_pow+0x1c0>
 800d7a8:	2e00      	cmp	r6, #0
 800d7aa:	da07      	bge.n	800d7bc <__ieee754_pow+0x18c>
 800d7ac:	465a      	mov	r2, fp
 800d7ae:	4663      	mov	r3, ip
 800d7b0:	2000      	movs	r0, #0
 800d7b2:	4928      	ldr	r1, [pc, #160]	; (800d854 <__ieee754_pow+0x224>)
 800d7b4:	f7f2 ffb2 	bl	800071c <__aeabi_ddiv>
 800d7b8:	4683      	mov	fp, r0
 800d7ba:	468c      	mov	ip, r1
 800d7bc:	f1b9 0f00 	cmp.w	r9, #0
 800d7c0:	daba      	bge.n	800d738 <__ieee754_pow+0x108>
 800d7c2:	9b00      	ldr	r3, [sp, #0]
 800d7c4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d7c8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d7cc:	4323      	orrs	r3, r4
 800d7ce:	d108      	bne.n	800d7e2 <__ieee754_pow+0x1b2>
 800d7d0:	465a      	mov	r2, fp
 800d7d2:	4663      	mov	r3, ip
 800d7d4:	4658      	mov	r0, fp
 800d7d6:	4661      	mov	r1, ip
 800d7d8:	f7f2 fcbe 	bl	8000158 <__aeabi_dsub>
 800d7dc:	4602      	mov	r2, r0
 800d7de:	460b      	mov	r3, r1
 800d7e0:	e78e      	b.n	800d700 <__ieee754_pow+0xd0>
 800d7e2:	9b00      	ldr	r3, [sp, #0]
 800d7e4:	2b01      	cmp	r3, #1
 800d7e6:	d1a7      	bne.n	800d738 <__ieee754_pow+0x108>
 800d7e8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800d7ec:	469c      	mov	ip, r3
 800d7ee:	e7a3      	b.n	800d738 <__ieee754_pow+0x108>
 800d7f0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800d7f4:	3b01      	subs	r3, #1
 800d7f6:	930c      	str	r3, [sp, #48]	; 0x30
 800d7f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d7fa:	9b00      	ldr	r3, [sp, #0]
 800d7fc:	4313      	orrs	r3, r2
 800d7fe:	d104      	bne.n	800d80a <__ieee754_pow+0x1da>
 800d800:	463a      	mov	r2, r7
 800d802:	4643      	mov	r3, r8
 800d804:	4638      	mov	r0, r7
 800d806:	4641      	mov	r1, r8
 800d808:	e7e6      	b.n	800d7d8 <__ieee754_pow+0x1a8>
 800d80a:	4b15      	ldr	r3, [pc, #84]	; (800d860 <__ieee754_pow+0x230>)
 800d80c:	429d      	cmp	r5, r3
 800d80e:	f340 80f9 	ble.w	800da04 <__ieee754_pow+0x3d4>
 800d812:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d816:	429d      	cmp	r5, r3
 800d818:	4b0f      	ldr	r3, [pc, #60]	; (800d858 <__ieee754_pow+0x228>)
 800d81a:	dd09      	ble.n	800d830 <__ieee754_pow+0x200>
 800d81c:	429c      	cmp	r4, r3
 800d81e:	dc0c      	bgt.n	800d83a <__ieee754_pow+0x20a>
 800d820:	2e00      	cmp	r6, #0
 800d822:	da85      	bge.n	800d730 <__ieee754_pow+0x100>
 800d824:	a306      	add	r3, pc, #24	; (adr r3, 800d840 <__ieee754_pow+0x210>)
 800d826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d82a:	4610      	mov	r0, r2
 800d82c:	4619      	mov	r1, r3
 800d82e:	e798      	b.n	800d762 <__ieee754_pow+0x132>
 800d830:	429c      	cmp	r4, r3
 800d832:	dbf5      	blt.n	800d820 <__ieee754_pow+0x1f0>
 800d834:	4b07      	ldr	r3, [pc, #28]	; (800d854 <__ieee754_pow+0x224>)
 800d836:	429c      	cmp	r4, r3
 800d838:	dd14      	ble.n	800d864 <__ieee754_pow+0x234>
 800d83a:	2e00      	cmp	r6, #0
 800d83c:	dcf2      	bgt.n	800d824 <__ieee754_pow+0x1f4>
 800d83e:	e777      	b.n	800d730 <__ieee754_pow+0x100>
 800d840:	8800759c 	.word	0x8800759c
 800d844:	7e37e43c 	.word	0x7e37e43c
 800d848:	7ff00000 	.word	0x7ff00000
 800d84c:	0800f8f8 	.word	0x0800f8f8
 800d850:	433fffff 	.word	0x433fffff
 800d854:	3ff00000 	.word	0x3ff00000
 800d858:	3fefffff 	.word	0x3fefffff
 800d85c:	3fe00000 	.word	0x3fe00000
 800d860:	41e00000 	.word	0x41e00000
 800d864:	4661      	mov	r1, ip
 800d866:	2200      	movs	r2, #0
 800d868:	4658      	mov	r0, fp
 800d86a:	4b61      	ldr	r3, [pc, #388]	; (800d9f0 <__ieee754_pow+0x3c0>)
 800d86c:	f7f2 fc74 	bl	8000158 <__aeabi_dsub>
 800d870:	a355      	add	r3, pc, #340	; (adr r3, 800d9c8 <__ieee754_pow+0x398>)
 800d872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d876:	4604      	mov	r4, r0
 800d878:	460d      	mov	r5, r1
 800d87a:	f7f2 fe25 	bl	80004c8 <__aeabi_dmul>
 800d87e:	a354      	add	r3, pc, #336	; (adr r3, 800d9d0 <__ieee754_pow+0x3a0>)
 800d880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d884:	4606      	mov	r6, r0
 800d886:	460f      	mov	r7, r1
 800d888:	4620      	mov	r0, r4
 800d88a:	4629      	mov	r1, r5
 800d88c:	f7f2 fe1c 	bl	80004c8 <__aeabi_dmul>
 800d890:	2200      	movs	r2, #0
 800d892:	4682      	mov	sl, r0
 800d894:	468b      	mov	fp, r1
 800d896:	4620      	mov	r0, r4
 800d898:	4629      	mov	r1, r5
 800d89a:	4b56      	ldr	r3, [pc, #344]	; (800d9f4 <__ieee754_pow+0x3c4>)
 800d89c:	f7f2 fe14 	bl	80004c8 <__aeabi_dmul>
 800d8a0:	4602      	mov	r2, r0
 800d8a2:	460b      	mov	r3, r1
 800d8a4:	a14c      	add	r1, pc, #304	; (adr r1, 800d9d8 <__ieee754_pow+0x3a8>)
 800d8a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8aa:	f7f2 fc55 	bl	8000158 <__aeabi_dsub>
 800d8ae:	4622      	mov	r2, r4
 800d8b0:	462b      	mov	r3, r5
 800d8b2:	f7f2 fe09 	bl	80004c8 <__aeabi_dmul>
 800d8b6:	4602      	mov	r2, r0
 800d8b8:	460b      	mov	r3, r1
 800d8ba:	2000      	movs	r0, #0
 800d8bc:	494e      	ldr	r1, [pc, #312]	; (800d9f8 <__ieee754_pow+0x3c8>)
 800d8be:	f7f2 fc4b 	bl	8000158 <__aeabi_dsub>
 800d8c2:	4622      	mov	r2, r4
 800d8c4:	462b      	mov	r3, r5
 800d8c6:	4680      	mov	r8, r0
 800d8c8:	4689      	mov	r9, r1
 800d8ca:	4620      	mov	r0, r4
 800d8cc:	4629      	mov	r1, r5
 800d8ce:	f7f2 fdfb 	bl	80004c8 <__aeabi_dmul>
 800d8d2:	4602      	mov	r2, r0
 800d8d4:	460b      	mov	r3, r1
 800d8d6:	4640      	mov	r0, r8
 800d8d8:	4649      	mov	r1, r9
 800d8da:	f7f2 fdf5 	bl	80004c8 <__aeabi_dmul>
 800d8de:	a340      	add	r3, pc, #256	; (adr r3, 800d9e0 <__ieee754_pow+0x3b0>)
 800d8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8e4:	f7f2 fdf0 	bl	80004c8 <__aeabi_dmul>
 800d8e8:	4602      	mov	r2, r0
 800d8ea:	460b      	mov	r3, r1
 800d8ec:	4650      	mov	r0, sl
 800d8ee:	4659      	mov	r1, fp
 800d8f0:	f7f2 fc32 	bl	8000158 <__aeabi_dsub>
 800d8f4:	f04f 0a00 	mov.w	sl, #0
 800d8f8:	4602      	mov	r2, r0
 800d8fa:	460b      	mov	r3, r1
 800d8fc:	4604      	mov	r4, r0
 800d8fe:	460d      	mov	r5, r1
 800d900:	4630      	mov	r0, r6
 800d902:	4639      	mov	r1, r7
 800d904:	f7f2 fc2a 	bl	800015c <__adddf3>
 800d908:	4632      	mov	r2, r6
 800d90a:	463b      	mov	r3, r7
 800d90c:	4650      	mov	r0, sl
 800d90e:	468b      	mov	fp, r1
 800d910:	f7f2 fc22 	bl	8000158 <__aeabi_dsub>
 800d914:	4602      	mov	r2, r0
 800d916:	460b      	mov	r3, r1
 800d918:	4620      	mov	r0, r4
 800d91a:	4629      	mov	r1, r5
 800d91c:	f7f2 fc1c 	bl	8000158 <__aeabi_dsub>
 800d920:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d924:	9b00      	ldr	r3, [sp, #0]
 800d926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d928:	3b01      	subs	r3, #1
 800d92a:	4313      	orrs	r3, r2
 800d92c:	f04f 0600 	mov.w	r6, #0
 800d930:	f04f 0200 	mov.w	r2, #0
 800d934:	bf0c      	ite	eq
 800d936:	4b31      	ldreq	r3, [pc, #196]	; (800d9fc <__ieee754_pow+0x3cc>)
 800d938:	4b2d      	ldrne	r3, [pc, #180]	; (800d9f0 <__ieee754_pow+0x3c0>)
 800d93a:	4604      	mov	r4, r0
 800d93c:	460d      	mov	r5, r1
 800d93e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d942:	e9cd 2300 	strd	r2, r3, [sp]
 800d946:	4632      	mov	r2, r6
 800d948:	463b      	mov	r3, r7
 800d94a:	f7f2 fc05 	bl	8000158 <__aeabi_dsub>
 800d94e:	4652      	mov	r2, sl
 800d950:	465b      	mov	r3, fp
 800d952:	f7f2 fdb9 	bl	80004c8 <__aeabi_dmul>
 800d956:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d95a:	4680      	mov	r8, r0
 800d95c:	4689      	mov	r9, r1
 800d95e:	4620      	mov	r0, r4
 800d960:	4629      	mov	r1, r5
 800d962:	f7f2 fdb1 	bl	80004c8 <__aeabi_dmul>
 800d966:	4602      	mov	r2, r0
 800d968:	460b      	mov	r3, r1
 800d96a:	4640      	mov	r0, r8
 800d96c:	4649      	mov	r1, r9
 800d96e:	f7f2 fbf5 	bl	800015c <__adddf3>
 800d972:	4632      	mov	r2, r6
 800d974:	463b      	mov	r3, r7
 800d976:	4680      	mov	r8, r0
 800d978:	4689      	mov	r9, r1
 800d97a:	4650      	mov	r0, sl
 800d97c:	4659      	mov	r1, fp
 800d97e:	f7f2 fda3 	bl	80004c8 <__aeabi_dmul>
 800d982:	4604      	mov	r4, r0
 800d984:	460d      	mov	r5, r1
 800d986:	460b      	mov	r3, r1
 800d988:	4602      	mov	r2, r0
 800d98a:	4649      	mov	r1, r9
 800d98c:	4640      	mov	r0, r8
 800d98e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d992:	f7f2 fbe3 	bl	800015c <__adddf3>
 800d996:	4b1a      	ldr	r3, [pc, #104]	; (800da00 <__ieee754_pow+0x3d0>)
 800d998:	4682      	mov	sl, r0
 800d99a:	4299      	cmp	r1, r3
 800d99c:	460f      	mov	r7, r1
 800d99e:	460e      	mov	r6, r1
 800d9a0:	f340 82ed 	ble.w	800df7e <__ieee754_pow+0x94e>
 800d9a4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800d9a8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800d9ac:	4303      	orrs	r3, r0
 800d9ae:	f000 81e7 	beq.w	800dd80 <__ieee754_pow+0x750>
 800d9b2:	a30d      	add	r3, pc, #52	; (adr r3, 800d9e8 <__ieee754_pow+0x3b8>)
 800d9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d9bc:	f7f2 fd84 	bl	80004c8 <__aeabi_dmul>
 800d9c0:	a309      	add	r3, pc, #36	; (adr r3, 800d9e8 <__ieee754_pow+0x3b8>)
 800d9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c6:	e6cc      	b.n	800d762 <__ieee754_pow+0x132>
 800d9c8:	60000000 	.word	0x60000000
 800d9cc:	3ff71547 	.word	0x3ff71547
 800d9d0:	f85ddf44 	.word	0xf85ddf44
 800d9d4:	3e54ae0b 	.word	0x3e54ae0b
 800d9d8:	55555555 	.word	0x55555555
 800d9dc:	3fd55555 	.word	0x3fd55555
 800d9e0:	652b82fe 	.word	0x652b82fe
 800d9e4:	3ff71547 	.word	0x3ff71547
 800d9e8:	8800759c 	.word	0x8800759c
 800d9ec:	7e37e43c 	.word	0x7e37e43c
 800d9f0:	3ff00000 	.word	0x3ff00000
 800d9f4:	3fd00000 	.word	0x3fd00000
 800d9f8:	3fe00000 	.word	0x3fe00000
 800d9fc:	bff00000 	.word	0xbff00000
 800da00:	408fffff 	.word	0x408fffff
 800da04:	4bd4      	ldr	r3, [pc, #848]	; (800dd58 <__ieee754_pow+0x728>)
 800da06:	2200      	movs	r2, #0
 800da08:	ea09 0303 	and.w	r3, r9, r3
 800da0c:	b943      	cbnz	r3, 800da20 <__ieee754_pow+0x3f0>
 800da0e:	4658      	mov	r0, fp
 800da10:	4661      	mov	r1, ip
 800da12:	4bd2      	ldr	r3, [pc, #840]	; (800dd5c <__ieee754_pow+0x72c>)
 800da14:	f7f2 fd58 	bl	80004c8 <__aeabi_dmul>
 800da18:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800da1c:	4683      	mov	fp, r0
 800da1e:	460c      	mov	r4, r1
 800da20:	1523      	asrs	r3, r4, #20
 800da22:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800da26:	4413      	add	r3, r2
 800da28:	930b      	str	r3, [sp, #44]	; 0x2c
 800da2a:	4bcd      	ldr	r3, [pc, #820]	; (800dd60 <__ieee754_pow+0x730>)
 800da2c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800da30:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800da34:	429c      	cmp	r4, r3
 800da36:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800da3a:	dd08      	ble.n	800da4e <__ieee754_pow+0x41e>
 800da3c:	4bc9      	ldr	r3, [pc, #804]	; (800dd64 <__ieee754_pow+0x734>)
 800da3e:	429c      	cmp	r4, r3
 800da40:	f340 819c 	ble.w	800dd7c <__ieee754_pow+0x74c>
 800da44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800da46:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800da4a:	3301      	adds	r3, #1
 800da4c:	930b      	str	r3, [sp, #44]	; 0x2c
 800da4e:	2600      	movs	r6, #0
 800da50:	00f3      	lsls	r3, r6, #3
 800da52:	930d      	str	r3, [sp, #52]	; 0x34
 800da54:	4bc4      	ldr	r3, [pc, #784]	; (800dd68 <__ieee754_pow+0x738>)
 800da56:	4658      	mov	r0, fp
 800da58:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800da5c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800da60:	4629      	mov	r1, r5
 800da62:	461a      	mov	r2, r3
 800da64:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800da68:	4623      	mov	r3, r4
 800da6a:	f7f2 fb75 	bl	8000158 <__aeabi_dsub>
 800da6e:	46da      	mov	sl, fp
 800da70:	462b      	mov	r3, r5
 800da72:	4652      	mov	r2, sl
 800da74:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800da78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da7c:	f7f2 fb6e 	bl	800015c <__adddf3>
 800da80:	4602      	mov	r2, r0
 800da82:	460b      	mov	r3, r1
 800da84:	2000      	movs	r0, #0
 800da86:	49b9      	ldr	r1, [pc, #740]	; (800dd6c <__ieee754_pow+0x73c>)
 800da88:	f7f2 fe48 	bl	800071c <__aeabi_ddiv>
 800da8c:	4602      	mov	r2, r0
 800da8e:	460b      	mov	r3, r1
 800da90:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800da94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800da98:	f7f2 fd16 	bl	80004c8 <__aeabi_dmul>
 800da9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800daa0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800daa4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800daa8:	2300      	movs	r3, #0
 800daaa:	2200      	movs	r2, #0
 800daac:	46ab      	mov	fp, r5
 800daae:	106d      	asrs	r5, r5, #1
 800dab0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800dab4:	9304      	str	r3, [sp, #16]
 800dab6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800daba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800dabe:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800dac2:	4640      	mov	r0, r8
 800dac4:	4649      	mov	r1, r9
 800dac6:	4614      	mov	r4, r2
 800dac8:	461d      	mov	r5, r3
 800daca:	f7f2 fcfd 	bl	80004c8 <__aeabi_dmul>
 800dace:	4602      	mov	r2, r0
 800dad0:	460b      	mov	r3, r1
 800dad2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800dad6:	f7f2 fb3f 	bl	8000158 <__aeabi_dsub>
 800dada:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dade:	4606      	mov	r6, r0
 800dae0:	460f      	mov	r7, r1
 800dae2:	4620      	mov	r0, r4
 800dae4:	4629      	mov	r1, r5
 800dae6:	f7f2 fb37 	bl	8000158 <__aeabi_dsub>
 800daea:	4602      	mov	r2, r0
 800daec:	460b      	mov	r3, r1
 800daee:	4650      	mov	r0, sl
 800daf0:	4659      	mov	r1, fp
 800daf2:	f7f2 fb31 	bl	8000158 <__aeabi_dsub>
 800daf6:	4642      	mov	r2, r8
 800daf8:	464b      	mov	r3, r9
 800dafa:	f7f2 fce5 	bl	80004c8 <__aeabi_dmul>
 800dafe:	4602      	mov	r2, r0
 800db00:	460b      	mov	r3, r1
 800db02:	4630      	mov	r0, r6
 800db04:	4639      	mov	r1, r7
 800db06:	f7f2 fb27 	bl	8000158 <__aeabi_dsub>
 800db0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800db0e:	f7f2 fcdb 	bl	80004c8 <__aeabi_dmul>
 800db12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800db16:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800db1a:	4610      	mov	r0, r2
 800db1c:	4619      	mov	r1, r3
 800db1e:	f7f2 fcd3 	bl	80004c8 <__aeabi_dmul>
 800db22:	a37b      	add	r3, pc, #492	; (adr r3, 800dd10 <__ieee754_pow+0x6e0>)
 800db24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db28:	4604      	mov	r4, r0
 800db2a:	460d      	mov	r5, r1
 800db2c:	f7f2 fccc 	bl	80004c8 <__aeabi_dmul>
 800db30:	a379      	add	r3, pc, #484	; (adr r3, 800dd18 <__ieee754_pow+0x6e8>)
 800db32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db36:	f7f2 fb11 	bl	800015c <__adddf3>
 800db3a:	4622      	mov	r2, r4
 800db3c:	462b      	mov	r3, r5
 800db3e:	f7f2 fcc3 	bl	80004c8 <__aeabi_dmul>
 800db42:	a377      	add	r3, pc, #476	; (adr r3, 800dd20 <__ieee754_pow+0x6f0>)
 800db44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db48:	f7f2 fb08 	bl	800015c <__adddf3>
 800db4c:	4622      	mov	r2, r4
 800db4e:	462b      	mov	r3, r5
 800db50:	f7f2 fcba 	bl	80004c8 <__aeabi_dmul>
 800db54:	a374      	add	r3, pc, #464	; (adr r3, 800dd28 <__ieee754_pow+0x6f8>)
 800db56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db5a:	f7f2 faff 	bl	800015c <__adddf3>
 800db5e:	4622      	mov	r2, r4
 800db60:	462b      	mov	r3, r5
 800db62:	f7f2 fcb1 	bl	80004c8 <__aeabi_dmul>
 800db66:	a372      	add	r3, pc, #456	; (adr r3, 800dd30 <__ieee754_pow+0x700>)
 800db68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db6c:	f7f2 faf6 	bl	800015c <__adddf3>
 800db70:	4622      	mov	r2, r4
 800db72:	462b      	mov	r3, r5
 800db74:	f7f2 fca8 	bl	80004c8 <__aeabi_dmul>
 800db78:	a36f      	add	r3, pc, #444	; (adr r3, 800dd38 <__ieee754_pow+0x708>)
 800db7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db7e:	f7f2 faed 	bl	800015c <__adddf3>
 800db82:	4622      	mov	r2, r4
 800db84:	4606      	mov	r6, r0
 800db86:	460f      	mov	r7, r1
 800db88:	462b      	mov	r3, r5
 800db8a:	4620      	mov	r0, r4
 800db8c:	4629      	mov	r1, r5
 800db8e:	f7f2 fc9b 	bl	80004c8 <__aeabi_dmul>
 800db92:	4602      	mov	r2, r0
 800db94:	460b      	mov	r3, r1
 800db96:	4630      	mov	r0, r6
 800db98:	4639      	mov	r1, r7
 800db9a:	f7f2 fc95 	bl	80004c8 <__aeabi_dmul>
 800db9e:	4604      	mov	r4, r0
 800dba0:	460d      	mov	r5, r1
 800dba2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dba6:	4642      	mov	r2, r8
 800dba8:	464b      	mov	r3, r9
 800dbaa:	f7f2 fad7 	bl	800015c <__adddf3>
 800dbae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dbb2:	f7f2 fc89 	bl	80004c8 <__aeabi_dmul>
 800dbb6:	4622      	mov	r2, r4
 800dbb8:	462b      	mov	r3, r5
 800dbba:	f7f2 facf 	bl	800015c <__adddf3>
 800dbbe:	4642      	mov	r2, r8
 800dbc0:	4606      	mov	r6, r0
 800dbc2:	460f      	mov	r7, r1
 800dbc4:	464b      	mov	r3, r9
 800dbc6:	4640      	mov	r0, r8
 800dbc8:	4649      	mov	r1, r9
 800dbca:	f7f2 fc7d 	bl	80004c8 <__aeabi_dmul>
 800dbce:	2200      	movs	r2, #0
 800dbd0:	4b67      	ldr	r3, [pc, #412]	; (800dd70 <__ieee754_pow+0x740>)
 800dbd2:	4682      	mov	sl, r0
 800dbd4:	468b      	mov	fp, r1
 800dbd6:	f7f2 fac1 	bl	800015c <__adddf3>
 800dbda:	4632      	mov	r2, r6
 800dbdc:	463b      	mov	r3, r7
 800dbde:	f7f2 fabd 	bl	800015c <__adddf3>
 800dbe2:	9c04      	ldr	r4, [sp, #16]
 800dbe4:	460d      	mov	r5, r1
 800dbe6:	4622      	mov	r2, r4
 800dbe8:	460b      	mov	r3, r1
 800dbea:	4640      	mov	r0, r8
 800dbec:	4649      	mov	r1, r9
 800dbee:	f7f2 fc6b 	bl	80004c8 <__aeabi_dmul>
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	4680      	mov	r8, r0
 800dbf6:	4689      	mov	r9, r1
 800dbf8:	4620      	mov	r0, r4
 800dbfa:	4629      	mov	r1, r5
 800dbfc:	4b5c      	ldr	r3, [pc, #368]	; (800dd70 <__ieee754_pow+0x740>)
 800dbfe:	f7f2 faab 	bl	8000158 <__aeabi_dsub>
 800dc02:	4652      	mov	r2, sl
 800dc04:	465b      	mov	r3, fp
 800dc06:	f7f2 faa7 	bl	8000158 <__aeabi_dsub>
 800dc0a:	4602      	mov	r2, r0
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	4630      	mov	r0, r6
 800dc10:	4639      	mov	r1, r7
 800dc12:	f7f2 faa1 	bl	8000158 <__aeabi_dsub>
 800dc16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc1a:	f7f2 fc55 	bl	80004c8 <__aeabi_dmul>
 800dc1e:	4622      	mov	r2, r4
 800dc20:	4606      	mov	r6, r0
 800dc22:	460f      	mov	r7, r1
 800dc24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dc28:	462b      	mov	r3, r5
 800dc2a:	f7f2 fc4d 	bl	80004c8 <__aeabi_dmul>
 800dc2e:	4602      	mov	r2, r0
 800dc30:	460b      	mov	r3, r1
 800dc32:	4630      	mov	r0, r6
 800dc34:	4639      	mov	r1, r7
 800dc36:	f7f2 fa91 	bl	800015c <__adddf3>
 800dc3a:	4606      	mov	r6, r0
 800dc3c:	460f      	mov	r7, r1
 800dc3e:	4602      	mov	r2, r0
 800dc40:	460b      	mov	r3, r1
 800dc42:	4640      	mov	r0, r8
 800dc44:	4649      	mov	r1, r9
 800dc46:	f7f2 fa89 	bl	800015c <__adddf3>
 800dc4a:	a33d      	add	r3, pc, #244	; (adr r3, 800dd40 <__ieee754_pow+0x710>)
 800dc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc50:	9c04      	ldr	r4, [sp, #16]
 800dc52:	460d      	mov	r5, r1
 800dc54:	4620      	mov	r0, r4
 800dc56:	f7f2 fc37 	bl	80004c8 <__aeabi_dmul>
 800dc5a:	4642      	mov	r2, r8
 800dc5c:	464b      	mov	r3, r9
 800dc5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dc62:	4620      	mov	r0, r4
 800dc64:	4629      	mov	r1, r5
 800dc66:	f7f2 fa77 	bl	8000158 <__aeabi_dsub>
 800dc6a:	4602      	mov	r2, r0
 800dc6c:	460b      	mov	r3, r1
 800dc6e:	4630      	mov	r0, r6
 800dc70:	4639      	mov	r1, r7
 800dc72:	f7f2 fa71 	bl	8000158 <__aeabi_dsub>
 800dc76:	a334      	add	r3, pc, #208	; (adr r3, 800dd48 <__ieee754_pow+0x718>)
 800dc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7c:	f7f2 fc24 	bl	80004c8 <__aeabi_dmul>
 800dc80:	a333      	add	r3, pc, #204	; (adr r3, 800dd50 <__ieee754_pow+0x720>)
 800dc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc86:	4606      	mov	r6, r0
 800dc88:	460f      	mov	r7, r1
 800dc8a:	4620      	mov	r0, r4
 800dc8c:	4629      	mov	r1, r5
 800dc8e:	f7f2 fc1b 	bl	80004c8 <__aeabi_dmul>
 800dc92:	4602      	mov	r2, r0
 800dc94:	460b      	mov	r3, r1
 800dc96:	4630      	mov	r0, r6
 800dc98:	4639      	mov	r1, r7
 800dc9a:	f7f2 fa5f 	bl	800015c <__adddf3>
 800dc9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dca0:	4b34      	ldr	r3, [pc, #208]	; (800dd74 <__ieee754_pow+0x744>)
 800dca2:	4413      	add	r3, r2
 800dca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca8:	f7f2 fa58 	bl	800015c <__adddf3>
 800dcac:	4680      	mov	r8, r0
 800dcae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800dcb0:	4689      	mov	r9, r1
 800dcb2:	f7f2 fb9f 	bl	80003f4 <__aeabi_i2d>
 800dcb6:	4604      	mov	r4, r0
 800dcb8:	460d      	mov	r5, r1
 800dcba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800dcbc:	4b2e      	ldr	r3, [pc, #184]	; (800dd78 <__ieee754_pow+0x748>)
 800dcbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcc2:	4413      	add	r3, r2
 800dcc4:	e9d3 6700 	ldrd	r6, r7, [r3]
 800dcc8:	4642      	mov	r2, r8
 800dcca:	464b      	mov	r3, r9
 800dccc:	f7f2 fa46 	bl	800015c <__adddf3>
 800dcd0:	4632      	mov	r2, r6
 800dcd2:	463b      	mov	r3, r7
 800dcd4:	f7f2 fa42 	bl	800015c <__adddf3>
 800dcd8:	4622      	mov	r2, r4
 800dcda:	462b      	mov	r3, r5
 800dcdc:	f7f2 fa3e 	bl	800015c <__adddf3>
 800dce0:	f8dd a010 	ldr.w	sl, [sp, #16]
 800dce4:	4622      	mov	r2, r4
 800dce6:	462b      	mov	r3, r5
 800dce8:	4650      	mov	r0, sl
 800dcea:	468b      	mov	fp, r1
 800dcec:	f7f2 fa34 	bl	8000158 <__aeabi_dsub>
 800dcf0:	4632      	mov	r2, r6
 800dcf2:	463b      	mov	r3, r7
 800dcf4:	f7f2 fa30 	bl	8000158 <__aeabi_dsub>
 800dcf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dcfc:	f7f2 fa2c 	bl	8000158 <__aeabi_dsub>
 800dd00:	4602      	mov	r2, r0
 800dd02:	460b      	mov	r3, r1
 800dd04:	4640      	mov	r0, r8
 800dd06:	4649      	mov	r1, r9
 800dd08:	e608      	b.n	800d91c <__ieee754_pow+0x2ec>
 800dd0a:	bf00      	nop
 800dd0c:	f3af 8000 	nop.w
 800dd10:	4a454eef 	.word	0x4a454eef
 800dd14:	3fca7e28 	.word	0x3fca7e28
 800dd18:	93c9db65 	.word	0x93c9db65
 800dd1c:	3fcd864a 	.word	0x3fcd864a
 800dd20:	a91d4101 	.word	0xa91d4101
 800dd24:	3fd17460 	.word	0x3fd17460
 800dd28:	518f264d 	.word	0x518f264d
 800dd2c:	3fd55555 	.word	0x3fd55555
 800dd30:	db6fabff 	.word	0xdb6fabff
 800dd34:	3fdb6db6 	.word	0x3fdb6db6
 800dd38:	33333303 	.word	0x33333303
 800dd3c:	3fe33333 	.word	0x3fe33333
 800dd40:	e0000000 	.word	0xe0000000
 800dd44:	3feec709 	.word	0x3feec709
 800dd48:	dc3a03fd 	.word	0xdc3a03fd
 800dd4c:	3feec709 	.word	0x3feec709
 800dd50:	145b01f5 	.word	0x145b01f5
 800dd54:	be3e2fe0 	.word	0xbe3e2fe0
 800dd58:	7ff00000 	.word	0x7ff00000
 800dd5c:	43400000 	.word	0x43400000
 800dd60:	0003988e 	.word	0x0003988e
 800dd64:	000bb679 	.word	0x000bb679
 800dd68:	0800f900 	.word	0x0800f900
 800dd6c:	3ff00000 	.word	0x3ff00000
 800dd70:	40080000 	.word	0x40080000
 800dd74:	0800f920 	.word	0x0800f920
 800dd78:	0800f910 	.word	0x0800f910
 800dd7c:	2601      	movs	r6, #1
 800dd7e:	e667      	b.n	800da50 <__ieee754_pow+0x420>
 800dd80:	a39d      	add	r3, pc, #628	; (adr r3, 800dff8 <__ieee754_pow+0x9c8>)
 800dd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd86:	4640      	mov	r0, r8
 800dd88:	4649      	mov	r1, r9
 800dd8a:	f7f2 f9e7 	bl	800015c <__adddf3>
 800dd8e:	4622      	mov	r2, r4
 800dd90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dd94:	462b      	mov	r3, r5
 800dd96:	4650      	mov	r0, sl
 800dd98:	4639      	mov	r1, r7
 800dd9a:	f7f2 f9dd 	bl	8000158 <__aeabi_dsub>
 800dd9e:	4602      	mov	r2, r0
 800dda0:	460b      	mov	r3, r1
 800dda2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dda6:	f7f2 fe1f 	bl	80009e8 <__aeabi_dcmpgt>
 800ddaa:	2800      	cmp	r0, #0
 800ddac:	f47f ae01 	bne.w	800d9b2 <__ieee754_pow+0x382>
 800ddb0:	4aa5      	ldr	r2, [pc, #660]	; (800e048 <__ieee754_pow+0xa18>)
 800ddb2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	f340 8103 	ble.w	800dfc2 <__ieee754_pow+0x992>
 800ddbc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800ddc0:	2000      	movs	r0, #0
 800ddc2:	151b      	asrs	r3, r3, #20
 800ddc4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800ddc8:	fa4a f303 	asr.w	r3, sl, r3
 800ddcc:	4433      	add	r3, r6
 800ddce:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800ddd2:	4f9e      	ldr	r7, [pc, #632]	; (800e04c <__ieee754_pow+0xa1c>)
 800ddd4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800ddd8:	4117      	asrs	r7, r2
 800ddda:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800ddde:	ea23 0107 	bic.w	r1, r3, r7
 800dde2:	f1c2 0214 	rsb	r2, r2, #20
 800dde6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800ddea:	460b      	mov	r3, r1
 800ddec:	fa4a fa02 	asr.w	sl, sl, r2
 800ddf0:	2e00      	cmp	r6, #0
 800ddf2:	4602      	mov	r2, r0
 800ddf4:	4629      	mov	r1, r5
 800ddf6:	4620      	mov	r0, r4
 800ddf8:	bfb8      	it	lt
 800ddfa:	f1ca 0a00 	rsblt	sl, sl, #0
 800ddfe:	f7f2 f9ab 	bl	8000158 <__aeabi_dsub>
 800de02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800de06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de0a:	2400      	movs	r4, #0
 800de0c:	4642      	mov	r2, r8
 800de0e:	464b      	mov	r3, r9
 800de10:	f7f2 f9a4 	bl	800015c <__adddf3>
 800de14:	a37a      	add	r3, pc, #488	; (adr r3, 800e000 <__ieee754_pow+0x9d0>)
 800de16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1a:	4620      	mov	r0, r4
 800de1c:	460d      	mov	r5, r1
 800de1e:	f7f2 fb53 	bl	80004c8 <__aeabi_dmul>
 800de22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800de26:	4606      	mov	r6, r0
 800de28:	460f      	mov	r7, r1
 800de2a:	4620      	mov	r0, r4
 800de2c:	4629      	mov	r1, r5
 800de2e:	f7f2 f993 	bl	8000158 <__aeabi_dsub>
 800de32:	4602      	mov	r2, r0
 800de34:	460b      	mov	r3, r1
 800de36:	4640      	mov	r0, r8
 800de38:	4649      	mov	r1, r9
 800de3a:	f7f2 f98d 	bl	8000158 <__aeabi_dsub>
 800de3e:	a372      	add	r3, pc, #456	; (adr r3, 800e008 <__ieee754_pow+0x9d8>)
 800de40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de44:	f7f2 fb40 	bl	80004c8 <__aeabi_dmul>
 800de48:	a371      	add	r3, pc, #452	; (adr r3, 800e010 <__ieee754_pow+0x9e0>)
 800de4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4e:	4680      	mov	r8, r0
 800de50:	4689      	mov	r9, r1
 800de52:	4620      	mov	r0, r4
 800de54:	4629      	mov	r1, r5
 800de56:	f7f2 fb37 	bl	80004c8 <__aeabi_dmul>
 800de5a:	4602      	mov	r2, r0
 800de5c:	460b      	mov	r3, r1
 800de5e:	4640      	mov	r0, r8
 800de60:	4649      	mov	r1, r9
 800de62:	f7f2 f97b 	bl	800015c <__adddf3>
 800de66:	4604      	mov	r4, r0
 800de68:	460d      	mov	r5, r1
 800de6a:	4602      	mov	r2, r0
 800de6c:	460b      	mov	r3, r1
 800de6e:	4630      	mov	r0, r6
 800de70:	4639      	mov	r1, r7
 800de72:	f7f2 f973 	bl	800015c <__adddf3>
 800de76:	4632      	mov	r2, r6
 800de78:	463b      	mov	r3, r7
 800de7a:	4680      	mov	r8, r0
 800de7c:	4689      	mov	r9, r1
 800de7e:	f7f2 f96b 	bl	8000158 <__aeabi_dsub>
 800de82:	4602      	mov	r2, r0
 800de84:	460b      	mov	r3, r1
 800de86:	4620      	mov	r0, r4
 800de88:	4629      	mov	r1, r5
 800de8a:	f7f2 f965 	bl	8000158 <__aeabi_dsub>
 800de8e:	4642      	mov	r2, r8
 800de90:	4606      	mov	r6, r0
 800de92:	460f      	mov	r7, r1
 800de94:	464b      	mov	r3, r9
 800de96:	4640      	mov	r0, r8
 800de98:	4649      	mov	r1, r9
 800de9a:	f7f2 fb15 	bl	80004c8 <__aeabi_dmul>
 800de9e:	a35e      	add	r3, pc, #376	; (adr r3, 800e018 <__ieee754_pow+0x9e8>)
 800dea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea4:	4604      	mov	r4, r0
 800dea6:	460d      	mov	r5, r1
 800dea8:	f7f2 fb0e 	bl	80004c8 <__aeabi_dmul>
 800deac:	a35c      	add	r3, pc, #368	; (adr r3, 800e020 <__ieee754_pow+0x9f0>)
 800deae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb2:	f7f2 f951 	bl	8000158 <__aeabi_dsub>
 800deb6:	4622      	mov	r2, r4
 800deb8:	462b      	mov	r3, r5
 800deba:	f7f2 fb05 	bl	80004c8 <__aeabi_dmul>
 800debe:	a35a      	add	r3, pc, #360	; (adr r3, 800e028 <__ieee754_pow+0x9f8>)
 800dec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec4:	f7f2 f94a 	bl	800015c <__adddf3>
 800dec8:	4622      	mov	r2, r4
 800deca:	462b      	mov	r3, r5
 800decc:	f7f2 fafc 	bl	80004c8 <__aeabi_dmul>
 800ded0:	a357      	add	r3, pc, #348	; (adr r3, 800e030 <__ieee754_pow+0xa00>)
 800ded2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded6:	f7f2 f93f 	bl	8000158 <__aeabi_dsub>
 800deda:	4622      	mov	r2, r4
 800dedc:	462b      	mov	r3, r5
 800dede:	f7f2 faf3 	bl	80004c8 <__aeabi_dmul>
 800dee2:	a355      	add	r3, pc, #340	; (adr r3, 800e038 <__ieee754_pow+0xa08>)
 800dee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee8:	f7f2 f938 	bl	800015c <__adddf3>
 800deec:	4622      	mov	r2, r4
 800deee:	462b      	mov	r3, r5
 800def0:	f7f2 faea 	bl	80004c8 <__aeabi_dmul>
 800def4:	4602      	mov	r2, r0
 800def6:	460b      	mov	r3, r1
 800def8:	4640      	mov	r0, r8
 800defa:	4649      	mov	r1, r9
 800defc:	f7f2 f92c 	bl	8000158 <__aeabi_dsub>
 800df00:	4604      	mov	r4, r0
 800df02:	460d      	mov	r5, r1
 800df04:	4602      	mov	r2, r0
 800df06:	460b      	mov	r3, r1
 800df08:	4640      	mov	r0, r8
 800df0a:	4649      	mov	r1, r9
 800df0c:	f7f2 fadc 	bl	80004c8 <__aeabi_dmul>
 800df10:	2200      	movs	r2, #0
 800df12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800df1a:	4620      	mov	r0, r4
 800df1c:	4629      	mov	r1, r5
 800df1e:	f7f2 f91b 	bl	8000158 <__aeabi_dsub>
 800df22:	4602      	mov	r2, r0
 800df24:	460b      	mov	r3, r1
 800df26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df2a:	f7f2 fbf7 	bl	800071c <__aeabi_ddiv>
 800df2e:	4632      	mov	r2, r6
 800df30:	4604      	mov	r4, r0
 800df32:	460d      	mov	r5, r1
 800df34:	463b      	mov	r3, r7
 800df36:	4640      	mov	r0, r8
 800df38:	4649      	mov	r1, r9
 800df3a:	f7f2 fac5 	bl	80004c8 <__aeabi_dmul>
 800df3e:	4632      	mov	r2, r6
 800df40:	463b      	mov	r3, r7
 800df42:	f7f2 f90b 	bl	800015c <__adddf3>
 800df46:	4602      	mov	r2, r0
 800df48:	460b      	mov	r3, r1
 800df4a:	4620      	mov	r0, r4
 800df4c:	4629      	mov	r1, r5
 800df4e:	f7f2 f903 	bl	8000158 <__aeabi_dsub>
 800df52:	4642      	mov	r2, r8
 800df54:	464b      	mov	r3, r9
 800df56:	f7f2 f8ff 	bl	8000158 <__aeabi_dsub>
 800df5a:	4602      	mov	r2, r0
 800df5c:	460b      	mov	r3, r1
 800df5e:	2000      	movs	r0, #0
 800df60:	493b      	ldr	r1, [pc, #236]	; (800e050 <__ieee754_pow+0xa20>)
 800df62:	f7f2 f8f9 	bl	8000158 <__aeabi_dsub>
 800df66:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800df6a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800df6e:	da2b      	bge.n	800dfc8 <__ieee754_pow+0x998>
 800df70:	4652      	mov	r2, sl
 800df72:	f001 f8e1 	bl	800f138 <scalbn>
 800df76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df7a:	f7ff bbf2 	b.w	800d762 <__ieee754_pow+0x132>
 800df7e:	4b35      	ldr	r3, [pc, #212]	; (800e054 <__ieee754_pow+0xa24>)
 800df80:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800df84:	429f      	cmp	r7, r3
 800df86:	f77f af13 	ble.w	800ddb0 <__ieee754_pow+0x780>
 800df8a:	4b33      	ldr	r3, [pc, #204]	; (800e058 <__ieee754_pow+0xa28>)
 800df8c:	440b      	add	r3, r1
 800df8e:	4303      	orrs	r3, r0
 800df90:	d00b      	beq.n	800dfaa <__ieee754_pow+0x97a>
 800df92:	a32b      	add	r3, pc, #172	; (adr r3, 800e040 <__ieee754_pow+0xa10>)
 800df94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df98:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df9c:	f7f2 fa94 	bl	80004c8 <__aeabi_dmul>
 800dfa0:	a327      	add	r3, pc, #156	; (adr r3, 800e040 <__ieee754_pow+0xa10>)
 800dfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfa6:	f7ff bbdc 	b.w	800d762 <__ieee754_pow+0x132>
 800dfaa:	4622      	mov	r2, r4
 800dfac:	462b      	mov	r3, r5
 800dfae:	f7f2 f8d3 	bl	8000158 <__aeabi_dsub>
 800dfb2:	4642      	mov	r2, r8
 800dfb4:	464b      	mov	r3, r9
 800dfb6:	f7f2 fd0d 	bl	80009d4 <__aeabi_dcmpge>
 800dfba:	2800      	cmp	r0, #0
 800dfbc:	f43f aef8 	beq.w	800ddb0 <__ieee754_pow+0x780>
 800dfc0:	e7e7      	b.n	800df92 <__ieee754_pow+0x962>
 800dfc2:	f04f 0a00 	mov.w	sl, #0
 800dfc6:	e71e      	b.n	800de06 <__ieee754_pow+0x7d6>
 800dfc8:	4621      	mov	r1, r4
 800dfca:	e7d4      	b.n	800df76 <__ieee754_pow+0x946>
 800dfcc:	f04f 0b00 	mov.w	fp, #0
 800dfd0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e050 <__ieee754_pow+0xa20>
 800dfd4:	f7ff bbb0 	b.w	800d738 <__ieee754_pow+0x108>
 800dfd8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800dfdc:	f7ff bbac 	b.w	800d738 <__ieee754_pow+0x108>
 800dfe0:	4638      	mov	r0, r7
 800dfe2:	4641      	mov	r1, r8
 800dfe4:	f7ff bbbf 	b.w	800d766 <__ieee754_pow+0x136>
 800dfe8:	9200      	str	r2, [sp, #0]
 800dfea:	f7ff bb7f 	b.w	800d6ec <__ieee754_pow+0xbc>
 800dfee:	2300      	movs	r3, #0
 800dff0:	f7ff bb69 	b.w	800d6c6 <__ieee754_pow+0x96>
 800dff4:	f3af 8000 	nop.w
 800dff8:	652b82fe 	.word	0x652b82fe
 800dffc:	3c971547 	.word	0x3c971547
 800e000:	00000000 	.word	0x00000000
 800e004:	3fe62e43 	.word	0x3fe62e43
 800e008:	fefa39ef 	.word	0xfefa39ef
 800e00c:	3fe62e42 	.word	0x3fe62e42
 800e010:	0ca86c39 	.word	0x0ca86c39
 800e014:	be205c61 	.word	0xbe205c61
 800e018:	72bea4d0 	.word	0x72bea4d0
 800e01c:	3e663769 	.word	0x3e663769
 800e020:	c5d26bf1 	.word	0xc5d26bf1
 800e024:	3ebbbd41 	.word	0x3ebbbd41
 800e028:	af25de2c 	.word	0xaf25de2c
 800e02c:	3f11566a 	.word	0x3f11566a
 800e030:	16bebd93 	.word	0x16bebd93
 800e034:	3f66c16c 	.word	0x3f66c16c
 800e038:	5555553e 	.word	0x5555553e
 800e03c:	3fc55555 	.word	0x3fc55555
 800e040:	c2f8f359 	.word	0xc2f8f359
 800e044:	01a56e1f 	.word	0x01a56e1f
 800e048:	3fe00000 	.word	0x3fe00000
 800e04c:	000fffff 	.word	0x000fffff
 800e050:	3ff00000 	.word	0x3ff00000
 800e054:	4090cbff 	.word	0x4090cbff
 800e058:	3f6f3400 	.word	0x3f6f3400

0800e05c <__ieee754_sqrt>:
 800e05c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800e1b0 <__ieee754_sqrt+0x154>
 800e060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e064:	ea3c 0c01 	bics.w	ip, ip, r1
 800e068:	460b      	mov	r3, r1
 800e06a:	4606      	mov	r6, r0
 800e06c:	460d      	mov	r5, r1
 800e06e:	460a      	mov	r2, r1
 800e070:	4607      	mov	r7, r0
 800e072:	4604      	mov	r4, r0
 800e074:	d10e      	bne.n	800e094 <__ieee754_sqrt+0x38>
 800e076:	4602      	mov	r2, r0
 800e078:	f7f2 fa26 	bl	80004c8 <__aeabi_dmul>
 800e07c:	4602      	mov	r2, r0
 800e07e:	460b      	mov	r3, r1
 800e080:	4630      	mov	r0, r6
 800e082:	4629      	mov	r1, r5
 800e084:	f7f2 f86a 	bl	800015c <__adddf3>
 800e088:	4606      	mov	r6, r0
 800e08a:	460d      	mov	r5, r1
 800e08c:	4630      	mov	r0, r6
 800e08e:	4629      	mov	r1, r5
 800e090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e094:	2900      	cmp	r1, #0
 800e096:	dc0d      	bgt.n	800e0b4 <__ieee754_sqrt+0x58>
 800e098:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800e09c:	ea5c 0707 	orrs.w	r7, ip, r7
 800e0a0:	d0f4      	beq.n	800e08c <__ieee754_sqrt+0x30>
 800e0a2:	b139      	cbz	r1, 800e0b4 <__ieee754_sqrt+0x58>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	f7f2 f857 	bl	8000158 <__aeabi_dsub>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	460b      	mov	r3, r1
 800e0ae:	f7f2 fb35 	bl	800071c <__aeabi_ddiv>
 800e0b2:	e7e9      	b.n	800e088 <__ieee754_sqrt+0x2c>
 800e0b4:	1512      	asrs	r2, r2, #20
 800e0b6:	d074      	beq.n	800e1a2 <__ieee754_sqrt+0x146>
 800e0b8:	2000      	movs	r0, #0
 800e0ba:	07d5      	lsls	r5, r2, #31
 800e0bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0c0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800e0c4:	bf5e      	ittt	pl
 800e0c6:	0fe3      	lsrpl	r3, r4, #31
 800e0c8:	0064      	lslpl	r4, r4, #1
 800e0ca:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800e0ce:	0fe3      	lsrs	r3, r4, #31
 800e0d0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800e0d4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800e0d8:	2516      	movs	r5, #22
 800e0da:	4601      	mov	r1, r0
 800e0dc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e0e0:	1076      	asrs	r6, r6, #1
 800e0e2:	0064      	lsls	r4, r4, #1
 800e0e4:	188f      	adds	r7, r1, r2
 800e0e6:	429f      	cmp	r7, r3
 800e0e8:	bfde      	ittt	le
 800e0ea:	1bdb      	suble	r3, r3, r7
 800e0ec:	18b9      	addle	r1, r7, r2
 800e0ee:	1880      	addle	r0, r0, r2
 800e0f0:	005b      	lsls	r3, r3, #1
 800e0f2:	3d01      	subs	r5, #1
 800e0f4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800e0f8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e0fc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e100:	d1f0      	bne.n	800e0e4 <__ieee754_sqrt+0x88>
 800e102:	462a      	mov	r2, r5
 800e104:	f04f 0e20 	mov.w	lr, #32
 800e108:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800e10c:	428b      	cmp	r3, r1
 800e10e:	eb07 0c05 	add.w	ip, r7, r5
 800e112:	dc02      	bgt.n	800e11a <__ieee754_sqrt+0xbe>
 800e114:	d113      	bne.n	800e13e <__ieee754_sqrt+0xe2>
 800e116:	45a4      	cmp	ip, r4
 800e118:	d811      	bhi.n	800e13e <__ieee754_sqrt+0xe2>
 800e11a:	f1bc 0f00 	cmp.w	ip, #0
 800e11e:	eb0c 0507 	add.w	r5, ip, r7
 800e122:	da43      	bge.n	800e1ac <__ieee754_sqrt+0x150>
 800e124:	2d00      	cmp	r5, #0
 800e126:	db41      	blt.n	800e1ac <__ieee754_sqrt+0x150>
 800e128:	f101 0801 	add.w	r8, r1, #1
 800e12c:	1a5b      	subs	r3, r3, r1
 800e12e:	4641      	mov	r1, r8
 800e130:	45a4      	cmp	ip, r4
 800e132:	bf88      	it	hi
 800e134:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e138:	eba4 040c 	sub.w	r4, r4, ip
 800e13c:	443a      	add	r2, r7
 800e13e:	005b      	lsls	r3, r3, #1
 800e140:	f1be 0e01 	subs.w	lr, lr, #1
 800e144:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800e148:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800e14c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800e150:	d1dc      	bne.n	800e10c <__ieee754_sqrt+0xb0>
 800e152:	4323      	orrs	r3, r4
 800e154:	d006      	beq.n	800e164 <__ieee754_sqrt+0x108>
 800e156:	1c54      	adds	r4, r2, #1
 800e158:	bf0b      	itete	eq
 800e15a:	4672      	moveq	r2, lr
 800e15c:	3201      	addne	r2, #1
 800e15e:	3001      	addeq	r0, #1
 800e160:	f022 0201 	bicne.w	r2, r2, #1
 800e164:	1043      	asrs	r3, r0, #1
 800e166:	07c1      	lsls	r1, r0, #31
 800e168:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e16c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e170:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e174:	bf48      	it	mi
 800e176:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e17a:	4610      	mov	r0, r2
 800e17c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800e180:	e782      	b.n	800e088 <__ieee754_sqrt+0x2c>
 800e182:	0ae3      	lsrs	r3, r4, #11
 800e184:	3915      	subs	r1, #21
 800e186:	0564      	lsls	r4, r4, #21
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d0fa      	beq.n	800e182 <__ieee754_sqrt+0x126>
 800e18c:	02de      	lsls	r6, r3, #11
 800e18e:	d50a      	bpl.n	800e1a6 <__ieee754_sqrt+0x14a>
 800e190:	f1c2 0020 	rsb	r0, r2, #32
 800e194:	fa24 f000 	lsr.w	r0, r4, r0
 800e198:	1e55      	subs	r5, r2, #1
 800e19a:	4094      	lsls	r4, r2
 800e19c:	4303      	orrs	r3, r0
 800e19e:	1b4a      	subs	r2, r1, r5
 800e1a0:	e78a      	b.n	800e0b8 <__ieee754_sqrt+0x5c>
 800e1a2:	4611      	mov	r1, r2
 800e1a4:	e7f0      	b.n	800e188 <__ieee754_sqrt+0x12c>
 800e1a6:	005b      	lsls	r3, r3, #1
 800e1a8:	3201      	adds	r2, #1
 800e1aa:	e7ef      	b.n	800e18c <__ieee754_sqrt+0x130>
 800e1ac:	4688      	mov	r8, r1
 800e1ae:	e7bd      	b.n	800e12c <__ieee754_sqrt+0xd0>
 800e1b0:	7ff00000 	.word	0x7ff00000

0800e1b4 <__ieee754_asinf>:
 800e1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1b8:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 800e1bc:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800e1c0:	4604      	mov	r4, r0
 800e1c2:	4605      	mov	r5, r0
 800e1c4:	d10c      	bne.n	800e1e0 <__ieee754_asinf+0x2c>
 800e1c6:	498d      	ldr	r1, [pc, #564]	; (800e3fc <__ieee754_asinf+0x248>)
 800e1c8:	f7f2 fdb4 	bl	8000d34 <__aeabi_fmul>
 800e1cc:	498c      	ldr	r1, [pc, #560]	; (800e400 <__ieee754_asinf+0x24c>)
 800e1ce:	4605      	mov	r5, r0
 800e1d0:	4620      	mov	r0, r4
 800e1d2:	f7f2 fdaf 	bl	8000d34 <__aeabi_fmul>
 800e1d6:	4601      	mov	r1, r0
 800e1d8:	4628      	mov	r0, r5
 800e1da:	f7f2 fca3 	bl	8000b24 <__addsf3>
 800e1de:	e006      	b.n	800e1ee <__ieee754_asinf+0x3a>
 800e1e0:	dd07      	ble.n	800e1f2 <__ieee754_asinf+0x3e>
 800e1e2:	4601      	mov	r1, r0
 800e1e4:	f7f2 fc9c 	bl	8000b20 <__aeabi_fsub>
 800e1e8:	4601      	mov	r1, r0
 800e1ea:	f7f2 fe57 	bl	8000e9c <__aeabi_fdiv>
 800e1ee:	4604      	mov	r4, r0
 800e1f0:	e00e      	b.n	800e210 <__ieee754_asinf+0x5c>
 800e1f2:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 800e1f6:	da58      	bge.n	800e2aa <__ieee754_asinf+0xf6>
 800e1f8:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 800e1fc:	da0b      	bge.n	800e216 <__ieee754_asinf+0x62>
 800e1fe:	4981      	ldr	r1, [pc, #516]	; (800e404 <__ieee754_asinf+0x250>)
 800e200:	f7f2 fc90 	bl	8000b24 <__addsf3>
 800e204:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e208:	f7f2 ff50 	bl	80010ac <__aeabi_fcmpgt>
 800e20c:	2800      	cmp	r0, #0
 800e20e:	d04c      	beq.n	800e2aa <__ieee754_asinf+0xf6>
 800e210:	4620      	mov	r0, r4
 800e212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e216:	4601      	mov	r1, r0
 800e218:	f7f2 fd8c 	bl	8000d34 <__aeabi_fmul>
 800e21c:	4605      	mov	r5, r0
 800e21e:	497a      	ldr	r1, [pc, #488]	; (800e408 <__ieee754_asinf+0x254>)
 800e220:	f7f2 fd88 	bl	8000d34 <__aeabi_fmul>
 800e224:	4979      	ldr	r1, [pc, #484]	; (800e40c <__ieee754_asinf+0x258>)
 800e226:	f7f2 fc7d 	bl	8000b24 <__addsf3>
 800e22a:	4629      	mov	r1, r5
 800e22c:	f7f2 fd82 	bl	8000d34 <__aeabi_fmul>
 800e230:	4977      	ldr	r1, [pc, #476]	; (800e410 <__ieee754_asinf+0x25c>)
 800e232:	f7f2 fc75 	bl	8000b20 <__aeabi_fsub>
 800e236:	4629      	mov	r1, r5
 800e238:	f7f2 fd7c 	bl	8000d34 <__aeabi_fmul>
 800e23c:	4975      	ldr	r1, [pc, #468]	; (800e414 <__ieee754_asinf+0x260>)
 800e23e:	f7f2 fc71 	bl	8000b24 <__addsf3>
 800e242:	4629      	mov	r1, r5
 800e244:	f7f2 fd76 	bl	8000d34 <__aeabi_fmul>
 800e248:	4973      	ldr	r1, [pc, #460]	; (800e418 <__ieee754_asinf+0x264>)
 800e24a:	f7f2 fc69 	bl	8000b20 <__aeabi_fsub>
 800e24e:	4629      	mov	r1, r5
 800e250:	f7f2 fd70 	bl	8000d34 <__aeabi_fmul>
 800e254:	4971      	ldr	r1, [pc, #452]	; (800e41c <__ieee754_asinf+0x268>)
 800e256:	f7f2 fc65 	bl	8000b24 <__addsf3>
 800e25a:	4629      	mov	r1, r5
 800e25c:	f7f2 fd6a 	bl	8000d34 <__aeabi_fmul>
 800e260:	496f      	ldr	r1, [pc, #444]	; (800e420 <__ieee754_asinf+0x26c>)
 800e262:	4606      	mov	r6, r0
 800e264:	4628      	mov	r0, r5
 800e266:	f7f2 fd65 	bl	8000d34 <__aeabi_fmul>
 800e26a:	496e      	ldr	r1, [pc, #440]	; (800e424 <__ieee754_asinf+0x270>)
 800e26c:	f7f2 fc58 	bl	8000b20 <__aeabi_fsub>
 800e270:	4629      	mov	r1, r5
 800e272:	f7f2 fd5f 	bl	8000d34 <__aeabi_fmul>
 800e276:	496c      	ldr	r1, [pc, #432]	; (800e428 <__ieee754_asinf+0x274>)
 800e278:	f7f2 fc54 	bl	8000b24 <__addsf3>
 800e27c:	4629      	mov	r1, r5
 800e27e:	f7f2 fd59 	bl	8000d34 <__aeabi_fmul>
 800e282:	496a      	ldr	r1, [pc, #424]	; (800e42c <__ieee754_asinf+0x278>)
 800e284:	f7f2 fc4c 	bl	8000b20 <__aeabi_fsub>
 800e288:	4629      	mov	r1, r5
 800e28a:	f7f2 fd53 	bl	8000d34 <__aeabi_fmul>
 800e28e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e292:	f7f2 fc47 	bl	8000b24 <__addsf3>
 800e296:	4601      	mov	r1, r0
 800e298:	4630      	mov	r0, r6
 800e29a:	f7f2 fdff 	bl	8000e9c <__aeabi_fdiv>
 800e29e:	4621      	mov	r1, r4
 800e2a0:	f7f2 fd48 	bl	8000d34 <__aeabi_fmul>
 800e2a4:	4601      	mov	r1, r0
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	e797      	b.n	800e1da <__ieee754_asinf+0x26>
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	f001 f8d6 	bl	800f45c <fabsf>
 800e2b0:	4601      	mov	r1, r0
 800e2b2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e2b6:	f7f2 fc33 	bl	8000b20 <__aeabi_fsub>
 800e2ba:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e2be:	f7f2 fd39 	bl	8000d34 <__aeabi_fmul>
 800e2c2:	4606      	mov	r6, r0
 800e2c4:	4950      	ldr	r1, [pc, #320]	; (800e408 <__ieee754_asinf+0x254>)
 800e2c6:	f7f2 fd35 	bl	8000d34 <__aeabi_fmul>
 800e2ca:	4950      	ldr	r1, [pc, #320]	; (800e40c <__ieee754_asinf+0x258>)
 800e2cc:	f7f2 fc2a 	bl	8000b24 <__addsf3>
 800e2d0:	4631      	mov	r1, r6
 800e2d2:	f7f2 fd2f 	bl	8000d34 <__aeabi_fmul>
 800e2d6:	494e      	ldr	r1, [pc, #312]	; (800e410 <__ieee754_asinf+0x25c>)
 800e2d8:	f7f2 fc22 	bl	8000b20 <__aeabi_fsub>
 800e2dc:	4631      	mov	r1, r6
 800e2de:	f7f2 fd29 	bl	8000d34 <__aeabi_fmul>
 800e2e2:	494c      	ldr	r1, [pc, #304]	; (800e414 <__ieee754_asinf+0x260>)
 800e2e4:	f7f2 fc1e 	bl	8000b24 <__addsf3>
 800e2e8:	4631      	mov	r1, r6
 800e2ea:	f7f2 fd23 	bl	8000d34 <__aeabi_fmul>
 800e2ee:	494a      	ldr	r1, [pc, #296]	; (800e418 <__ieee754_asinf+0x264>)
 800e2f0:	f7f2 fc16 	bl	8000b20 <__aeabi_fsub>
 800e2f4:	4631      	mov	r1, r6
 800e2f6:	f7f2 fd1d 	bl	8000d34 <__aeabi_fmul>
 800e2fa:	4948      	ldr	r1, [pc, #288]	; (800e41c <__ieee754_asinf+0x268>)
 800e2fc:	f7f2 fc12 	bl	8000b24 <__addsf3>
 800e300:	4631      	mov	r1, r6
 800e302:	f7f2 fd17 	bl	8000d34 <__aeabi_fmul>
 800e306:	4946      	ldr	r1, [pc, #280]	; (800e420 <__ieee754_asinf+0x26c>)
 800e308:	4681      	mov	r9, r0
 800e30a:	4630      	mov	r0, r6
 800e30c:	f7f2 fd12 	bl	8000d34 <__aeabi_fmul>
 800e310:	4944      	ldr	r1, [pc, #272]	; (800e424 <__ieee754_asinf+0x270>)
 800e312:	f7f2 fc05 	bl	8000b20 <__aeabi_fsub>
 800e316:	4631      	mov	r1, r6
 800e318:	f7f2 fd0c 	bl	8000d34 <__aeabi_fmul>
 800e31c:	4942      	ldr	r1, [pc, #264]	; (800e428 <__ieee754_asinf+0x274>)
 800e31e:	f7f2 fc01 	bl	8000b24 <__addsf3>
 800e322:	4631      	mov	r1, r6
 800e324:	f7f2 fd06 	bl	8000d34 <__aeabi_fmul>
 800e328:	4940      	ldr	r1, [pc, #256]	; (800e42c <__ieee754_asinf+0x278>)
 800e32a:	f7f2 fbf9 	bl	8000b20 <__aeabi_fsub>
 800e32e:	4631      	mov	r1, r6
 800e330:	f7f2 fd00 	bl	8000d34 <__aeabi_fmul>
 800e334:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800e338:	f7f2 fbf4 	bl	8000b24 <__addsf3>
 800e33c:	4682      	mov	sl, r0
 800e33e:	4630      	mov	r0, r6
 800e340:	f000 fa60 	bl	800e804 <__ieee754_sqrtf>
 800e344:	4b3a      	ldr	r3, [pc, #232]	; (800e430 <__ieee754_asinf+0x27c>)
 800e346:	4607      	mov	r7, r0
 800e348:	4598      	cmp	r8, r3
 800e34a:	dd1a      	ble.n	800e382 <__ieee754_asinf+0x1ce>
 800e34c:	4651      	mov	r1, sl
 800e34e:	4648      	mov	r0, r9
 800e350:	f7f2 fda4 	bl	8000e9c <__aeabi_fdiv>
 800e354:	4639      	mov	r1, r7
 800e356:	f7f2 fced 	bl	8000d34 <__aeabi_fmul>
 800e35a:	4639      	mov	r1, r7
 800e35c:	f7f2 fbe2 	bl	8000b24 <__addsf3>
 800e360:	4601      	mov	r1, r0
 800e362:	f7f2 fbdf 	bl	8000b24 <__addsf3>
 800e366:	4933      	ldr	r1, [pc, #204]	; (800e434 <__ieee754_asinf+0x280>)
 800e368:	f7f2 fbdc 	bl	8000b24 <__addsf3>
 800e36c:	4601      	mov	r1, r0
 800e36e:	4823      	ldr	r0, [pc, #140]	; (800e3fc <__ieee754_asinf+0x248>)
 800e370:	f7f2 fbd6 	bl	8000b20 <__aeabi_fsub>
 800e374:	2d00      	cmp	r5, #0
 800e376:	4604      	mov	r4, r0
 800e378:	f73f af4a 	bgt.w	800e210 <__ieee754_asinf+0x5c>
 800e37c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e380:	e735      	b.n	800e1ee <__ieee754_asinf+0x3a>
 800e382:	4601      	mov	r1, r0
 800e384:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 800e388:	f7f2 fbcc 	bl	8000b24 <__addsf3>
 800e38c:	4651      	mov	r1, sl
 800e38e:	4604      	mov	r4, r0
 800e390:	4648      	mov	r0, r9
 800e392:	f7f2 fd83 	bl	8000e9c <__aeabi_fdiv>
 800e396:	4601      	mov	r1, r0
 800e398:	4620      	mov	r0, r4
 800e39a:	f7f2 fccb 	bl	8000d34 <__aeabi_fmul>
 800e39e:	f028 080f 	bic.w	r8, r8, #15
 800e3a2:	4681      	mov	r9, r0
 800e3a4:	4641      	mov	r1, r8
 800e3a6:	4640      	mov	r0, r8
 800e3a8:	f7f2 fcc4 	bl	8000d34 <__aeabi_fmul>
 800e3ac:	4601      	mov	r1, r0
 800e3ae:	4630      	mov	r0, r6
 800e3b0:	f7f2 fbb6 	bl	8000b20 <__aeabi_fsub>
 800e3b4:	4641      	mov	r1, r8
 800e3b6:	4604      	mov	r4, r0
 800e3b8:	4638      	mov	r0, r7
 800e3ba:	f7f2 fbb3 	bl	8000b24 <__addsf3>
 800e3be:	4601      	mov	r1, r0
 800e3c0:	4620      	mov	r0, r4
 800e3c2:	f7f2 fd6b 	bl	8000e9c <__aeabi_fdiv>
 800e3c6:	4601      	mov	r1, r0
 800e3c8:	f7f2 fbac 	bl	8000b24 <__addsf3>
 800e3cc:	4601      	mov	r1, r0
 800e3ce:	480c      	ldr	r0, [pc, #48]	; (800e400 <__ieee754_asinf+0x24c>)
 800e3d0:	f7f2 fba6 	bl	8000b20 <__aeabi_fsub>
 800e3d4:	4601      	mov	r1, r0
 800e3d6:	4648      	mov	r0, r9
 800e3d8:	f7f2 fba2 	bl	8000b20 <__aeabi_fsub>
 800e3dc:	4641      	mov	r1, r8
 800e3de:	4604      	mov	r4, r0
 800e3e0:	4640      	mov	r0, r8
 800e3e2:	f7f2 fb9f 	bl	8000b24 <__addsf3>
 800e3e6:	4601      	mov	r1, r0
 800e3e8:	4813      	ldr	r0, [pc, #76]	; (800e438 <__ieee754_asinf+0x284>)
 800e3ea:	f7f2 fb99 	bl	8000b20 <__aeabi_fsub>
 800e3ee:	4601      	mov	r1, r0
 800e3f0:	4620      	mov	r0, r4
 800e3f2:	f7f2 fb95 	bl	8000b20 <__aeabi_fsub>
 800e3f6:	4601      	mov	r1, r0
 800e3f8:	480f      	ldr	r0, [pc, #60]	; (800e438 <__ieee754_asinf+0x284>)
 800e3fa:	e7b9      	b.n	800e370 <__ieee754_asinf+0x1bc>
 800e3fc:	3fc90fdb 	.word	0x3fc90fdb
 800e400:	b33bbd2e 	.word	0xb33bbd2e
 800e404:	7149f2ca 	.word	0x7149f2ca
 800e408:	3811ef08 	.word	0x3811ef08
 800e40c:	3a4f7f04 	.word	0x3a4f7f04
 800e410:	3d241146 	.word	0x3d241146
 800e414:	3e4e0aa8 	.word	0x3e4e0aa8
 800e418:	3ea6b090 	.word	0x3ea6b090
 800e41c:	3e2aaaab 	.word	0x3e2aaaab
 800e420:	3d9dc62e 	.word	0x3d9dc62e
 800e424:	3f303361 	.word	0x3f303361
 800e428:	4001572d 	.word	0x4001572d
 800e42c:	4019d139 	.word	0x4019d139
 800e430:	3f799999 	.word	0x3f799999
 800e434:	333bbd2e 	.word	0x333bbd2e
 800e438:	3f490fdb 	.word	0x3f490fdb

0800e43c <__ieee754_atan2f>:
 800e43c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e43e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e442:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e446:	4603      	mov	r3, r0
 800e448:	dc05      	bgt.n	800e456 <__ieee754_atan2f+0x1a>
 800e44a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800e44e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e452:	4607      	mov	r7, r0
 800e454:	dd04      	ble.n	800e460 <__ieee754_atan2f+0x24>
 800e456:	4618      	mov	r0, r3
 800e458:	f7f2 fb64 	bl	8000b24 <__addsf3>
 800e45c:	4603      	mov	r3, r0
 800e45e:	e011      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e460:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800e464:	d103      	bne.n	800e46e <__ieee754_atan2f+0x32>
 800e466:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e46a:	f000 beeb 	b.w	800f244 <atanf>
 800e46e:	178c      	asrs	r4, r1, #30
 800e470:	f004 0402 	and.w	r4, r4, #2
 800e474:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e478:	b932      	cbnz	r2, 800e488 <__ieee754_atan2f+0x4c>
 800e47a:	2c02      	cmp	r4, #2
 800e47c:	d04c      	beq.n	800e518 <__ieee754_atan2f+0xdc>
 800e47e:	2c03      	cmp	r4, #3
 800e480:	d100      	bne.n	800e484 <__ieee754_atan2f+0x48>
 800e482:	4b29      	ldr	r3, [pc, #164]	; (800e528 <__ieee754_atan2f+0xec>)
 800e484:	4618      	mov	r0, r3
 800e486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e488:	b91e      	cbnz	r6, 800e492 <__ieee754_atan2f+0x56>
 800e48a:	2f00      	cmp	r7, #0
 800e48c:	da4a      	bge.n	800e524 <__ieee754_atan2f+0xe8>
 800e48e:	4b27      	ldr	r3, [pc, #156]	; (800e52c <__ieee754_atan2f+0xf0>)
 800e490:	e7f8      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e492:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e496:	d10e      	bne.n	800e4b6 <__ieee754_atan2f+0x7a>
 800e498:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e49c:	f104 34ff 	add.w	r4, r4, #4294967295
 800e4a0:	d105      	bne.n	800e4ae <__ieee754_atan2f+0x72>
 800e4a2:	2c02      	cmp	r4, #2
 800e4a4:	d83a      	bhi.n	800e51c <__ieee754_atan2f+0xe0>
 800e4a6:	4b22      	ldr	r3, [pc, #136]	; (800e530 <__ieee754_atan2f+0xf4>)
 800e4a8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e4ac:	e7ea      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e4ae:	2c02      	cmp	r4, #2
 800e4b0:	d836      	bhi.n	800e520 <__ieee754_atan2f+0xe4>
 800e4b2:	4b20      	ldr	r3, [pc, #128]	; (800e534 <__ieee754_atan2f+0xf8>)
 800e4b4:	e7f8      	b.n	800e4a8 <__ieee754_atan2f+0x6c>
 800e4b6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e4ba:	d0e6      	beq.n	800e48a <__ieee754_atan2f+0x4e>
 800e4bc:	1b92      	subs	r2, r2, r6
 800e4be:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 800e4c2:	ea4f 50e2 	mov.w	r0, r2, asr #23
 800e4c6:	da17      	bge.n	800e4f8 <__ieee754_atan2f+0xbc>
 800e4c8:	2900      	cmp	r1, #0
 800e4ca:	da01      	bge.n	800e4d0 <__ieee754_atan2f+0x94>
 800e4cc:	303c      	adds	r0, #60	; 0x3c
 800e4ce:	db15      	blt.n	800e4fc <__ieee754_atan2f+0xc0>
 800e4d0:	4618      	mov	r0, r3
 800e4d2:	f7f2 fce3 	bl	8000e9c <__aeabi_fdiv>
 800e4d6:	f000 ffc1 	bl	800f45c <fabsf>
 800e4da:	f000 feb3 	bl	800f244 <atanf>
 800e4de:	4603      	mov	r3, r0
 800e4e0:	2c01      	cmp	r4, #1
 800e4e2:	d00d      	beq.n	800e500 <__ieee754_atan2f+0xc4>
 800e4e4:	2c02      	cmp	r4, #2
 800e4e6:	d00e      	beq.n	800e506 <__ieee754_atan2f+0xca>
 800e4e8:	2c00      	cmp	r4, #0
 800e4ea:	d0cb      	beq.n	800e484 <__ieee754_atan2f+0x48>
 800e4ec:	4912      	ldr	r1, [pc, #72]	; (800e538 <__ieee754_atan2f+0xfc>)
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f7f2 fb18 	bl	8000b24 <__addsf3>
 800e4f4:	4911      	ldr	r1, [pc, #68]	; (800e53c <__ieee754_atan2f+0x100>)
 800e4f6:	e00c      	b.n	800e512 <__ieee754_atan2f+0xd6>
 800e4f8:	4b11      	ldr	r3, [pc, #68]	; (800e540 <__ieee754_atan2f+0x104>)
 800e4fa:	e7f1      	b.n	800e4e0 <__ieee754_atan2f+0xa4>
 800e4fc:	2300      	movs	r3, #0
 800e4fe:	e7ef      	b.n	800e4e0 <__ieee754_atan2f+0xa4>
 800e500:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e504:	e7be      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e506:	490c      	ldr	r1, [pc, #48]	; (800e538 <__ieee754_atan2f+0xfc>)
 800e508:	4618      	mov	r0, r3
 800e50a:	f7f2 fb0b 	bl	8000b24 <__addsf3>
 800e50e:	4601      	mov	r1, r0
 800e510:	480a      	ldr	r0, [pc, #40]	; (800e53c <__ieee754_atan2f+0x100>)
 800e512:	f7f2 fb05 	bl	8000b20 <__aeabi_fsub>
 800e516:	e7a1      	b.n	800e45c <__ieee754_atan2f+0x20>
 800e518:	4b08      	ldr	r3, [pc, #32]	; (800e53c <__ieee754_atan2f+0x100>)
 800e51a:	e7b3      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e51c:	4b09      	ldr	r3, [pc, #36]	; (800e544 <__ieee754_atan2f+0x108>)
 800e51e:	e7b1      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e520:	2300      	movs	r3, #0
 800e522:	e7af      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e524:	4b06      	ldr	r3, [pc, #24]	; (800e540 <__ieee754_atan2f+0x104>)
 800e526:	e7ad      	b.n	800e484 <__ieee754_atan2f+0x48>
 800e528:	c0490fdb 	.word	0xc0490fdb
 800e52c:	bfc90fdb 	.word	0xbfc90fdb
 800e530:	0800f930 	.word	0x0800f930
 800e534:	0800f93c 	.word	0x0800f93c
 800e538:	33bbbd2e 	.word	0x33bbbd2e
 800e53c:	40490fdb 	.word	0x40490fdb
 800e540:	3fc90fdb 	.word	0x3fc90fdb
 800e544:	3f490fdb 	.word	0x3f490fdb

0800e548 <__ieee754_rem_pio2f>:
 800e548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e54c:	4aa0      	ldr	r2, [pc, #640]	; (800e7d0 <__ieee754_rem_pio2f+0x288>)
 800e54e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800e552:	4296      	cmp	r6, r2
 800e554:	460c      	mov	r4, r1
 800e556:	4682      	mov	sl, r0
 800e558:	b087      	sub	sp, #28
 800e55a:	dc04      	bgt.n	800e566 <__ieee754_rem_pio2f+0x1e>
 800e55c:	2300      	movs	r3, #0
 800e55e:	6008      	str	r0, [r1, #0]
 800e560:	604b      	str	r3, [r1, #4]
 800e562:	2500      	movs	r5, #0
 800e564:	e01a      	b.n	800e59c <__ieee754_rem_pio2f+0x54>
 800e566:	4a9b      	ldr	r2, [pc, #620]	; (800e7d4 <__ieee754_rem_pio2f+0x28c>)
 800e568:	4296      	cmp	r6, r2
 800e56a:	dc4b      	bgt.n	800e604 <__ieee754_rem_pio2f+0xbc>
 800e56c:	2800      	cmp	r0, #0
 800e56e:	499a      	ldr	r1, [pc, #616]	; (800e7d8 <__ieee754_rem_pio2f+0x290>)
 800e570:	4f9a      	ldr	r7, [pc, #616]	; (800e7dc <__ieee754_rem_pio2f+0x294>)
 800e572:	f026 060f 	bic.w	r6, r6, #15
 800e576:	dd23      	ble.n	800e5c0 <__ieee754_rem_pio2f+0x78>
 800e578:	f7f2 fad2 	bl	8000b20 <__aeabi_fsub>
 800e57c:	42be      	cmp	r6, r7
 800e57e:	4605      	mov	r5, r0
 800e580:	d010      	beq.n	800e5a4 <__ieee754_rem_pio2f+0x5c>
 800e582:	4997      	ldr	r1, [pc, #604]	; (800e7e0 <__ieee754_rem_pio2f+0x298>)
 800e584:	f7f2 facc 	bl	8000b20 <__aeabi_fsub>
 800e588:	4601      	mov	r1, r0
 800e58a:	6020      	str	r0, [r4, #0]
 800e58c:	4628      	mov	r0, r5
 800e58e:	f7f2 fac7 	bl	8000b20 <__aeabi_fsub>
 800e592:	4993      	ldr	r1, [pc, #588]	; (800e7e0 <__ieee754_rem_pio2f+0x298>)
 800e594:	f7f2 fac4 	bl	8000b20 <__aeabi_fsub>
 800e598:	2501      	movs	r5, #1
 800e59a:	6060      	str	r0, [r4, #4]
 800e59c:	4628      	mov	r0, r5
 800e59e:	b007      	add	sp, #28
 800e5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a4:	498f      	ldr	r1, [pc, #572]	; (800e7e4 <__ieee754_rem_pio2f+0x29c>)
 800e5a6:	f7f2 fabb 	bl	8000b20 <__aeabi_fsub>
 800e5aa:	498f      	ldr	r1, [pc, #572]	; (800e7e8 <__ieee754_rem_pio2f+0x2a0>)
 800e5ac:	4605      	mov	r5, r0
 800e5ae:	f7f2 fab7 	bl	8000b20 <__aeabi_fsub>
 800e5b2:	4601      	mov	r1, r0
 800e5b4:	6020      	str	r0, [r4, #0]
 800e5b6:	4628      	mov	r0, r5
 800e5b8:	f7f2 fab2 	bl	8000b20 <__aeabi_fsub>
 800e5bc:	498a      	ldr	r1, [pc, #552]	; (800e7e8 <__ieee754_rem_pio2f+0x2a0>)
 800e5be:	e7e9      	b.n	800e594 <__ieee754_rem_pio2f+0x4c>
 800e5c0:	f7f2 fab0 	bl	8000b24 <__addsf3>
 800e5c4:	42be      	cmp	r6, r7
 800e5c6:	4605      	mov	r5, r0
 800e5c8:	d00e      	beq.n	800e5e8 <__ieee754_rem_pio2f+0xa0>
 800e5ca:	4985      	ldr	r1, [pc, #532]	; (800e7e0 <__ieee754_rem_pio2f+0x298>)
 800e5cc:	f7f2 faaa 	bl	8000b24 <__addsf3>
 800e5d0:	4601      	mov	r1, r0
 800e5d2:	6020      	str	r0, [r4, #0]
 800e5d4:	4628      	mov	r0, r5
 800e5d6:	f7f2 faa3 	bl	8000b20 <__aeabi_fsub>
 800e5da:	4981      	ldr	r1, [pc, #516]	; (800e7e0 <__ieee754_rem_pio2f+0x298>)
 800e5dc:	f7f2 faa2 	bl	8000b24 <__addsf3>
 800e5e0:	f04f 35ff 	mov.w	r5, #4294967295
 800e5e4:	6060      	str	r0, [r4, #4]
 800e5e6:	e7d9      	b.n	800e59c <__ieee754_rem_pio2f+0x54>
 800e5e8:	497e      	ldr	r1, [pc, #504]	; (800e7e4 <__ieee754_rem_pio2f+0x29c>)
 800e5ea:	f7f2 fa9b 	bl	8000b24 <__addsf3>
 800e5ee:	497e      	ldr	r1, [pc, #504]	; (800e7e8 <__ieee754_rem_pio2f+0x2a0>)
 800e5f0:	4605      	mov	r5, r0
 800e5f2:	f7f2 fa97 	bl	8000b24 <__addsf3>
 800e5f6:	4601      	mov	r1, r0
 800e5f8:	6020      	str	r0, [r4, #0]
 800e5fa:	4628      	mov	r0, r5
 800e5fc:	f7f2 fa90 	bl	8000b20 <__aeabi_fsub>
 800e600:	4979      	ldr	r1, [pc, #484]	; (800e7e8 <__ieee754_rem_pio2f+0x2a0>)
 800e602:	e7eb      	b.n	800e5dc <__ieee754_rem_pio2f+0x94>
 800e604:	4a79      	ldr	r2, [pc, #484]	; (800e7ec <__ieee754_rem_pio2f+0x2a4>)
 800e606:	4296      	cmp	r6, r2
 800e608:	f300 8091 	bgt.w	800e72e <__ieee754_rem_pio2f+0x1e6>
 800e60c:	f000 ff26 	bl	800f45c <fabsf>
 800e610:	4977      	ldr	r1, [pc, #476]	; (800e7f0 <__ieee754_rem_pio2f+0x2a8>)
 800e612:	4607      	mov	r7, r0
 800e614:	f7f2 fb8e 	bl	8000d34 <__aeabi_fmul>
 800e618:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e61c:	f7f2 fa82 	bl	8000b24 <__addsf3>
 800e620:	f7f2 fd64 	bl	80010ec <__aeabi_f2iz>
 800e624:	4605      	mov	r5, r0
 800e626:	f7f2 fb31 	bl	8000c8c <__aeabi_i2f>
 800e62a:	496b      	ldr	r1, [pc, #428]	; (800e7d8 <__ieee754_rem_pio2f+0x290>)
 800e62c:	4681      	mov	r9, r0
 800e62e:	f7f2 fb81 	bl	8000d34 <__aeabi_fmul>
 800e632:	4601      	mov	r1, r0
 800e634:	4638      	mov	r0, r7
 800e636:	f7f2 fa73 	bl	8000b20 <__aeabi_fsub>
 800e63a:	4969      	ldr	r1, [pc, #420]	; (800e7e0 <__ieee754_rem_pio2f+0x298>)
 800e63c:	4680      	mov	r8, r0
 800e63e:	4648      	mov	r0, r9
 800e640:	f7f2 fb78 	bl	8000d34 <__aeabi_fmul>
 800e644:	2d1f      	cmp	r5, #31
 800e646:	4607      	mov	r7, r0
 800e648:	dc0c      	bgt.n	800e664 <__ieee754_rem_pio2f+0x11c>
 800e64a:	4a6a      	ldr	r2, [pc, #424]	; (800e7f4 <__ieee754_rem_pio2f+0x2ac>)
 800e64c:	1e69      	subs	r1, r5, #1
 800e64e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e652:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 800e656:	4293      	cmp	r3, r2
 800e658:	d004      	beq.n	800e664 <__ieee754_rem_pio2f+0x11c>
 800e65a:	4639      	mov	r1, r7
 800e65c:	4640      	mov	r0, r8
 800e65e:	f7f2 fa5f 	bl	8000b20 <__aeabi_fsub>
 800e662:	e00b      	b.n	800e67c <__ieee754_rem_pio2f+0x134>
 800e664:	4639      	mov	r1, r7
 800e666:	4640      	mov	r0, r8
 800e668:	f7f2 fa5a 	bl	8000b20 <__aeabi_fsub>
 800e66c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e670:	ea4f 5be6 	mov.w	fp, r6, asr #23
 800e674:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 800e678:	2e08      	cmp	r6, #8
 800e67a:	dc01      	bgt.n	800e680 <__ieee754_rem_pio2f+0x138>
 800e67c:	6020      	str	r0, [r4, #0]
 800e67e:	e026      	b.n	800e6ce <__ieee754_rem_pio2f+0x186>
 800e680:	4958      	ldr	r1, [pc, #352]	; (800e7e4 <__ieee754_rem_pio2f+0x29c>)
 800e682:	4648      	mov	r0, r9
 800e684:	f7f2 fb56 	bl	8000d34 <__aeabi_fmul>
 800e688:	4607      	mov	r7, r0
 800e68a:	4601      	mov	r1, r0
 800e68c:	4640      	mov	r0, r8
 800e68e:	f7f2 fa47 	bl	8000b20 <__aeabi_fsub>
 800e692:	4601      	mov	r1, r0
 800e694:	4606      	mov	r6, r0
 800e696:	4640      	mov	r0, r8
 800e698:	f7f2 fa42 	bl	8000b20 <__aeabi_fsub>
 800e69c:	4639      	mov	r1, r7
 800e69e:	f7f2 fa3f 	bl	8000b20 <__aeabi_fsub>
 800e6a2:	4607      	mov	r7, r0
 800e6a4:	4950      	ldr	r1, [pc, #320]	; (800e7e8 <__ieee754_rem_pio2f+0x2a0>)
 800e6a6:	4648      	mov	r0, r9
 800e6a8:	f7f2 fb44 	bl	8000d34 <__aeabi_fmul>
 800e6ac:	4639      	mov	r1, r7
 800e6ae:	f7f2 fa37 	bl	8000b20 <__aeabi_fsub>
 800e6b2:	4601      	mov	r1, r0
 800e6b4:	4607      	mov	r7, r0
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	f7f2 fa32 	bl	8000b20 <__aeabi_fsub>
 800e6bc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e6c0:	ebab 0b03 	sub.w	fp, fp, r3
 800e6c4:	f1bb 0f19 	cmp.w	fp, #25
 800e6c8:	dc16      	bgt.n	800e6f8 <__ieee754_rem_pio2f+0x1b0>
 800e6ca:	46b0      	mov	r8, r6
 800e6cc:	6020      	str	r0, [r4, #0]
 800e6ce:	6826      	ldr	r6, [r4, #0]
 800e6d0:	4640      	mov	r0, r8
 800e6d2:	4631      	mov	r1, r6
 800e6d4:	f7f2 fa24 	bl	8000b20 <__aeabi_fsub>
 800e6d8:	4639      	mov	r1, r7
 800e6da:	f7f2 fa21 	bl	8000b20 <__aeabi_fsub>
 800e6de:	f1ba 0f00 	cmp.w	sl, #0
 800e6e2:	6060      	str	r0, [r4, #4]
 800e6e4:	f6bf af5a 	bge.w	800e59c <__ieee754_rem_pio2f+0x54>
 800e6e8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800e6ec:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800e6f0:	6026      	str	r6, [r4, #0]
 800e6f2:	6060      	str	r0, [r4, #4]
 800e6f4:	426d      	negs	r5, r5
 800e6f6:	e751      	b.n	800e59c <__ieee754_rem_pio2f+0x54>
 800e6f8:	493f      	ldr	r1, [pc, #252]	; (800e7f8 <__ieee754_rem_pio2f+0x2b0>)
 800e6fa:	4648      	mov	r0, r9
 800e6fc:	f7f2 fb1a 	bl	8000d34 <__aeabi_fmul>
 800e700:	4607      	mov	r7, r0
 800e702:	4601      	mov	r1, r0
 800e704:	4630      	mov	r0, r6
 800e706:	f7f2 fa0b 	bl	8000b20 <__aeabi_fsub>
 800e70a:	4601      	mov	r1, r0
 800e70c:	4680      	mov	r8, r0
 800e70e:	4630      	mov	r0, r6
 800e710:	f7f2 fa06 	bl	8000b20 <__aeabi_fsub>
 800e714:	4639      	mov	r1, r7
 800e716:	f7f2 fa03 	bl	8000b20 <__aeabi_fsub>
 800e71a:	4606      	mov	r6, r0
 800e71c:	4937      	ldr	r1, [pc, #220]	; (800e7fc <__ieee754_rem_pio2f+0x2b4>)
 800e71e:	4648      	mov	r0, r9
 800e720:	f7f2 fb08 	bl	8000d34 <__aeabi_fmul>
 800e724:	4631      	mov	r1, r6
 800e726:	f7f2 f9fb 	bl	8000b20 <__aeabi_fsub>
 800e72a:	4607      	mov	r7, r0
 800e72c:	e795      	b.n	800e65a <__ieee754_rem_pio2f+0x112>
 800e72e:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800e732:	db05      	blt.n	800e740 <__ieee754_rem_pio2f+0x1f8>
 800e734:	4601      	mov	r1, r0
 800e736:	f7f2 f9f3 	bl	8000b20 <__aeabi_fsub>
 800e73a:	6060      	str	r0, [r4, #4]
 800e73c:	6020      	str	r0, [r4, #0]
 800e73e:	e710      	b.n	800e562 <__ieee754_rem_pio2f+0x1a>
 800e740:	15f7      	asrs	r7, r6, #23
 800e742:	3f86      	subs	r7, #134	; 0x86
 800e744:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 800e748:	4630      	mov	r0, r6
 800e74a:	f7f2 fccf 	bl	80010ec <__aeabi_f2iz>
 800e74e:	f7f2 fa9d 	bl	8000c8c <__aeabi_i2f>
 800e752:	4601      	mov	r1, r0
 800e754:	9003      	str	r0, [sp, #12]
 800e756:	4630      	mov	r0, r6
 800e758:	f7f2 f9e2 	bl	8000b20 <__aeabi_fsub>
 800e75c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e760:	f7f2 fae8 	bl	8000d34 <__aeabi_fmul>
 800e764:	4606      	mov	r6, r0
 800e766:	f7f2 fcc1 	bl	80010ec <__aeabi_f2iz>
 800e76a:	f7f2 fa8f 	bl	8000c8c <__aeabi_i2f>
 800e76e:	4601      	mov	r1, r0
 800e770:	9004      	str	r0, [sp, #16]
 800e772:	4605      	mov	r5, r0
 800e774:	4630      	mov	r0, r6
 800e776:	f7f2 f9d3 	bl	8000b20 <__aeabi_fsub>
 800e77a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800e77e:	f7f2 fad9 	bl	8000d34 <__aeabi_fmul>
 800e782:	2100      	movs	r1, #0
 800e784:	9005      	str	r0, [sp, #20]
 800e786:	f7f2 fc69 	bl	800105c <__aeabi_fcmpeq>
 800e78a:	b1f0      	cbz	r0, 800e7ca <__ieee754_rem_pio2f+0x282>
 800e78c:	2100      	movs	r1, #0
 800e78e:	4628      	mov	r0, r5
 800e790:	f7f2 fc64 	bl	800105c <__aeabi_fcmpeq>
 800e794:	2800      	cmp	r0, #0
 800e796:	bf14      	ite	ne
 800e798:	2301      	movne	r3, #1
 800e79a:	2302      	moveq	r3, #2
 800e79c:	4a18      	ldr	r2, [pc, #96]	; (800e800 <__ieee754_rem_pio2f+0x2b8>)
 800e79e:	4621      	mov	r1, r4
 800e7a0:	9201      	str	r2, [sp, #4]
 800e7a2:	2202      	movs	r2, #2
 800e7a4:	a803      	add	r0, sp, #12
 800e7a6:	9200      	str	r2, [sp, #0]
 800e7a8:	463a      	mov	r2, r7
 800e7aa:	f000 f8fd 	bl	800e9a8 <__kernel_rem_pio2f>
 800e7ae:	f1ba 0f00 	cmp.w	sl, #0
 800e7b2:	4605      	mov	r5, r0
 800e7b4:	f6bf aef2 	bge.w	800e59c <__ieee754_rem_pio2f+0x54>
 800e7b8:	6823      	ldr	r3, [r4, #0]
 800e7ba:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e7be:	6023      	str	r3, [r4, #0]
 800e7c0:	6863      	ldr	r3, [r4, #4]
 800e7c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e7c6:	6063      	str	r3, [r4, #4]
 800e7c8:	e794      	b.n	800e6f4 <__ieee754_rem_pio2f+0x1ac>
 800e7ca:	2303      	movs	r3, #3
 800e7cc:	e7e6      	b.n	800e79c <__ieee754_rem_pio2f+0x254>
 800e7ce:	bf00      	nop
 800e7d0:	3f490fd8 	.word	0x3f490fd8
 800e7d4:	4016cbe3 	.word	0x4016cbe3
 800e7d8:	3fc90f80 	.word	0x3fc90f80
 800e7dc:	3fc90fd0 	.word	0x3fc90fd0
 800e7e0:	37354443 	.word	0x37354443
 800e7e4:	37354400 	.word	0x37354400
 800e7e8:	2e85a308 	.word	0x2e85a308
 800e7ec:	43490f80 	.word	0x43490f80
 800e7f0:	3f22f984 	.word	0x3f22f984
 800e7f4:	0800f948 	.word	0x0800f948
 800e7f8:	2e85a300 	.word	0x2e85a300
 800e7fc:	248d3132 	.word	0x248d3132
 800e800:	0800f9c8 	.word	0x0800f9c8

0800e804 <__ieee754_sqrtf>:
 800e804:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800e808:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800e80c:	b570      	push	{r4, r5, r6, lr}
 800e80e:	4603      	mov	r3, r0
 800e810:	4604      	mov	r4, r0
 800e812:	d309      	bcc.n	800e828 <__ieee754_sqrtf+0x24>
 800e814:	4601      	mov	r1, r0
 800e816:	f7f2 fa8d 	bl	8000d34 <__aeabi_fmul>
 800e81a:	4601      	mov	r1, r0
 800e81c:	4620      	mov	r0, r4
 800e81e:	f7f2 f981 	bl	8000b24 <__addsf3>
 800e822:	4604      	mov	r4, r0
 800e824:	4620      	mov	r0, r4
 800e826:	bd70      	pop	{r4, r5, r6, pc}
 800e828:	2a00      	cmp	r2, #0
 800e82a:	d0fb      	beq.n	800e824 <__ieee754_sqrtf+0x20>
 800e82c:	2800      	cmp	r0, #0
 800e82e:	da06      	bge.n	800e83e <__ieee754_sqrtf+0x3a>
 800e830:	4601      	mov	r1, r0
 800e832:	f7f2 f975 	bl	8000b20 <__aeabi_fsub>
 800e836:	4601      	mov	r1, r0
 800e838:	f7f2 fb30 	bl	8000e9c <__aeabi_fdiv>
 800e83c:	e7f1      	b.n	800e822 <__ieee754_sqrtf+0x1e>
 800e83e:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800e842:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800e846:	d029      	beq.n	800e89c <__ieee754_sqrtf+0x98>
 800e848:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800e84c:	07cb      	lsls	r3, r1, #31
 800e84e:	f04f 0300 	mov.w	r3, #0
 800e852:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800e856:	f04f 0419 	mov.w	r4, #25
 800e85a:	461e      	mov	r6, r3
 800e85c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800e860:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800e864:	bf58      	it	pl
 800e866:	0052      	lslpl	r2, r2, #1
 800e868:	1040      	asrs	r0, r0, #1
 800e86a:	0052      	lsls	r2, r2, #1
 800e86c:	1875      	adds	r5, r6, r1
 800e86e:	4295      	cmp	r5, r2
 800e870:	bfde      	ittt	le
 800e872:	186e      	addle	r6, r5, r1
 800e874:	1b52      	suble	r2, r2, r5
 800e876:	185b      	addle	r3, r3, r1
 800e878:	3c01      	subs	r4, #1
 800e87a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e87e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800e882:	d1f3      	bne.n	800e86c <__ieee754_sqrtf+0x68>
 800e884:	b112      	cbz	r2, 800e88c <__ieee754_sqrtf+0x88>
 800e886:	3301      	adds	r3, #1
 800e888:	f023 0301 	bic.w	r3, r3, #1
 800e88c:	105c      	asrs	r4, r3, #1
 800e88e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800e892:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800e896:	e7c5      	b.n	800e824 <__ieee754_sqrtf+0x20>
 800e898:	005b      	lsls	r3, r3, #1
 800e89a:	3201      	adds	r2, #1
 800e89c:	0218      	lsls	r0, r3, #8
 800e89e:	d5fb      	bpl.n	800e898 <__ieee754_sqrtf+0x94>
 800e8a0:	3a01      	subs	r2, #1
 800e8a2:	1a89      	subs	r1, r1, r2
 800e8a4:	e7d0      	b.n	800e848 <__ieee754_sqrtf+0x44>
	...

0800e8a8 <__kernel_cosf>:
 800e8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8ac:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 800e8b0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800e8b4:	4606      	mov	r6, r0
 800e8b6:	4688      	mov	r8, r1
 800e8b8:	da03      	bge.n	800e8c2 <__kernel_cosf+0x1a>
 800e8ba:	f7f2 fc17 	bl	80010ec <__aeabi_f2iz>
 800e8be:	2800      	cmp	r0, #0
 800e8c0:	d05c      	beq.n	800e97c <__kernel_cosf+0xd4>
 800e8c2:	4631      	mov	r1, r6
 800e8c4:	4630      	mov	r0, r6
 800e8c6:	f7f2 fa35 	bl	8000d34 <__aeabi_fmul>
 800e8ca:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800e8ce:	4605      	mov	r5, r0
 800e8d0:	f7f2 fa30 	bl	8000d34 <__aeabi_fmul>
 800e8d4:	492b      	ldr	r1, [pc, #172]	; (800e984 <__kernel_cosf+0xdc>)
 800e8d6:	4607      	mov	r7, r0
 800e8d8:	4628      	mov	r0, r5
 800e8da:	f7f2 fa2b 	bl	8000d34 <__aeabi_fmul>
 800e8de:	492a      	ldr	r1, [pc, #168]	; (800e988 <__kernel_cosf+0xe0>)
 800e8e0:	f7f2 f920 	bl	8000b24 <__addsf3>
 800e8e4:	4629      	mov	r1, r5
 800e8e6:	f7f2 fa25 	bl	8000d34 <__aeabi_fmul>
 800e8ea:	4928      	ldr	r1, [pc, #160]	; (800e98c <__kernel_cosf+0xe4>)
 800e8ec:	f7f2 f918 	bl	8000b20 <__aeabi_fsub>
 800e8f0:	4629      	mov	r1, r5
 800e8f2:	f7f2 fa1f 	bl	8000d34 <__aeabi_fmul>
 800e8f6:	4926      	ldr	r1, [pc, #152]	; (800e990 <__kernel_cosf+0xe8>)
 800e8f8:	f7f2 f914 	bl	8000b24 <__addsf3>
 800e8fc:	4629      	mov	r1, r5
 800e8fe:	f7f2 fa19 	bl	8000d34 <__aeabi_fmul>
 800e902:	4924      	ldr	r1, [pc, #144]	; (800e994 <__kernel_cosf+0xec>)
 800e904:	f7f2 f90c 	bl	8000b20 <__aeabi_fsub>
 800e908:	4629      	mov	r1, r5
 800e90a:	f7f2 fa13 	bl	8000d34 <__aeabi_fmul>
 800e90e:	4922      	ldr	r1, [pc, #136]	; (800e998 <__kernel_cosf+0xf0>)
 800e910:	f7f2 f908 	bl	8000b24 <__addsf3>
 800e914:	4629      	mov	r1, r5
 800e916:	f7f2 fa0d 	bl	8000d34 <__aeabi_fmul>
 800e91a:	4629      	mov	r1, r5
 800e91c:	f7f2 fa0a 	bl	8000d34 <__aeabi_fmul>
 800e920:	4641      	mov	r1, r8
 800e922:	4605      	mov	r5, r0
 800e924:	4630      	mov	r0, r6
 800e926:	f7f2 fa05 	bl	8000d34 <__aeabi_fmul>
 800e92a:	4601      	mov	r1, r0
 800e92c:	4628      	mov	r0, r5
 800e92e:	f7f2 f8f7 	bl	8000b20 <__aeabi_fsub>
 800e932:	4b1a      	ldr	r3, [pc, #104]	; (800e99c <__kernel_cosf+0xf4>)
 800e934:	4605      	mov	r5, r0
 800e936:	429c      	cmp	r4, r3
 800e938:	dc0a      	bgt.n	800e950 <__kernel_cosf+0xa8>
 800e93a:	4601      	mov	r1, r0
 800e93c:	4638      	mov	r0, r7
 800e93e:	f7f2 f8ef 	bl	8000b20 <__aeabi_fsub>
 800e942:	4601      	mov	r1, r0
 800e944:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e948:	f7f2 f8ea 	bl	8000b20 <__aeabi_fsub>
 800e94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e950:	4b13      	ldr	r3, [pc, #76]	; (800e9a0 <__kernel_cosf+0xf8>)
 800e952:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e956:	429c      	cmp	r4, r3
 800e958:	bfcc      	ite	gt
 800e95a:	4c12      	ldrgt	r4, [pc, #72]	; (800e9a4 <__kernel_cosf+0xfc>)
 800e95c:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 800e960:	4621      	mov	r1, r4
 800e962:	f7f2 f8dd 	bl	8000b20 <__aeabi_fsub>
 800e966:	4621      	mov	r1, r4
 800e968:	4606      	mov	r6, r0
 800e96a:	4638      	mov	r0, r7
 800e96c:	f7f2 f8d8 	bl	8000b20 <__aeabi_fsub>
 800e970:	4629      	mov	r1, r5
 800e972:	f7f2 f8d5 	bl	8000b20 <__aeabi_fsub>
 800e976:	4601      	mov	r1, r0
 800e978:	4630      	mov	r0, r6
 800e97a:	e7e5      	b.n	800e948 <__kernel_cosf+0xa0>
 800e97c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800e980:	e7e4      	b.n	800e94c <__kernel_cosf+0xa4>
 800e982:	bf00      	nop
 800e984:	ad47d74e 	.word	0xad47d74e
 800e988:	310f74f6 	.word	0x310f74f6
 800e98c:	3493f27c 	.word	0x3493f27c
 800e990:	37d00d01 	.word	0x37d00d01
 800e994:	3ab60b61 	.word	0x3ab60b61
 800e998:	3d2aaaab 	.word	0x3d2aaaab
 800e99c:	3e999999 	.word	0x3e999999
 800e9a0:	3f480000 	.word	0x3f480000
 800e9a4:	3e900000 	.word	0x3e900000

0800e9a8 <__kernel_rem_pio2f>:
 800e9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9ac:	b0db      	sub	sp, #364	; 0x16c
 800e9ae:	9202      	str	r2, [sp, #8]
 800e9b0:	9304      	str	r3, [sp, #16]
 800e9b2:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800e9b4:	4bc5      	ldr	r3, [pc, #788]	; (800eccc <__kernel_rem_pio2f+0x324>)
 800e9b6:	9005      	str	r0, [sp, #20]
 800e9b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9bc:	9100      	str	r1, [sp, #0]
 800e9be:	9301      	str	r3, [sp, #4]
 800e9c0:	9b04      	ldr	r3, [sp, #16]
 800e9c2:	3b01      	subs	r3, #1
 800e9c4:	9303      	str	r3, [sp, #12]
 800e9c6:	9b02      	ldr	r3, [sp, #8]
 800e9c8:	1d1a      	adds	r2, r3, #4
 800e9ca:	f2c0 809b 	blt.w	800eb04 <__kernel_rem_pio2f+0x15c>
 800e9ce:	1edc      	subs	r4, r3, #3
 800e9d0:	bf48      	it	mi
 800e9d2:	1d1c      	addmi	r4, r3, #4
 800e9d4:	10e4      	asrs	r4, r4, #3
 800e9d6:	2500      	movs	r5, #0
 800e9d8:	f04f 0a00 	mov.w	sl, #0
 800e9dc:	1c67      	adds	r7, r4, #1
 800e9de:	00fb      	lsls	r3, r7, #3
 800e9e0:	9306      	str	r3, [sp, #24]
 800e9e2:	9b02      	ldr	r3, [sp, #8]
 800e9e4:	9a03      	ldr	r2, [sp, #12]
 800e9e6:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 800e9ea:	9b01      	ldr	r3, [sp, #4]
 800e9ec:	1aa6      	subs	r6, r4, r2
 800e9ee:	eb03 0802 	add.w	r8, r3, r2
 800e9f2:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800e9f4:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 800e9f8:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 800e9fc:	4545      	cmp	r5, r8
 800e9fe:	f340 8083 	ble.w	800eb08 <__kernel_rem_pio2f+0x160>
 800ea02:	f04f 0800 	mov.w	r8, #0
 800ea06:	f04f 0b00 	mov.w	fp, #0
 800ea0a:	9b04      	ldr	r3, [sp, #16]
 800ea0c:	aa1e      	add	r2, sp, #120	; 0x78
 800ea0e:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ea12:	ab46      	add	r3, sp, #280	; 0x118
 800ea14:	9a01      	ldr	r2, [sp, #4]
 800ea16:	4590      	cmp	r8, r2
 800ea18:	f340 809c 	ble.w	800eb54 <__kernel_rem_pio2f+0x1ac>
 800ea1c:	4613      	mov	r3, r2
 800ea1e:	aa0a      	add	r2, sp, #40	; 0x28
 800ea20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ea24:	9308      	str	r3, [sp, #32]
 800ea26:	9b65      	ldr	r3, [sp, #404]	; 0x194
 800ea28:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ea2c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ea30:	9307      	str	r3, [sp, #28]
 800ea32:	ad0a      	add	r5, sp, #40	; 0x28
 800ea34:	462e      	mov	r6, r5
 800ea36:	46c3      	mov	fp, r8
 800ea38:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 800ea3c:	ab5a      	add	r3, sp, #360	; 0x168
 800ea3e:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 800ea42:	f853 4c50 	ldr.w	r4, [r3, #-80]
 800ea46:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 800ea4a:	f1bb 0f00 	cmp.w	fp, #0
 800ea4e:	f300 8086 	bgt.w	800eb5e <__kernel_rem_pio2f+0x1b6>
 800ea52:	4639      	mov	r1, r7
 800ea54:	4620      	mov	r0, r4
 800ea56:	f000 fd4b 	bl	800f4f0 <scalbnf>
 800ea5a:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 800ea5e:	4604      	mov	r4, r0
 800ea60:	f7f2 f968 	bl	8000d34 <__aeabi_fmul>
 800ea64:	f000 fcfe 	bl	800f464 <floorf>
 800ea68:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800ea6c:	f7f2 f962 	bl	8000d34 <__aeabi_fmul>
 800ea70:	4601      	mov	r1, r0
 800ea72:	4620      	mov	r0, r4
 800ea74:	f7f2 f854 	bl	8000b20 <__aeabi_fsub>
 800ea78:	4604      	mov	r4, r0
 800ea7a:	f7f2 fb37 	bl	80010ec <__aeabi_f2iz>
 800ea7e:	4606      	mov	r6, r0
 800ea80:	f7f2 f904 	bl	8000c8c <__aeabi_i2f>
 800ea84:	4601      	mov	r1, r0
 800ea86:	4620      	mov	r0, r4
 800ea88:	f7f2 f84a 	bl	8000b20 <__aeabi_fsub>
 800ea8c:	2f00      	cmp	r7, #0
 800ea8e:	4681      	mov	r9, r0
 800ea90:	f340 8084 	ble.w	800eb9c <__kernel_rem_pio2f+0x1f4>
 800ea94:	f108 32ff 	add.w	r2, r8, #4294967295
 800ea98:	ab0a      	add	r3, sp, #40	; 0x28
 800ea9a:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 800ea9e:	f1c7 0108 	rsb	r1, r7, #8
 800eaa2:	fa44 f301 	asr.w	r3, r4, r1
 800eaa6:	441e      	add	r6, r3
 800eaa8:	408b      	lsls	r3, r1
 800eaaa:	1ae4      	subs	r4, r4, r3
 800eaac:	f1c7 0007 	rsb	r0, r7, #7
 800eab0:	ab0a      	add	r3, sp, #40	; 0x28
 800eab2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800eab6:	4104      	asrs	r4, r0
 800eab8:	2c00      	cmp	r4, #0
 800eaba:	dd7e      	ble.n	800ebba <__kernel_rem_pio2f+0x212>
 800eabc:	2200      	movs	r2, #0
 800eabe:	4692      	mov	sl, r2
 800eac0:	3601      	adds	r6, #1
 800eac2:	4590      	cmp	r8, r2
 800eac4:	f300 80b0 	bgt.w	800ec28 <__kernel_rem_pio2f+0x280>
 800eac8:	2f00      	cmp	r7, #0
 800eaca:	dd05      	ble.n	800ead8 <__kernel_rem_pio2f+0x130>
 800eacc:	2f01      	cmp	r7, #1
 800eace:	f000 80bd 	beq.w	800ec4c <__kernel_rem_pio2f+0x2a4>
 800ead2:	2f02      	cmp	r7, #2
 800ead4:	f000 80c5 	beq.w	800ec62 <__kernel_rem_pio2f+0x2ba>
 800ead8:	2c02      	cmp	r4, #2
 800eada:	d16e      	bne.n	800ebba <__kernel_rem_pio2f+0x212>
 800eadc:	4649      	mov	r1, r9
 800eade:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800eae2:	f7f2 f81d 	bl	8000b20 <__aeabi_fsub>
 800eae6:	4681      	mov	r9, r0
 800eae8:	f1ba 0f00 	cmp.w	sl, #0
 800eaec:	d065      	beq.n	800ebba <__kernel_rem_pio2f+0x212>
 800eaee:	4639      	mov	r1, r7
 800eaf0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800eaf4:	f000 fcfc 	bl	800f4f0 <scalbnf>
 800eaf8:	4601      	mov	r1, r0
 800eafa:	4648      	mov	r0, r9
 800eafc:	f7f2 f810 	bl	8000b20 <__aeabi_fsub>
 800eb00:	4681      	mov	r9, r0
 800eb02:	e05a      	b.n	800ebba <__kernel_rem_pio2f+0x212>
 800eb04:	2400      	movs	r4, #0
 800eb06:	e766      	b.n	800e9d6 <__kernel_rem_pio2f+0x2e>
 800eb08:	42ee      	cmn	r6, r5
 800eb0a:	d407      	bmi.n	800eb1c <__kernel_rem_pio2f+0x174>
 800eb0c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800eb10:	f7f2 f8bc 	bl	8000c8c <__aeabi_i2f>
 800eb14:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 800eb18:	3501      	adds	r5, #1
 800eb1a:	e76f      	b.n	800e9fc <__kernel_rem_pio2f+0x54>
 800eb1c:	4650      	mov	r0, sl
 800eb1e:	e7f9      	b.n	800eb14 <__kernel_rem_pio2f+0x16c>
 800eb20:	9b05      	ldr	r3, [sp, #20]
 800eb22:	f8da 1000 	ldr.w	r1, [sl]
 800eb26:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 800eb2a:	f7f2 f903 	bl	8000d34 <__aeabi_fmul>
 800eb2e:	4601      	mov	r1, r0
 800eb30:	4630      	mov	r0, r6
 800eb32:	f7f1 fff7 	bl	8000b24 <__addsf3>
 800eb36:	4606      	mov	r6, r0
 800eb38:	f109 0901 	add.w	r9, r9, #1
 800eb3c:	ab46      	add	r3, sp, #280	; 0x118
 800eb3e:	9a03      	ldr	r2, [sp, #12]
 800eb40:	f1aa 0a04 	sub.w	sl, sl, #4
 800eb44:	4591      	cmp	r9, r2
 800eb46:	ddeb      	ble.n	800eb20 <__kernel_rem_pio2f+0x178>
 800eb48:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800eb4c:	3504      	adds	r5, #4
 800eb4e:	f108 0801 	add.w	r8, r8, #1
 800eb52:	e75f      	b.n	800ea14 <__kernel_rem_pio2f+0x6c>
 800eb54:	46aa      	mov	sl, r5
 800eb56:	465e      	mov	r6, fp
 800eb58:	f04f 0900 	mov.w	r9, #0
 800eb5c:	e7ef      	b.n	800eb3e <__kernel_rem_pio2f+0x196>
 800eb5e:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800eb62:	4620      	mov	r0, r4
 800eb64:	f7f2 f8e6 	bl	8000d34 <__aeabi_fmul>
 800eb68:	f7f2 fac0 	bl	80010ec <__aeabi_f2iz>
 800eb6c:	f7f2 f88e 	bl	8000c8c <__aeabi_i2f>
 800eb70:	4649      	mov	r1, r9
 800eb72:	9009      	str	r0, [sp, #36]	; 0x24
 800eb74:	f7f2 f8de 	bl	8000d34 <__aeabi_fmul>
 800eb78:	4601      	mov	r1, r0
 800eb7a:	4620      	mov	r0, r4
 800eb7c:	f7f1 ffd0 	bl	8000b20 <__aeabi_fsub>
 800eb80:	f7f2 fab4 	bl	80010ec <__aeabi_f2iz>
 800eb84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb86:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eb8a:	f846 0b04 	str.w	r0, [r6], #4
 800eb8e:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 800eb92:	4618      	mov	r0, r3
 800eb94:	f7f1 ffc6 	bl	8000b24 <__addsf3>
 800eb98:	4604      	mov	r4, r0
 800eb9a:	e756      	b.n	800ea4a <__kernel_rem_pio2f+0xa2>
 800eb9c:	d106      	bne.n	800ebac <__kernel_rem_pio2f+0x204>
 800eb9e:	f108 33ff 	add.w	r3, r8, #4294967295
 800eba2:	aa0a      	add	r2, sp, #40	; 0x28
 800eba4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800eba8:	1224      	asrs	r4, r4, #8
 800ebaa:	e785      	b.n	800eab8 <__kernel_rem_pio2f+0x110>
 800ebac:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800ebb0:	f7f2 fa72 	bl	8001098 <__aeabi_fcmpge>
 800ebb4:	4604      	mov	r4, r0
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d134      	bne.n	800ec24 <__kernel_rem_pio2f+0x27c>
 800ebba:	2100      	movs	r1, #0
 800ebbc:	4648      	mov	r0, r9
 800ebbe:	f7f2 fa4d 	bl	800105c <__aeabi_fcmpeq>
 800ebc2:	2800      	cmp	r0, #0
 800ebc4:	f000 809a 	beq.w	800ecfc <__kernel_rem_pio2f+0x354>
 800ebc8:	f108 35ff 	add.w	r5, r8, #4294967295
 800ebcc:	462b      	mov	r3, r5
 800ebce:	2200      	movs	r2, #0
 800ebd0:	9901      	ldr	r1, [sp, #4]
 800ebd2:	428b      	cmp	r3, r1
 800ebd4:	da4d      	bge.n	800ec72 <__kernel_rem_pio2f+0x2ca>
 800ebd6:	2a00      	cmp	r2, #0
 800ebd8:	d07c      	beq.n	800ecd4 <__kernel_rem_pio2f+0x32c>
 800ebda:	ab0a      	add	r3, sp, #40	; 0x28
 800ebdc:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800ebe0:	3f08      	subs	r7, #8
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	f000 8088 	beq.w	800ecf8 <__kernel_rem_pio2f+0x350>
 800ebe8:	4639      	mov	r1, r7
 800ebea:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800ebee:	f000 fc7f 	bl	800f4f0 <scalbnf>
 800ebf2:	46aa      	mov	sl, r5
 800ebf4:	4681      	mov	r9, r0
 800ebf6:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 800ebfa:	af46      	add	r7, sp, #280	; 0x118
 800ebfc:	f1ba 0f00 	cmp.w	sl, #0
 800ec00:	f280 80b1 	bge.w	800ed66 <__kernel_rem_pio2f+0x3be>
 800ec04:	46a9      	mov	r9, r5
 800ec06:	f04f 0a00 	mov.w	sl, #0
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	f1b9 0f00 	cmp.w	r9, #0
 800ec10:	f2c0 80db 	blt.w	800edca <__kernel_rem_pio2f+0x422>
 800ec14:	a946      	add	r1, sp, #280	; 0x118
 800ec16:	4617      	mov	r7, r2
 800ec18:	f04f 0800 	mov.w	r8, #0
 800ec1c:	4b2c      	ldr	r3, [pc, #176]	; (800ecd0 <__kernel_rem_pio2f+0x328>)
 800ec1e:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 800ec22:	e0c3      	b.n	800edac <__kernel_rem_pio2f+0x404>
 800ec24:	2402      	movs	r4, #2
 800ec26:	e749      	b.n	800eabc <__kernel_rem_pio2f+0x114>
 800ec28:	682b      	ldr	r3, [r5, #0]
 800ec2a:	f1ba 0f00 	cmp.w	sl, #0
 800ec2e:	d108      	bne.n	800ec42 <__kernel_rem_pio2f+0x29a>
 800ec30:	b11b      	cbz	r3, 800ec3a <__kernel_rem_pio2f+0x292>
 800ec32:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800ec36:	602b      	str	r3, [r5, #0]
 800ec38:	2301      	movs	r3, #1
 800ec3a:	469a      	mov	sl, r3
 800ec3c:	3201      	adds	r2, #1
 800ec3e:	3504      	adds	r5, #4
 800ec40:	e73f      	b.n	800eac2 <__kernel_rem_pio2f+0x11a>
 800ec42:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800ec46:	602b      	str	r3, [r5, #0]
 800ec48:	4653      	mov	r3, sl
 800ec4a:	e7f6      	b.n	800ec3a <__kernel_rem_pio2f+0x292>
 800ec4c:	f108 32ff 	add.w	r2, r8, #4294967295
 800ec50:	ab0a      	add	r3, sp, #40	; 0x28
 800ec52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ec5a:	a90a      	add	r1, sp, #40	; 0x28
 800ec5c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ec60:	e73a      	b.n	800ead8 <__kernel_rem_pio2f+0x130>
 800ec62:	f108 32ff 	add.w	r2, r8, #4294967295
 800ec66:	ab0a      	add	r3, sp, #40	; 0x28
 800ec68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ec6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ec70:	e7f3      	b.n	800ec5a <__kernel_rem_pio2f+0x2b2>
 800ec72:	a90a      	add	r1, sp, #40	; 0x28
 800ec74:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ec78:	3b01      	subs	r3, #1
 800ec7a:	430a      	orrs	r2, r1
 800ec7c:	e7a8      	b.n	800ebd0 <__kernel_rem_pio2f+0x228>
 800ec7e:	3301      	adds	r3, #1
 800ec80:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800ec84:	2900      	cmp	r1, #0
 800ec86:	d0fa      	beq.n	800ec7e <__kernel_rem_pio2f+0x2d6>
 800ec88:	9a04      	ldr	r2, [sp, #16]
 800ec8a:	f108 0501 	add.w	r5, r8, #1
 800ec8e:	eb08 0402 	add.w	r4, r8, r2
 800ec92:	aa1e      	add	r2, sp, #120	; 0x78
 800ec94:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800ec98:	4498      	add	r8, r3
 800ec9a:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 800ec9e:	45a8      	cmp	r8, r5
 800eca0:	f6ff aec7 	blt.w	800ea32 <__kernel_rem_pio2f+0x8a>
 800eca4:	9b07      	ldr	r3, [sp, #28]
 800eca6:	46a3      	mov	fp, r4
 800eca8:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ecac:	f7f1 ffee 	bl	8000c8c <__aeabi_i2f>
 800ecb0:	f04f 0a00 	mov.w	sl, #0
 800ecb4:	2600      	movs	r6, #0
 800ecb6:	f84b 0b04 	str.w	r0, [fp], #4
 800ecba:	9b03      	ldr	r3, [sp, #12]
 800ecbc:	459a      	cmp	sl, r3
 800ecbe:	dd0c      	ble.n	800ecda <__kernel_rem_pio2f+0x332>
 800ecc0:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 800ecc4:	465c      	mov	r4, fp
 800ecc6:	3501      	adds	r5, #1
 800ecc8:	e7e9      	b.n	800ec9e <__kernel_rem_pio2f+0x2f6>
 800ecca:	bf00      	nop
 800eccc:	0800fd0c 	.word	0x0800fd0c
 800ecd0:	0800fce0 	.word	0x0800fce0
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	9a08      	ldr	r2, [sp, #32]
 800ecd8:	e7d2      	b.n	800ec80 <__kernel_rem_pio2f+0x2d8>
 800ecda:	9b05      	ldr	r3, [sp, #20]
 800ecdc:	f854 0904 	ldr.w	r0, [r4], #-4
 800ece0:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 800ece4:	f7f2 f826 	bl	8000d34 <__aeabi_fmul>
 800ece8:	4601      	mov	r1, r0
 800ecea:	4630      	mov	r0, r6
 800ecec:	f7f1 ff1a 	bl	8000b24 <__addsf3>
 800ecf0:	f10a 0a01 	add.w	sl, sl, #1
 800ecf4:	4606      	mov	r6, r0
 800ecf6:	e7e0      	b.n	800ecba <__kernel_rem_pio2f+0x312>
 800ecf8:	3d01      	subs	r5, #1
 800ecfa:	e76e      	b.n	800ebda <__kernel_rem_pio2f+0x232>
 800ecfc:	9b06      	ldr	r3, [sp, #24]
 800ecfe:	9a02      	ldr	r2, [sp, #8]
 800ed00:	4648      	mov	r0, r9
 800ed02:	1a99      	subs	r1, r3, r2
 800ed04:	f000 fbf4 	bl	800f4f0 <scalbnf>
 800ed08:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800ed0c:	4605      	mov	r5, r0
 800ed0e:	f7f2 f9c3 	bl	8001098 <__aeabi_fcmpge>
 800ed12:	b300      	cbz	r0, 800ed56 <__kernel_rem_pio2f+0x3ae>
 800ed14:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 800ed18:	4628      	mov	r0, r5
 800ed1a:	f7f2 f80b 	bl	8000d34 <__aeabi_fmul>
 800ed1e:	f7f2 f9e5 	bl	80010ec <__aeabi_f2iz>
 800ed22:	f7f1 ffb3 	bl	8000c8c <__aeabi_i2f>
 800ed26:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800ed2a:	4681      	mov	r9, r0
 800ed2c:	f7f2 f802 	bl	8000d34 <__aeabi_fmul>
 800ed30:	4601      	mov	r1, r0
 800ed32:	4628      	mov	r0, r5
 800ed34:	f7f1 fef4 	bl	8000b20 <__aeabi_fsub>
 800ed38:	f7f2 f9d8 	bl	80010ec <__aeabi_f2iz>
 800ed3c:	ab0a      	add	r3, sp, #40	; 0x28
 800ed3e:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed42:	4648      	mov	r0, r9
 800ed44:	f7f2 f9d2 	bl	80010ec <__aeabi_f2iz>
 800ed48:	f108 0501 	add.w	r5, r8, #1
 800ed4c:	ab0a      	add	r3, sp, #40	; 0x28
 800ed4e:	3708      	adds	r7, #8
 800ed50:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800ed54:	e748      	b.n	800ebe8 <__kernel_rem_pio2f+0x240>
 800ed56:	4628      	mov	r0, r5
 800ed58:	f7f2 f9c8 	bl	80010ec <__aeabi_f2iz>
 800ed5c:	ab0a      	add	r3, sp, #40	; 0x28
 800ed5e:	4645      	mov	r5, r8
 800ed60:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ed64:	e740      	b.n	800ebe8 <__kernel_rem_pio2f+0x240>
 800ed66:	ab0a      	add	r3, sp, #40	; 0x28
 800ed68:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800ed6c:	f7f1 ff8e 	bl	8000c8c <__aeabi_i2f>
 800ed70:	4649      	mov	r1, r9
 800ed72:	f7f1 ffdf 	bl	8000d34 <__aeabi_fmul>
 800ed76:	4641      	mov	r1, r8
 800ed78:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 800ed7c:	4648      	mov	r0, r9
 800ed7e:	f7f1 ffd9 	bl	8000d34 <__aeabi_fmul>
 800ed82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ed86:	4681      	mov	r9, r0
 800ed88:	e738      	b.n	800ebfc <__kernel_rem_pio2f+0x254>
 800ed8a:	f853 0b04 	ldr.w	r0, [r3], #4
 800ed8e:	f85b 1b04 	ldr.w	r1, [fp], #4
 800ed92:	9203      	str	r2, [sp, #12]
 800ed94:	9302      	str	r3, [sp, #8]
 800ed96:	f7f1 ffcd 	bl	8000d34 <__aeabi_fmul>
 800ed9a:	4601      	mov	r1, r0
 800ed9c:	4638      	mov	r0, r7
 800ed9e:	f7f1 fec1 	bl	8000b24 <__addsf3>
 800eda2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800eda6:	4607      	mov	r7, r0
 800eda8:	f108 0801 	add.w	r8, r8, #1
 800edac:	9901      	ldr	r1, [sp, #4]
 800edae:	4588      	cmp	r8, r1
 800edb0:	dc01      	bgt.n	800edb6 <__kernel_rem_pio2f+0x40e>
 800edb2:	45c2      	cmp	sl, r8
 800edb4:	dae9      	bge.n	800ed8a <__kernel_rem_pio2f+0x3e2>
 800edb6:	ab5a      	add	r3, sp, #360	; 0x168
 800edb8:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800edbc:	f843 7ca0 	str.w	r7, [r3, #-160]
 800edc0:	f109 39ff 	add.w	r9, r9, #4294967295
 800edc4:	f10a 0a01 	add.w	sl, sl, #1
 800edc8:	e720      	b.n	800ec0c <__kernel_rem_pio2f+0x264>
 800edca:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800edcc:	2b02      	cmp	r3, #2
 800edce:	dc07      	bgt.n	800ede0 <__kernel_rem_pio2f+0x438>
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	dc4d      	bgt.n	800ee70 <__kernel_rem_pio2f+0x4c8>
 800edd4:	d02e      	beq.n	800ee34 <__kernel_rem_pio2f+0x48c>
 800edd6:	f006 0007 	and.w	r0, r6, #7
 800edda:	b05b      	add	sp, #364	; 0x16c
 800eddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ede0:	9b64      	ldr	r3, [sp, #400]	; 0x190
 800ede2:	2b03      	cmp	r3, #3
 800ede4:	d1f7      	bne.n	800edd6 <__kernel_rem_pio2f+0x42e>
 800ede6:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 800edea:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 800edee:	46b8      	mov	r8, r7
 800edf0:	46aa      	mov	sl, r5
 800edf2:	f1ba 0f00 	cmp.w	sl, #0
 800edf6:	dc48      	bgt.n	800ee8a <__kernel_rem_pio2f+0x4e2>
 800edf8:	46a9      	mov	r9, r5
 800edfa:	f1b9 0f01 	cmp.w	r9, #1
 800edfe:	dc5f      	bgt.n	800eec0 <__kernel_rem_pio2f+0x518>
 800ee00:	2000      	movs	r0, #0
 800ee02:	2d01      	cmp	r5, #1
 800ee04:	dc75      	bgt.n	800eef2 <__kernel_rem_pio2f+0x54a>
 800ee06:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 800ee08:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800ee0a:	2c00      	cmp	r4, #0
 800ee0c:	d177      	bne.n	800eefe <__kernel_rem_pio2f+0x556>
 800ee0e:	9900      	ldr	r1, [sp, #0]
 800ee10:	600a      	str	r2, [r1, #0]
 800ee12:	460a      	mov	r2, r1
 800ee14:	604b      	str	r3, [r1, #4]
 800ee16:	6090      	str	r0, [r2, #8]
 800ee18:	e7dd      	b.n	800edd6 <__kernel_rem_pio2f+0x42e>
 800ee1a:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 800ee1e:	f7f1 fe81 	bl	8000b24 <__addsf3>
 800ee22:	3d01      	subs	r5, #1
 800ee24:	2d00      	cmp	r5, #0
 800ee26:	daf8      	bge.n	800ee1a <__kernel_rem_pio2f+0x472>
 800ee28:	b10c      	cbz	r4, 800ee2e <__kernel_rem_pio2f+0x486>
 800ee2a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ee2e:	9b00      	ldr	r3, [sp, #0]
 800ee30:	6018      	str	r0, [r3, #0]
 800ee32:	e7d0      	b.n	800edd6 <__kernel_rem_pio2f+0x42e>
 800ee34:	2000      	movs	r0, #0
 800ee36:	af32      	add	r7, sp, #200	; 0xc8
 800ee38:	e7f4      	b.n	800ee24 <__kernel_rem_pio2f+0x47c>
 800ee3a:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800ee3e:	f7f1 fe71 	bl	8000b24 <__addsf3>
 800ee42:	3f01      	subs	r7, #1
 800ee44:	2f00      	cmp	r7, #0
 800ee46:	daf8      	bge.n	800ee3a <__kernel_rem_pio2f+0x492>
 800ee48:	b1bc      	cbz	r4, 800ee7a <__kernel_rem_pio2f+0x4d2>
 800ee4a:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 800ee4e:	9a00      	ldr	r2, [sp, #0]
 800ee50:	4601      	mov	r1, r0
 800ee52:	6013      	str	r3, [r2, #0]
 800ee54:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800ee56:	f7f1 fe63 	bl	8000b20 <__aeabi_fsub>
 800ee5a:	2701      	movs	r7, #1
 800ee5c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800ee60:	42bd      	cmp	r5, r7
 800ee62:	da0c      	bge.n	800ee7e <__kernel_rem_pio2f+0x4d6>
 800ee64:	b10c      	cbz	r4, 800ee6a <__kernel_rem_pio2f+0x4c2>
 800ee66:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ee6a:	9b00      	ldr	r3, [sp, #0]
 800ee6c:	6058      	str	r0, [r3, #4]
 800ee6e:	e7b2      	b.n	800edd6 <__kernel_rem_pio2f+0x42e>
 800ee70:	462f      	mov	r7, r5
 800ee72:	2000      	movs	r0, #0
 800ee74:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800ee78:	e7e4      	b.n	800ee44 <__kernel_rem_pio2f+0x49c>
 800ee7a:	4603      	mov	r3, r0
 800ee7c:	e7e7      	b.n	800ee4e <__kernel_rem_pio2f+0x4a6>
 800ee7e:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 800ee82:	f7f1 fe4f 	bl	8000b24 <__addsf3>
 800ee86:	3701      	adds	r7, #1
 800ee88:	e7ea      	b.n	800ee60 <__kernel_rem_pio2f+0x4b8>
 800ee8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ee8e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800ee92:	4619      	mov	r1, r3
 800ee94:	4610      	mov	r0, r2
 800ee96:	9302      	str	r3, [sp, #8]
 800ee98:	9201      	str	r2, [sp, #4]
 800ee9a:	f7f1 fe43 	bl	8000b24 <__addsf3>
 800ee9e:	9a01      	ldr	r2, [sp, #4]
 800eea0:	4601      	mov	r1, r0
 800eea2:	4681      	mov	r9, r0
 800eea4:	4610      	mov	r0, r2
 800eea6:	f7f1 fe3b 	bl	8000b20 <__aeabi_fsub>
 800eeaa:	9b02      	ldr	r3, [sp, #8]
 800eeac:	f10a 3aff 	add.w	sl, sl, #4294967295
 800eeb0:	4619      	mov	r1, r3
 800eeb2:	f7f1 fe37 	bl	8000b24 <__addsf3>
 800eeb6:	f848 0904 	str.w	r0, [r8], #-4
 800eeba:	f8c8 9000 	str.w	r9, [r8]
 800eebe:	e798      	b.n	800edf2 <__kernel_rem_pio2f+0x44a>
 800eec0:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800eec4:	f8d7 a000 	ldr.w	sl, [r7]
 800eec8:	4618      	mov	r0, r3
 800eeca:	4651      	mov	r1, sl
 800eecc:	9301      	str	r3, [sp, #4]
 800eece:	f7f1 fe29 	bl	8000b24 <__addsf3>
 800eed2:	9b01      	ldr	r3, [sp, #4]
 800eed4:	4601      	mov	r1, r0
 800eed6:	4680      	mov	r8, r0
 800eed8:	4618      	mov	r0, r3
 800eeda:	f7f1 fe21 	bl	8000b20 <__aeabi_fsub>
 800eede:	4651      	mov	r1, sl
 800eee0:	f7f1 fe20 	bl	8000b24 <__addsf3>
 800eee4:	f847 0904 	str.w	r0, [r7], #-4
 800eee8:	f109 39ff 	add.w	r9, r9, #4294967295
 800eeec:	f8c7 8000 	str.w	r8, [r7]
 800eef0:	e783      	b.n	800edfa <__kernel_rem_pio2f+0x452>
 800eef2:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 800eef6:	f7f1 fe15 	bl	8000b24 <__addsf3>
 800eefa:	3d01      	subs	r5, #1
 800eefc:	e781      	b.n	800ee02 <__kernel_rem_pio2f+0x45a>
 800eefe:	9900      	ldr	r1, [sp, #0]
 800ef00:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 800ef04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ef08:	600a      	str	r2, [r1, #0]
 800ef0a:	604b      	str	r3, [r1, #4]
 800ef0c:	460a      	mov	r2, r1
 800ef0e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800ef12:	e780      	b.n	800ee16 <__kernel_rem_pio2f+0x46e>

0800ef14 <__kernel_sinf>:
 800ef14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef18:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ef1c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800ef20:	4604      	mov	r4, r0
 800ef22:	460f      	mov	r7, r1
 800ef24:	4691      	mov	r9, r2
 800ef26:	da03      	bge.n	800ef30 <__kernel_sinf+0x1c>
 800ef28:	f7f2 f8e0 	bl	80010ec <__aeabi_f2iz>
 800ef2c:	2800      	cmp	r0, #0
 800ef2e:	d035      	beq.n	800ef9c <__kernel_sinf+0x88>
 800ef30:	4621      	mov	r1, r4
 800ef32:	4620      	mov	r0, r4
 800ef34:	f7f1 fefe 	bl	8000d34 <__aeabi_fmul>
 800ef38:	4605      	mov	r5, r0
 800ef3a:	4601      	mov	r1, r0
 800ef3c:	4620      	mov	r0, r4
 800ef3e:	f7f1 fef9 	bl	8000d34 <__aeabi_fmul>
 800ef42:	4929      	ldr	r1, [pc, #164]	; (800efe8 <__kernel_sinf+0xd4>)
 800ef44:	4606      	mov	r6, r0
 800ef46:	4628      	mov	r0, r5
 800ef48:	f7f1 fef4 	bl	8000d34 <__aeabi_fmul>
 800ef4c:	4927      	ldr	r1, [pc, #156]	; (800efec <__kernel_sinf+0xd8>)
 800ef4e:	f7f1 fde7 	bl	8000b20 <__aeabi_fsub>
 800ef52:	4629      	mov	r1, r5
 800ef54:	f7f1 feee 	bl	8000d34 <__aeabi_fmul>
 800ef58:	4925      	ldr	r1, [pc, #148]	; (800eff0 <__kernel_sinf+0xdc>)
 800ef5a:	f7f1 fde3 	bl	8000b24 <__addsf3>
 800ef5e:	4629      	mov	r1, r5
 800ef60:	f7f1 fee8 	bl	8000d34 <__aeabi_fmul>
 800ef64:	4923      	ldr	r1, [pc, #140]	; (800eff4 <__kernel_sinf+0xe0>)
 800ef66:	f7f1 fddb 	bl	8000b20 <__aeabi_fsub>
 800ef6a:	4629      	mov	r1, r5
 800ef6c:	f7f1 fee2 	bl	8000d34 <__aeabi_fmul>
 800ef70:	4921      	ldr	r1, [pc, #132]	; (800eff8 <__kernel_sinf+0xe4>)
 800ef72:	f7f1 fdd7 	bl	8000b24 <__addsf3>
 800ef76:	4680      	mov	r8, r0
 800ef78:	f1b9 0f00 	cmp.w	r9, #0
 800ef7c:	d111      	bne.n	800efa2 <__kernel_sinf+0x8e>
 800ef7e:	4601      	mov	r1, r0
 800ef80:	4628      	mov	r0, r5
 800ef82:	f7f1 fed7 	bl	8000d34 <__aeabi_fmul>
 800ef86:	491d      	ldr	r1, [pc, #116]	; (800effc <__kernel_sinf+0xe8>)
 800ef88:	f7f1 fdca 	bl	8000b20 <__aeabi_fsub>
 800ef8c:	4631      	mov	r1, r6
 800ef8e:	f7f1 fed1 	bl	8000d34 <__aeabi_fmul>
 800ef92:	4601      	mov	r1, r0
 800ef94:	4620      	mov	r0, r4
 800ef96:	f7f1 fdc5 	bl	8000b24 <__addsf3>
 800ef9a:	4604      	mov	r4, r0
 800ef9c:	4620      	mov	r0, r4
 800ef9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800efa2:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800efa6:	4638      	mov	r0, r7
 800efa8:	f7f1 fec4 	bl	8000d34 <__aeabi_fmul>
 800efac:	4641      	mov	r1, r8
 800efae:	4681      	mov	r9, r0
 800efb0:	4630      	mov	r0, r6
 800efb2:	f7f1 febf 	bl	8000d34 <__aeabi_fmul>
 800efb6:	4601      	mov	r1, r0
 800efb8:	4648      	mov	r0, r9
 800efba:	f7f1 fdb1 	bl	8000b20 <__aeabi_fsub>
 800efbe:	4629      	mov	r1, r5
 800efc0:	f7f1 feb8 	bl	8000d34 <__aeabi_fmul>
 800efc4:	4639      	mov	r1, r7
 800efc6:	f7f1 fdab 	bl	8000b20 <__aeabi_fsub>
 800efca:	490c      	ldr	r1, [pc, #48]	; (800effc <__kernel_sinf+0xe8>)
 800efcc:	4605      	mov	r5, r0
 800efce:	4630      	mov	r0, r6
 800efd0:	f7f1 feb0 	bl	8000d34 <__aeabi_fmul>
 800efd4:	4601      	mov	r1, r0
 800efd6:	4628      	mov	r0, r5
 800efd8:	f7f1 fda4 	bl	8000b24 <__addsf3>
 800efdc:	4601      	mov	r1, r0
 800efde:	4620      	mov	r0, r4
 800efe0:	f7f1 fd9e 	bl	8000b20 <__aeabi_fsub>
 800efe4:	e7d9      	b.n	800ef9a <__kernel_sinf+0x86>
 800efe6:	bf00      	nop
 800efe8:	2f2ec9d3 	.word	0x2f2ec9d3
 800efec:	32d72f34 	.word	0x32d72f34
 800eff0:	3638ef1b 	.word	0x3638ef1b
 800eff4:	39500d01 	.word	0x39500d01
 800eff8:	3c088889 	.word	0x3c088889
 800effc:	3e2aaaab 	.word	0x3e2aaaab

0800f000 <fabs>:
 800f000:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f004:	4770      	bx	lr

0800f006 <finite>:
 800f006:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800f00a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f00e:	0fc0      	lsrs	r0, r0, #31
 800f010:	4770      	bx	lr
	...

0800f014 <nan>:
 800f014:	2000      	movs	r0, #0
 800f016:	4901      	ldr	r1, [pc, #4]	; (800f01c <nan+0x8>)
 800f018:	4770      	bx	lr
 800f01a:	bf00      	nop
 800f01c:	7ff80000 	.word	0x7ff80000

0800f020 <rint>:
 800f020:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800f024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f026:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800f02a:	2f13      	cmp	r7, #19
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	460c      	mov	r4, r1
 800f032:	4605      	mov	r5, r0
 800f034:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800f038:	dc59      	bgt.n	800f0ee <rint+0xce>
 800f03a:	2f00      	cmp	r7, #0
 800f03c:	da2a      	bge.n	800f094 <rint+0x74>
 800f03e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800f042:	4301      	orrs	r1, r0
 800f044:	d022      	beq.n	800f08c <rint+0x6c>
 800f046:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800f04a:	4301      	orrs	r1, r0
 800f04c:	424d      	negs	r5, r1
 800f04e:	430d      	orrs	r5, r1
 800f050:	4936      	ldr	r1, [pc, #216]	; (800f12c <rint+0x10c>)
 800f052:	0c5c      	lsrs	r4, r3, #17
 800f054:	0b2d      	lsrs	r5, r5, #12
 800f056:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800f05a:	0464      	lsls	r4, r4, #17
 800f05c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f060:	ea45 0304 	orr.w	r3, r5, r4
 800f064:	e9d1 4500 	ldrd	r4, r5, [r1]
 800f068:	4620      	mov	r0, r4
 800f06a:	4629      	mov	r1, r5
 800f06c:	f7f1 f876 	bl	800015c <__adddf3>
 800f070:	e9cd 0100 	strd	r0, r1, [sp]
 800f074:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f078:	462b      	mov	r3, r5
 800f07a:	4622      	mov	r2, r4
 800f07c:	f7f1 f86c 	bl	8000158 <__aeabi_dsub>
 800f080:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f084:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800f088:	4602      	mov	r2, r0
 800f08a:	460b      	mov	r3, r1
 800f08c:	4610      	mov	r0, r2
 800f08e:	4619      	mov	r1, r3
 800f090:	b003      	add	sp, #12
 800f092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f094:	4926      	ldr	r1, [pc, #152]	; (800f130 <rint+0x110>)
 800f096:	4139      	asrs	r1, r7
 800f098:	ea03 0001 	and.w	r0, r3, r1
 800f09c:	4310      	orrs	r0, r2
 800f09e:	d0f5      	beq.n	800f08c <rint+0x6c>
 800f0a0:	084b      	lsrs	r3, r1, #1
 800f0a2:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800f0a6:	ea52 0501 	orrs.w	r5, r2, r1
 800f0aa:	d00c      	beq.n	800f0c6 <rint+0xa6>
 800f0ac:	ea24 0303 	bic.w	r3, r4, r3
 800f0b0:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800f0b4:	2f13      	cmp	r7, #19
 800f0b6:	bf0c      	ite	eq
 800f0b8:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800f0bc:	2500      	movne	r5, #0
 800f0be:	fa44 f707 	asr.w	r7, r4, r7
 800f0c2:	ea43 0407 	orr.w	r4, r3, r7
 800f0c6:	4919      	ldr	r1, [pc, #100]	; (800f12c <rint+0x10c>)
 800f0c8:	4623      	mov	r3, r4
 800f0ca:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800f0ce:	462a      	mov	r2, r5
 800f0d0:	e9d6 4500 	ldrd	r4, r5, [r6]
 800f0d4:	4620      	mov	r0, r4
 800f0d6:	4629      	mov	r1, r5
 800f0d8:	f7f1 f840 	bl	800015c <__adddf3>
 800f0dc:	e9cd 0100 	strd	r0, r1, [sp]
 800f0e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f0e4:	4622      	mov	r2, r4
 800f0e6:	462b      	mov	r3, r5
 800f0e8:	f7f1 f836 	bl	8000158 <__aeabi_dsub>
 800f0ec:	e7cc      	b.n	800f088 <rint+0x68>
 800f0ee:	2f33      	cmp	r7, #51	; 0x33
 800f0f0:	dd05      	ble.n	800f0fe <rint+0xde>
 800f0f2:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800f0f6:	d1c9      	bne.n	800f08c <rint+0x6c>
 800f0f8:	f7f1 f830 	bl	800015c <__adddf3>
 800f0fc:	e7c4      	b.n	800f088 <rint+0x68>
 800f0fe:	f04f 31ff 	mov.w	r1, #4294967295
 800f102:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800f106:	fa21 f10c 	lsr.w	r1, r1, ip
 800f10a:	4208      	tst	r0, r1
 800f10c:	d0be      	beq.n	800f08c <rint+0x6c>
 800f10e:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800f112:	bf18      	it	ne
 800f114:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800f118:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800f11c:	bf1e      	ittt	ne
 800f11e:	ea20 0303 	bicne.w	r3, r0, r3
 800f122:	fa45 fc0c 	asrne.w	ip, r5, ip
 800f126:	ea43 050c 	orrne.w	r5, r3, ip
 800f12a:	e7cc      	b.n	800f0c6 <rint+0xa6>
 800f12c:	0800fd18 	.word	0x0800fd18
 800f130:	000fffff 	.word	0x000fffff
 800f134:	00000000 	.word	0x00000000

0800f138 <scalbn>:
 800f138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f13a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800f13e:	4604      	mov	r4, r0
 800f140:	460d      	mov	r5, r1
 800f142:	4617      	mov	r7, r2
 800f144:	460b      	mov	r3, r1
 800f146:	b996      	cbnz	r6, 800f16e <scalbn+0x36>
 800f148:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f14c:	4303      	orrs	r3, r0
 800f14e:	d039      	beq.n	800f1c4 <scalbn+0x8c>
 800f150:	4b35      	ldr	r3, [pc, #212]	; (800f228 <scalbn+0xf0>)
 800f152:	2200      	movs	r2, #0
 800f154:	f7f1 f9b8 	bl	80004c8 <__aeabi_dmul>
 800f158:	4b34      	ldr	r3, [pc, #208]	; (800f22c <scalbn+0xf4>)
 800f15a:	4604      	mov	r4, r0
 800f15c:	429f      	cmp	r7, r3
 800f15e:	460d      	mov	r5, r1
 800f160:	da0f      	bge.n	800f182 <scalbn+0x4a>
 800f162:	a32d      	add	r3, pc, #180	; (adr r3, 800f218 <scalbn+0xe0>)
 800f164:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f168:	f7f1 f9ae 	bl	80004c8 <__aeabi_dmul>
 800f16c:	e006      	b.n	800f17c <scalbn+0x44>
 800f16e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800f172:	4296      	cmp	r6, r2
 800f174:	d10a      	bne.n	800f18c <scalbn+0x54>
 800f176:	4602      	mov	r2, r0
 800f178:	f7f0 fff0 	bl	800015c <__adddf3>
 800f17c:	4604      	mov	r4, r0
 800f17e:	460d      	mov	r5, r1
 800f180:	e020      	b.n	800f1c4 <scalbn+0x8c>
 800f182:	460b      	mov	r3, r1
 800f184:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f188:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800f18c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800f190:	19b9      	adds	r1, r7, r6
 800f192:	4291      	cmp	r1, r2
 800f194:	dd0e      	ble.n	800f1b4 <scalbn+0x7c>
 800f196:	a322      	add	r3, pc, #136	; (adr r3, 800f220 <scalbn+0xe8>)
 800f198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f19c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800f1a0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800f1a4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800f1a8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800f1ac:	4820      	ldr	r0, [pc, #128]	; (800f230 <scalbn+0xf8>)
 800f1ae:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800f1b2:	e7d9      	b.n	800f168 <scalbn+0x30>
 800f1b4:	2900      	cmp	r1, #0
 800f1b6:	dd08      	ble.n	800f1ca <scalbn+0x92>
 800f1b8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f1bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f1c0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f1c4:	4620      	mov	r0, r4
 800f1c6:	4629      	mov	r1, r5
 800f1c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f1ca:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800f1ce:	da16      	bge.n	800f1fe <scalbn+0xc6>
 800f1d0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800f1d4:	429f      	cmp	r7, r3
 800f1d6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800f1da:	dd08      	ble.n	800f1ee <scalbn+0xb6>
 800f1dc:	4c15      	ldr	r4, [pc, #84]	; (800f234 <scalbn+0xfc>)
 800f1de:	4814      	ldr	r0, [pc, #80]	; (800f230 <scalbn+0xf8>)
 800f1e0:	f363 74df 	bfi	r4, r3, #31, #1
 800f1e4:	a30e      	add	r3, pc, #56	; (adr r3, 800f220 <scalbn+0xe8>)
 800f1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ea:	4621      	mov	r1, r4
 800f1ec:	e7bc      	b.n	800f168 <scalbn+0x30>
 800f1ee:	4c12      	ldr	r4, [pc, #72]	; (800f238 <scalbn+0x100>)
 800f1f0:	4812      	ldr	r0, [pc, #72]	; (800f23c <scalbn+0x104>)
 800f1f2:	f363 74df 	bfi	r4, r3, #31, #1
 800f1f6:	a308      	add	r3, pc, #32	; (adr r3, 800f218 <scalbn+0xe0>)
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	e7f5      	b.n	800f1ea <scalbn+0xb2>
 800f1fe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800f202:	3136      	adds	r1, #54	; 0x36
 800f204:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800f208:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800f20c:	4620      	mov	r0, r4
 800f20e:	4629      	mov	r1, r5
 800f210:	2200      	movs	r2, #0
 800f212:	4b0b      	ldr	r3, [pc, #44]	; (800f240 <scalbn+0x108>)
 800f214:	e7a8      	b.n	800f168 <scalbn+0x30>
 800f216:	bf00      	nop
 800f218:	c2f8f359 	.word	0xc2f8f359
 800f21c:	01a56e1f 	.word	0x01a56e1f
 800f220:	8800759c 	.word	0x8800759c
 800f224:	7e37e43c 	.word	0x7e37e43c
 800f228:	43500000 	.word	0x43500000
 800f22c:	ffff3cb0 	.word	0xffff3cb0
 800f230:	8800759c 	.word	0x8800759c
 800f234:	7e37e43c 	.word	0x7e37e43c
 800f238:	01a56e1f 	.word	0x01a56e1f
 800f23c:	c2f8f359 	.word	0xc2f8f359
 800f240:	3c900000 	.word	0x3c900000

0800f244 <atanf>:
 800f244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f248:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800f24c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800f250:	4604      	mov	r4, r0
 800f252:	4680      	mov	r8, r0
 800f254:	db0e      	blt.n	800f274 <atanf+0x30>
 800f256:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800f25a:	dd04      	ble.n	800f266 <atanf+0x22>
 800f25c:	4601      	mov	r1, r0
 800f25e:	f7f1 fc61 	bl	8000b24 <__addsf3>
 800f262:	4604      	mov	r4, r0
 800f264:	e003      	b.n	800f26e <atanf+0x2a>
 800f266:	2800      	cmp	r0, #0
 800f268:	f300 80ce 	bgt.w	800f408 <atanf+0x1c4>
 800f26c:	4c67      	ldr	r4, [pc, #412]	; (800f40c <atanf+0x1c8>)
 800f26e:	4620      	mov	r0, r4
 800f270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f274:	4b66      	ldr	r3, [pc, #408]	; (800f410 <atanf+0x1cc>)
 800f276:	429d      	cmp	r5, r3
 800f278:	dc0e      	bgt.n	800f298 <atanf+0x54>
 800f27a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800f27e:	da08      	bge.n	800f292 <atanf+0x4e>
 800f280:	4964      	ldr	r1, [pc, #400]	; (800f414 <atanf+0x1d0>)
 800f282:	f7f1 fc4f 	bl	8000b24 <__addsf3>
 800f286:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f28a:	f7f1 ff0f 	bl	80010ac <__aeabi_fcmpgt>
 800f28e:	2800      	cmp	r0, #0
 800f290:	d1ed      	bne.n	800f26e <atanf+0x2a>
 800f292:	f04f 36ff 	mov.w	r6, #4294967295
 800f296:	e01c      	b.n	800f2d2 <atanf+0x8e>
 800f298:	f000 f8e0 	bl	800f45c <fabsf>
 800f29c:	4b5e      	ldr	r3, [pc, #376]	; (800f418 <atanf+0x1d4>)
 800f29e:	4604      	mov	r4, r0
 800f2a0:	429d      	cmp	r5, r3
 800f2a2:	dc7c      	bgt.n	800f39e <atanf+0x15a>
 800f2a4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800f2a8:	429d      	cmp	r5, r3
 800f2aa:	dc67      	bgt.n	800f37c <atanf+0x138>
 800f2ac:	4601      	mov	r1, r0
 800f2ae:	f7f1 fc39 	bl	8000b24 <__addsf3>
 800f2b2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f2b6:	f7f1 fc33 	bl	8000b20 <__aeabi_fsub>
 800f2ba:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f2be:	4605      	mov	r5, r0
 800f2c0:	4620      	mov	r0, r4
 800f2c2:	f7f1 fc2f 	bl	8000b24 <__addsf3>
 800f2c6:	4601      	mov	r1, r0
 800f2c8:	4628      	mov	r0, r5
 800f2ca:	f7f1 fde7 	bl	8000e9c <__aeabi_fdiv>
 800f2ce:	2600      	movs	r6, #0
 800f2d0:	4604      	mov	r4, r0
 800f2d2:	4621      	mov	r1, r4
 800f2d4:	4620      	mov	r0, r4
 800f2d6:	f7f1 fd2d 	bl	8000d34 <__aeabi_fmul>
 800f2da:	4601      	mov	r1, r0
 800f2dc:	4607      	mov	r7, r0
 800f2de:	f7f1 fd29 	bl	8000d34 <__aeabi_fmul>
 800f2e2:	4605      	mov	r5, r0
 800f2e4:	494d      	ldr	r1, [pc, #308]	; (800f41c <atanf+0x1d8>)
 800f2e6:	f7f1 fd25 	bl	8000d34 <__aeabi_fmul>
 800f2ea:	494d      	ldr	r1, [pc, #308]	; (800f420 <atanf+0x1dc>)
 800f2ec:	f7f1 fc1a 	bl	8000b24 <__addsf3>
 800f2f0:	4629      	mov	r1, r5
 800f2f2:	f7f1 fd1f 	bl	8000d34 <__aeabi_fmul>
 800f2f6:	494b      	ldr	r1, [pc, #300]	; (800f424 <atanf+0x1e0>)
 800f2f8:	f7f1 fc14 	bl	8000b24 <__addsf3>
 800f2fc:	4629      	mov	r1, r5
 800f2fe:	f7f1 fd19 	bl	8000d34 <__aeabi_fmul>
 800f302:	4949      	ldr	r1, [pc, #292]	; (800f428 <atanf+0x1e4>)
 800f304:	f7f1 fc0e 	bl	8000b24 <__addsf3>
 800f308:	4629      	mov	r1, r5
 800f30a:	f7f1 fd13 	bl	8000d34 <__aeabi_fmul>
 800f30e:	4947      	ldr	r1, [pc, #284]	; (800f42c <atanf+0x1e8>)
 800f310:	f7f1 fc08 	bl	8000b24 <__addsf3>
 800f314:	4629      	mov	r1, r5
 800f316:	f7f1 fd0d 	bl	8000d34 <__aeabi_fmul>
 800f31a:	4945      	ldr	r1, [pc, #276]	; (800f430 <atanf+0x1ec>)
 800f31c:	f7f1 fc02 	bl	8000b24 <__addsf3>
 800f320:	4639      	mov	r1, r7
 800f322:	f7f1 fd07 	bl	8000d34 <__aeabi_fmul>
 800f326:	4943      	ldr	r1, [pc, #268]	; (800f434 <atanf+0x1f0>)
 800f328:	4607      	mov	r7, r0
 800f32a:	4628      	mov	r0, r5
 800f32c:	f7f1 fd02 	bl	8000d34 <__aeabi_fmul>
 800f330:	4941      	ldr	r1, [pc, #260]	; (800f438 <atanf+0x1f4>)
 800f332:	f7f1 fbf5 	bl	8000b20 <__aeabi_fsub>
 800f336:	4629      	mov	r1, r5
 800f338:	f7f1 fcfc 	bl	8000d34 <__aeabi_fmul>
 800f33c:	493f      	ldr	r1, [pc, #252]	; (800f43c <atanf+0x1f8>)
 800f33e:	f7f1 fbef 	bl	8000b20 <__aeabi_fsub>
 800f342:	4629      	mov	r1, r5
 800f344:	f7f1 fcf6 	bl	8000d34 <__aeabi_fmul>
 800f348:	493d      	ldr	r1, [pc, #244]	; (800f440 <atanf+0x1fc>)
 800f34a:	f7f1 fbe9 	bl	8000b20 <__aeabi_fsub>
 800f34e:	4629      	mov	r1, r5
 800f350:	f7f1 fcf0 	bl	8000d34 <__aeabi_fmul>
 800f354:	493b      	ldr	r1, [pc, #236]	; (800f444 <atanf+0x200>)
 800f356:	f7f1 fbe3 	bl	8000b20 <__aeabi_fsub>
 800f35a:	4629      	mov	r1, r5
 800f35c:	f7f1 fcea 	bl	8000d34 <__aeabi_fmul>
 800f360:	4601      	mov	r1, r0
 800f362:	4638      	mov	r0, r7
 800f364:	f7f1 fbde 	bl	8000b24 <__addsf3>
 800f368:	4621      	mov	r1, r4
 800f36a:	f7f1 fce3 	bl	8000d34 <__aeabi_fmul>
 800f36e:	1c73      	adds	r3, r6, #1
 800f370:	4601      	mov	r1, r0
 800f372:	d133      	bne.n	800f3dc <atanf+0x198>
 800f374:	4620      	mov	r0, r4
 800f376:	f7f1 fbd3 	bl	8000b20 <__aeabi_fsub>
 800f37a:	e772      	b.n	800f262 <atanf+0x1e>
 800f37c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f380:	f7f1 fbce 	bl	8000b20 <__aeabi_fsub>
 800f384:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f388:	4605      	mov	r5, r0
 800f38a:	4620      	mov	r0, r4
 800f38c:	f7f1 fbca 	bl	8000b24 <__addsf3>
 800f390:	4601      	mov	r1, r0
 800f392:	4628      	mov	r0, r5
 800f394:	f7f1 fd82 	bl	8000e9c <__aeabi_fdiv>
 800f398:	2601      	movs	r6, #1
 800f39a:	4604      	mov	r4, r0
 800f39c:	e799      	b.n	800f2d2 <atanf+0x8e>
 800f39e:	4b2a      	ldr	r3, [pc, #168]	; (800f448 <atanf+0x204>)
 800f3a0:	429d      	cmp	r5, r3
 800f3a2:	dc14      	bgt.n	800f3ce <atanf+0x18a>
 800f3a4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800f3a8:	f7f1 fbba 	bl	8000b20 <__aeabi_fsub>
 800f3ac:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800f3b0:	4605      	mov	r5, r0
 800f3b2:	4620      	mov	r0, r4
 800f3b4:	f7f1 fcbe 	bl	8000d34 <__aeabi_fmul>
 800f3b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800f3bc:	f7f1 fbb2 	bl	8000b24 <__addsf3>
 800f3c0:	4601      	mov	r1, r0
 800f3c2:	4628      	mov	r0, r5
 800f3c4:	f7f1 fd6a 	bl	8000e9c <__aeabi_fdiv>
 800f3c8:	2602      	movs	r6, #2
 800f3ca:	4604      	mov	r4, r0
 800f3cc:	e781      	b.n	800f2d2 <atanf+0x8e>
 800f3ce:	4601      	mov	r1, r0
 800f3d0:	481e      	ldr	r0, [pc, #120]	; (800f44c <atanf+0x208>)
 800f3d2:	f7f1 fd63 	bl	8000e9c <__aeabi_fdiv>
 800f3d6:	2603      	movs	r6, #3
 800f3d8:	4604      	mov	r4, r0
 800f3da:	e77a      	b.n	800f2d2 <atanf+0x8e>
 800f3dc:	4b1c      	ldr	r3, [pc, #112]	; (800f450 <atanf+0x20c>)
 800f3de:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800f3e2:	f7f1 fb9d 	bl	8000b20 <__aeabi_fsub>
 800f3e6:	4621      	mov	r1, r4
 800f3e8:	f7f1 fb9a 	bl	8000b20 <__aeabi_fsub>
 800f3ec:	4b19      	ldr	r3, [pc, #100]	; (800f454 <atanf+0x210>)
 800f3ee:	4601      	mov	r1, r0
 800f3f0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800f3f4:	f7f1 fb94 	bl	8000b20 <__aeabi_fsub>
 800f3f8:	f1b8 0f00 	cmp.w	r8, #0
 800f3fc:	4604      	mov	r4, r0
 800f3fe:	f6bf af36 	bge.w	800f26e <atanf+0x2a>
 800f402:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800f406:	e72c      	b.n	800f262 <atanf+0x1e>
 800f408:	4c13      	ldr	r4, [pc, #76]	; (800f458 <atanf+0x214>)
 800f40a:	e730      	b.n	800f26e <atanf+0x2a>
 800f40c:	bfc90fdb 	.word	0xbfc90fdb
 800f410:	3edfffff 	.word	0x3edfffff
 800f414:	7149f2ca 	.word	0x7149f2ca
 800f418:	3f97ffff 	.word	0x3f97ffff
 800f41c:	3c8569d7 	.word	0x3c8569d7
 800f420:	3d4bda59 	.word	0x3d4bda59
 800f424:	3d886b35 	.word	0x3d886b35
 800f428:	3dba2e6e 	.word	0x3dba2e6e
 800f42c:	3e124925 	.word	0x3e124925
 800f430:	3eaaaaab 	.word	0x3eaaaaab
 800f434:	bd15a221 	.word	0xbd15a221
 800f438:	3d6ef16b 	.word	0x3d6ef16b
 800f43c:	3d9d8795 	.word	0x3d9d8795
 800f440:	3de38e38 	.word	0x3de38e38
 800f444:	3e4ccccd 	.word	0x3e4ccccd
 800f448:	401bffff 	.word	0x401bffff
 800f44c:	bf800000 	.word	0xbf800000
 800f450:	0800fd38 	.word	0x0800fd38
 800f454:	0800fd28 	.word	0x0800fd28
 800f458:	3fc90fdb 	.word	0x3fc90fdb

0800f45c <fabsf>:
 800f45c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800f460:	4770      	bx	lr
	...

0800f464 <floorf>:
 800f464:	b570      	push	{r4, r5, r6, lr}
 800f466:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 800f46a:	3d7f      	subs	r5, #127	; 0x7f
 800f46c:	2d16      	cmp	r5, #22
 800f46e:	4601      	mov	r1, r0
 800f470:	4604      	mov	r4, r0
 800f472:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 800f476:	dc26      	bgt.n	800f4c6 <floorf+0x62>
 800f478:	2d00      	cmp	r5, #0
 800f47a:	da0e      	bge.n	800f49a <floorf+0x36>
 800f47c:	4917      	ldr	r1, [pc, #92]	; (800f4dc <floorf+0x78>)
 800f47e:	f7f1 fb51 	bl	8000b24 <__addsf3>
 800f482:	2100      	movs	r1, #0
 800f484:	f7f1 fe12 	bl	80010ac <__aeabi_fcmpgt>
 800f488:	b128      	cbz	r0, 800f496 <floorf+0x32>
 800f48a:	2c00      	cmp	r4, #0
 800f48c:	da23      	bge.n	800f4d6 <floorf+0x72>
 800f48e:	4b14      	ldr	r3, [pc, #80]	; (800f4e0 <floorf+0x7c>)
 800f490:	2e00      	cmp	r6, #0
 800f492:	bf18      	it	ne
 800f494:	461c      	movne	r4, r3
 800f496:	4621      	mov	r1, r4
 800f498:	e01b      	b.n	800f4d2 <floorf+0x6e>
 800f49a:	4e12      	ldr	r6, [pc, #72]	; (800f4e4 <floorf+0x80>)
 800f49c:	412e      	asrs	r6, r5
 800f49e:	4230      	tst	r0, r6
 800f4a0:	d017      	beq.n	800f4d2 <floorf+0x6e>
 800f4a2:	490e      	ldr	r1, [pc, #56]	; (800f4dc <floorf+0x78>)
 800f4a4:	f7f1 fb3e 	bl	8000b24 <__addsf3>
 800f4a8:	2100      	movs	r1, #0
 800f4aa:	f7f1 fdff 	bl	80010ac <__aeabi_fcmpgt>
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	d0f1      	beq.n	800f496 <floorf+0x32>
 800f4b2:	2c00      	cmp	r4, #0
 800f4b4:	bfbe      	ittt	lt
 800f4b6:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 800f4ba:	fa43 f505 	asrlt.w	r5, r3, r5
 800f4be:	1964      	addlt	r4, r4, r5
 800f4c0:	ea24 0406 	bic.w	r4, r4, r6
 800f4c4:	e7e7      	b.n	800f496 <floorf+0x32>
 800f4c6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 800f4ca:	d302      	bcc.n	800f4d2 <floorf+0x6e>
 800f4cc:	f7f1 fb2a 	bl	8000b24 <__addsf3>
 800f4d0:	4601      	mov	r1, r0
 800f4d2:	4608      	mov	r0, r1
 800f4d4:	bd70      	pop	{r4, r5, r6, pc}
 800f4d6:	2400      	movs	r4, #0
 800f4d8:	e7dd      	b.n	800f496 <floorf+0x32>
 800f4da:	bf00      	nop
 800f4dc:	7149f2ca 	.word	0x7149f2ca
 800f4e0:	bf800000 	.word	0xbf800000
 800f4e4:	007fffff 	.word	0x007fffff

0800f4e8 <nanf>:
 800f4e8:	4800      	ldr	r0, [pc, #0]	; (800f4ec <nanf+0x4>)
 800f4ea:	4770      	bx	lr
 800f4ec:	7fc00000 	.word	0x7fc00000

0800f4f0 <scalbnf>:
 800f4f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800f4f4:	b538      	push	{r3, r4, r5, lr}
 800f4f6:	4603      	mov	r3, r0
 800f4f8:	460d      	mov	r5, r1
 800f4fa:	4604      	mov	r4, r0
 800f4fc:	d02a      	beq.n	800f554 <scalbnf+0x64>
 800f4fe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800f502:	d304      	bcc.n	800f50e <scalbnf+0x1e>
 800f504:	4601      	mov	r1, r0
 800f506:	f7f1 fb0d 	bl	8000b24 <__addsf3>
 800f50a:	4603      	mov	r3, r0
 800f50c:	e022      	b.n	800f554 <scalbnf+0x64>
 800f50e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800f512:	d117      	bne.n	800f544 <scalbnf+0x54>
 800f514:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800f518:	f7f1 fc0c 	bl	8000d34 <__aeabi_fmul>
 800f51c:	4a17      	ldr	r2, [pc, #92]	; (800f57c <scalbnf+0x8c>)
 800f51e:	4603      	mov	r3, r0
 800f520:	4295      	cmp	r5, r2
 800f522:	db0b      	blt.n	800f53c <scalbnf+0x4c>
 800f524:	4604      	mov	r4, r0
 800f526:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800f52a:	3a19      	subs	r2, #25
 800f52c:	442a      	add	r2, r5
 800f52e:	2afe      	cmp	r2, #254	; 0xfe
 800f530:	dd0a      	ble.n	800f548 <scalbnf+0x58>
 800f532:	4913      	ldr	r1, [pc, #76]	; (800f580 <scalbnf+0x90>)
 800f534:	4618      	mov	r0, r3
 800f536:	f361 001e 	bfi	r0, r1, #0, #31
 800f53a:	e000      	b.n	800f53e <scalbnf+0x4e>
 800f53c:	4911      	ldr	r1, [pc, #68]	; (800f584 <scalbnf+0x94>)
 800f53e:	f7f1 fbf9 	bl	8000d34 <__aeabi_fmul>
 800f542:	e7e2      	b.n	800f50a <scalbnf+0x1a>
 800f544:	0dd2      	lsrs	r2, r2, #23
 800f546:	e7f1      	b.n	800f52c <scalbnf+0x3c>
 800f548:	2a00      	cmp	r2, #0
 800f54a:	dd05      	ble.n	800f558 <scalbnf+0x68>
 800f54c:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800f550:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800f554:	4618      	mov	r0, r3
 800f556:	bd38      	pop	{r3, r4, r5, pc}
 800f558:	f112 0f16 	cmn.w	r2, #22
 800f55c:	da05      	bge.n	800f56a <scalbnf+0x7a>
 800f55e:	f24c 3250 	movw	r2, #50000	; 0xc350
 800f562:	4295      	cmp	r5, r2
 800f564:	dce5      	bgt.n	800f532 <scalbnf+0x42>
 800f566:	4907      	ldr	r1, [pc, #28]	; (800f584 <scalbnf+0x94>)
 800f568:	e7e4      	b.n	800f534 <scalbnf+0x44>
 800f56a:	3219      	adds	r2, #25
 800f56c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800f570:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800f574:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800f578:	e7e1      	b.n	800f53e <scalbnf+0x4e>
 800f57a:	bf00      	nop
 800f57c:	ffff3cb0 	.word	0xffff3cb0
 800f580:	7149f2ca 	.word	0x7149f2ca
 800f584:	0da24260 	.word	0x0da24260

0800f588 <abort>:
 800f588:	2006      	movs	r0, #6
 800f58a:	b508      	push	{r3, lr}
 800f58c:	f000 f94c 	bl	800f828 <raise>
 800f590:	2001      	movs	r0, #1
 800f592:	f7f5 f822 	bl	80045da <_exit>
	...

0800f598 <__errno>:
 800f598:	4b01      	ldr	r3, [pc, #4]	; (800f5a0 <__errno+0x8>)
 800f59a:	6818      	ldr	r0, [r3, #0]
 800f59c:	4770      	bx	lr
 800f59e:	bf00      	nop
 800f5a0:	20000010 	.word	0x20000010

0800f5a4 <__libc_init_array>:
 800f5a4:	b570      	push	{r4, r5, r6, lr}
 800f5a6:	2600      	movs	r6, #0
 800f5a8:	4d0c      	ldr	r5, [pc, #48]	; (800f5dc <__libc_init_array+0x38>)
 800f5aa:	4c0d      	ldr	r4, [pc, #52]	; (800f5e0 <__libc_init_array+0x3c>)
 800f5ac:	1b64      	subs	r4, r4, r5
 800f5ae:	10a4      	asrs	r4, r4, #2
 800f5b0:	42a6      	cmp	r6, r4
 800f5b2:	d109      	bne.n	800f5c8 <__libc_init_array+0x24>
 800f5b4:	f000 f962 	bl	800f87c <_init>
 800f5b8:	2600      	movs	r6, #0
 800f5ba:	4d0a      	ldr	r5, [pc, #40]	; (800f5e4 <__libc_init_array+0x40>)
 800f5bc:	4c0a      	ldr	r4, [pc, #40]	; (800f5e8 <__libc_init_array+0x44>)
 800f5be:	1b64      	subs	r4, r4, r5
 800f5c0:	10a4      	asrs	r4, r4, #2
 800f5c2:	42a6      	cmp	r6, r4
 800f5c4:	d105      	bne.n	800f5d2 <__libc_init_array+0x2e>
 800f5c6:	bd70      	pop	{r4, r5, r6, pc}
 800f5c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5cc:	4798      	blx	r3
 800f5ce:	3601      	adds	r6, #1
 800f5d0:	e7ee      	b.n	800f5b0 <__libc_init_array+0xc>
 800f5d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f5d6:	4798      	blx	r3
 800f5d8:	3601      	adds	r6, #1
 800f5da:	e7f2      	b.n	800f5c2 <__libc_init_array+0x1e>
 800f5dc:	0800fda8 	.word	0x0800fda8
 800f5e0:	0800fda8 	.word	0x0800fda8
 800f5e4:	0800fda8 	.word	0x0800fda8
 800f5e8:	0800fdb0 	.word	0x0800fdb0

0800f5ec <malloc>:
 800f5ec:	4b02      	ldr	r3, [pc, #8]	; (800f5f8 <malloc+0xc>)
 800f5ee:	4601      	mov	r1, r0
 800f5f0:	6818      	ldr	r0, [r3, #0]
 800f5f2:	f000 b887 	b.w	800f704 <_malloc_r>
 800f5f6:	bf00      	nop
 800f5f8:	20000010 	.word	0x20000010

0800f5fc <free>:
 800f5fc:	4b02      	ldr	r3, [pc, #8]	; (800f608 <free+0xc>)
 800f5fe:	4601      	mov	r1, r0
 800f600:	6818      	ldr	r0, [r3, #0]
 800f602:	f000 b833 	b.w	800f66c <_free_r>
 800f606:	bf00      	nop
 800f608:	20000010 	.word	0x20000010

0800f60c <memcpy>:
 800f60c:	440a      	add	r2, r1
 800f60e:	4291      	cmp	r1, r2
 800f610:	f100 33ff 	add.w	r3, r0, #4294967295
 800f614:	d100      	bne.n	800f618 <memcpy+0xc>
 800f616:	4770      	bx	lr
 800f618:	b510      	push	{r4, lr}
 800f61a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f61e:	4291      	cmp	r1, r2
 800f620:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f624:	d1f9      	bne.n	800f61a <memcpy+0xe>
 800f626:	bd10      	pop	{r4, pc}

0800f628 <memmove>:
 800f628:	4288      	cmp	r0, r1
 800f62a:	b510      	push	{r4, lr}
 800f62c:	eb01 0402 	add.w	r4, r1, r2
 800f630:	d902      	bls.n	800f638 <memmove+0x10>
 800f632:	4284      	cmp	r4, r0
 800f634:	4623      	mov	r3, r4
 800f636:	d807      	bhi.n	800f648 <memmove+0x20>
 800f638:	1e43      	subs	r3, r0, #1
 800f63a:	42a1      	cmp	r1, r4
 800f63c:	d008      	beq.n	800f650 <memmove+0x28>
 800f63e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f642:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f646:	e7f8      	b.n	800f63a <memmove+0x12>
 800f648:	4601      	mov	r1, r0
 800f64a:	4402      	add	r2, r0
 800f64c:	428a      	cmp	r2, r1
 800f64e:	d100      	bne.n	800f652 <memmove+0x2a>
 800f650:	bd10      	pop	{r4, pc}
 800f652:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f656:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f65a:	e7f7      	b.n	800f64c <memmove+0x24>

0800f65c <memset>:
 800f65c:	4603      	mov	r3, r0
 800f65e:	4402      	add	r2, r0
 800f660:	4293      	cmp	r3, r2
 800f662:	d100      	bne.n	800f666 <memset+0xa>
 800f664:	4770      	bx	lr
 800f666:	f803 1b01 	strb.w	r1, [r3], #1
 800f66a:	e7f9      	b.n	800f660 <memset+0x4>

0800f66c <_free_r>:
 800f66c:	b538      	push	{r3, r4, r5, lr}
 800f66e:	4605      	mov	r5, r0
 800f670:	2900      	cmp	r1, #0
 800f672:	d043      	beq.n	800f6fc <_free_r+0x90>
 800f674:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f678:	1f0c      	subs	r4, r1, #4
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	bfb8      	it	lt
 800f67e:	18e4      	addlt	r4, r4, r3
 800f680:	f000 f8f0 	bl	800f864 <__malloc_lock>
 800f684:	4a1e      	ldr	r2, [pc, #120]	; (800f700 <_free_r+0x94>)
 800f686:	6813      	ldr	r3, [r2, #0]
 800f688:	4610      	mov	r0, r2
 800f68a:	b933      	cbnz	r3, 800f69a <_free_r+0x2e>
 800f68c:	6063      	str	r3, [r4, #4]
 800f68e:	6014      	str	r4, [r2, #0]
 800f690:	4628      	mov	r0, r5
 800f692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f696:	f000 b8eb 	b.w	800f870 <__malloc_unlock>
 800f69a:	42a3      	cmp	r3, r4
 800f69c:	d90a      	bls.n	800f6b4 <_free_r+0x48>
 800f69e:	6821      	ldr	r1, [r4, #0]
 800f6a0:	1862      	adds	r2, r4, r1
 800f6a2:	4293      	cmp	r3, r2
 800f6a4:	bf01      	itttt	eq
 800f6a6:	681a      	ldreq	r2, [r3, #0]
 800f6a8:	685b      	ldreq	r3, [r3, #4]
 800f6aa:	1852      	addeq	r2, r2, r1
 800f6ac:	6022      	streq	r2, [r4, #0]
 800f6ae:	6063      	str	r3, [r4, #4]
 800f6b0:	6004      	str	r4, [r0, #0]
 800f6b2:	e7ed      	b.n	800f690 <_free_r+0x24>
 800f6b4:	461a      	mov	r2, r3
 800f6b6:	685b      	ldr	r3, [r3, #4]
 800f6b8:	b10b      	cbz	r3, 800f6be <_free_r+0x52>
 800f6ba:	42a3      	cmp	r3, r4
 800f6bc:	d9fa      	bls.n	800f6b4 <_free_r+0x48>
 800f6be:	6811      	ldr	r1, [r2, #0]
 800f6c0:	1850      	adds	r0, r2, r1
 800f6c2:	42a0      	cmp	r0, r4
 800f6c4:	d10b      	bne.n	800f6de <_free_r+0x72>
 800f6c6:	6820      	ldr	r0, [r4, #0]
 800f6c8:	4401      	add	r1, r0
 800f6ca:	1850      	adds	r0, r2, r1
 800f6cc:	4283      	cmp	r3, r0
 800f6ce:	6011      	str	r1, [r2, #0]
 800f6d0:	d1de      	bne.n	800f690 <_free_r+0x24>
 800f6d2:	6818      	ldr	r0, [r3, #0]
 800f6d4:	685b      	ldr	r3, [r3, #4]
 800f6d6:	4401      	add	r1, r0
 800f6d8:	6011      	str	r1, [r2, #0]
 800f6da:	6053      	str	r3, [r2, #4]
 800f6dc:	e7d8      	b.n	800f690 <_free_r+0x24>
 800f6de:	d902      	bls.n	800f6e6 <_free_r+0x7a>
 800f6e0:	230c      	movs	r3, #12
 800f6e2:	602b      	str	r3, [r5, #0]
 800f6e4:	e7d4      	b.n	800f690 <_free_r+0x24>
 800f6e6:	6820      	ldr	r0, [r4, #0]
 800f6e8:	1821      	adds	r1, r4, r0
 800f6ea:	428b      	cmp	r3, r1
 800f6ec:	bf01      	itttt	eq
 800f6ee:	6819      	ldreq	r1, [r3, #0]
 800f6f0:	685b      	ldreq	r3, [r3, #4]
 800f6f2:	1809      	addeq	r1, r1, r0
 800f6f4:	6021      	streq	r1, [r4, #0]
 800f6f6:	6063      	str	r3, [r4, #4]
 800f6f8:	6054      	str	r4, [r2, #4]
 800f6fa:	e7c9      	b.n	800f690 <_free_r+0x24>
 800f6fc:	bd38      	pop	{r3, r4, r5, pc}
 800f6fe:	bf00      	nop
 800f700:	20000e38 	.word	0x20000e38

0800f704 <_malloc_r>:
 800f704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f706:	1ccd      	adds	r5, r1, #3
 800f708:	f025 0503 	bic.w	r5, r5, #3
 800f70c:	3508      	adds	r5, #8
 800f70e:	2d0c      	cmp	r5, #12
 800f710:	bf38      	it	cc
 800f712:	250c      	movcc	r5, #12
 800f714:	2d00      	cmp	r5, #0
 800f716:	4606      	mov	r6, r0
 800f718:	db01      	blt.n	800f71e <_malloc_r+0x1a>
 800f71a:	42a9      	cmp	r1, r5
 800f71c:	d903      	bls.n	800f726 <_malloc_r+0x22>
 800f71e:	230c      	movs	r3, #12
 800f720:	6033      	str	r3, [r6, #0]
 800f722:	2000      	movs	r0, #0
 800f724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f726:	f000 f89d 	bl	800f864 <__malloc_lock>
 800f72a:	4921      	ldr	r1, [pc, #132]	; (800f7b0 <_malloc_r+0xac>)
 800f72c:	680a      	ldr	r2, [r1, #0]
 800f72e:	4614      	mov	r4, r2
 800f730:	b99c      	cbnz	r4, 800f75a <_malloc_r+0x56>
 800f732:	4f20      	ldr	r7, [pc, #128]	; (800f7b4 <_malloc_r+0xb0>)
 800f734:	683b      	ldr	r3, [r7, #0]
 800f736:	b923      	cbnz	r3, 800f742 <_malloc_r+0x3e>
 800f738:	4621      	mov	r1, r4
 800f73a:	4630      	mov	r0, r6
 800f73c:	f000 f83c 	bl	800f7b8 <_sbrk_r>
 800f740:	6038      	str	r0, [r7, #0]
 800f742:	4629      	mov	r1, r5
 800f744:	4630      	mov	r0, r6
 800f746:	f000 f837 	bl	800f7b8 <_sbrk_r>
 800f74a:	1c43      	adds	r3, r0, #1
 800f74c:	d123      	bne.n	800f796 <_malloc_r+0x92>
 800f74e:	230c      	movs	r3, #12
 800f750:	4630      	mov	r0, r6
 800f752:	6033      	str	r3, [r6, #0]
 800f754:	f000 f88c 	bl	800f870 <__malloc_unlock>
 800f758:	e7e3      	b.n	800f722 <_malloc_r+0x1e>
 800f75a:	6823      	ldr	r3, [r4, #0]
 800f75c:	1b5b      	subs	r3, r3, r5
 800f75e:	d417      	bmi.n	800f790 <_malloc_r+0x8c>
 800f760:	2b0b      	cmp	r3, #11
 800f762:	d903      	bls.n	800f76c <_malloc_r+0x68>
 800f764:	6023      	str	r3, [r4, #0]
 800f766:	441c      	add	r4, r3
 800f768:	6025      	str	r5, [r4, #0]
 800f76a:	e004      	b.n	800f776 <_malloc_r+0x72>
 800f76c:	6863      	ldr	r3, [r4, #4]
 800f76e:	42a2      	cmp	r2, r4
 800f770:	bf0c      	ite	eq
 800f772:	600b      	streq	r3, [r1, #0]
 800f774:	6053      	strne	r3, [r2, #4]
 800f776:	4630      	mov	r0, r6
 800f778:	f000 f87a 	bl	800f870 <__malloc_unlock>
 800f77c:	f104 000b 	add.w	r0, r4, #11
 800f780:	1d23      	adds	r3, r4, #4
 800f782:	f020 0007 	bic.w	r0, r0, #7
 800f786:	1ac2      	subs	r2, r0, r3
 800f788:	d0cc      	beq.n	800f724 <_malloc_r+0x20>
 800f78a:	1a1b      	subs	r3, r3, r0
 800f78c:	50a3      	str	r3, [r4, r2]
 800f78e:	e7c9      	b.n	800f724 <_malloc_r+0x20>
 800f790:	4622      	mov	r2, r4
 800f792:	6864      	ldr	r4, [r4, #4]
 800f794:	e7cc      	b.n	800f730 <_malloc_r+0x2c>
 800f796:	1cc4      	adds	r4, r0, #3
 800f798:	f024 0403 	bic.w	r4, r4, #3
 800f79c:	42a0      	cmp	r0, r4
 800f79e:	d0e3      	beq.n	800f768 <_malloc_r+0x64>
 800f7a0:	1a21      	subs	r1, r4, r0
 800f7a2:	4630      	mov	r0, r6
 800f7a4:	f000 f808 	bl	800f7b8 <_sbrk_r>
 800f7a8:	3001      	adds	r0, #1
 800f7aa:	d1dd      	bne.n	800f768 <_malloc_r+0x64>
 800f7ac:	e7cf      	b.n	800f74e <_malloc_r+0x4a>
 800f7ae:	bf00      	nop
 800f7b0:	20000e38 	.word	0x20000e38
 800f7b4:	20000e3c 	.word	0x20000e3c

0800f7b8 <_sbrk_r>:
 800f7b8:	b538      	push	{r3, r4, r5, lr}
 800f7ba:	2300      	movs	r3, #0
 800f7bc:	4d05      	ldr	r5, [pc, #20]	; (800f7d4 <_sbrk_r+0x1c>)
 800f7be:	4604      	mov	r4, r0
 800f7c0:	4608      	mov	r0, r1
 800f7c2:	602b      	str	r3, [r5, #0]
 800f7c4:	f7f4 ff14 	bl	80045f0 <_sbrk>
 800f7c8:	1c43      	adds	r3, r0, #1
 800f7ca:	d102      	bne.n	800f7d2 <_sbrk_r+0x1a>
 800f7cc:	682b      	ldr	r3, [r5, #0]
 800f7ce:	b103      	cbz	r3, 800f7d2 <_sbrk_r+0x1a>
 800f7d0:	6023      	str	r3, [r4, #0]
 800f7d2:	bd38      	pop	{r3, r4, r5, pc}
 800f7d4:	20000e54 	.word	0x20000e54

0800f7d8 <_raise_r>:
 800f7d8:	291f      	cmp	r1, #31
 800f7da:	b538      	push	{r3, r4, r5, lr}
 800f7dc:	4604      	mov	r4, r0
 800f7de:	460d      	mov	r5, r1
 800f7e0:	d904      	bls.n	800f7ec <_raise_r+0x14>
 800f7e2:	2316      	movs	r3, #22
 800f7e4:	6003      	str	r3, [r0, #0]
 800f7e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f7ea:	bd38      	pop	{r3, r4, r5, pc}
 800f7ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f7ee:	b112      	cbz	r2, 800f7f6 <_raise_r+0x1e>
 800f7f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f7f4:	b94b      	cbnz	r3, 800f80a <_raise_r+0x32>
 800f7f6:	4620      	mov	r0, r4
 800f7f8:	f000 f830 	bl	800f85c <_getpid_r>
 800f7fc:	462a      	mov	r2, r5
 800f7fe:	4601      	mov	r1, r0
 800f800:	4620      	mov	r0, r4
 800f802:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f806:	f000 b817 	b.w	800f838 <_kill_r>
 800f80a:	2b01      	cmp	r3, #1
 800f80c:	d00a      	beq.n	800f824 <_raise_r+0x4c>
 800f80e:	1c59      	adds	r1, r3, #1
 800f810:	d103      	bne.n	800f81a <_raise_r+0x42>
 800f812:	2316      	movs	r3, #22
 800f814:	6003      	str	r3, [r0, #0]
 800f816:	2001      	movs	r0, #1
 800f818:	e7e7      	b.n	800f7ea <_raise_r+0x12>
 800f81a:	2400      	movs	r4, #0
 800f81c:	4628      	mov	r0, r5
 800f81e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f822:	4798      	blx	r3
 800f824:	2000      	movs	r0, #0
 800f826:	e7e0      	b.n	800f7ea <_raise_r+0x12>

0800f828 <raise>:
 800f828:	4b02      	ldr	r3, [pc, #8]	; (800f834 <raise+0xc>)
 800f82a:	4601      	mov	r1, r0
 800f82c:	6818      	ldr	r0, [r3, #0]
 800f82e:	f7ff bfd3 	b.w	800f7d8 <_raise_r>
 800f832:	bf00      	nop
 800f834:	20000010 	.word	0x20000010

0800f838 <_kill_r>:
 800f838:	b538      	push	{r3, r4, r5, lr}
 800f83a:	2300      	movs	r3, #0
 800f83c:	4d06      	ldr	r5, [pc, #24]	; (800f858 <_kill_r+0x20>)
 800f83e:	4604      	mov	r4, r0
 800f840:	4608      	mov	r0, r1
 800f842:	4611      	mov	r1, r2
 800f844:	602b      	str	r3, [r5, #0]
 800f846:	f7f4 feb8 	bl	80045ba <_kill>
 800f84a:	1c43      	adds	r3, r0, #1
 800f84c:	d102      	bne.n	800f854 <_kill_r+0x1c>
 800f84e:	682b      	ldr	r3, [r5, #0]
 800f850:	b103      	cbz	r3, 800f854 <_kill_r+0x1c>
 800f852:	6023      	str	r3, [r4, #0]
 800f854:	bd38      	pop	{r3, r4, r5, pc}
 800f856:	bf00      	nop
 800f858:	20000e54 	.word	0x20000e54

0800f85c <_getpid_r>:
 800f85c:	f7f4 bea6 	b.w	80045ac <_getpid>

0800f860 <__retarget_lock_acquire_recursive>:
 800f860:	4770      	bx	lr

0800f862 <__retarget_lock_release_recursive>:
 800f862:	4770      	bx	lr

0800f864 <__malloc_lock>:
 800f864:	4801      	ldr	r0, [pc, #4]	; (800f86c <__malloc_lock+0x8>)
 800f866:	f7ff bffb 	b.w	800f860 <__retarget_lock_acquire_recursive>
 800f86a:	bf00      	nop
 800f86c:	20000e4c 	.word	0x20000e4c

0800f870 <__malloc_unlock>:
 800f870:	4801      	ldr	r0, [pc, #4]	; (800f878 <__malloc_unlock+0x8>)
 800f872:	f7ff bff6 	b.w	800f862 <__retarget_lock_release_recursive>
 800f876:	bf00      	nop
 800f878:	20000e4c 	.word	0x20000e4c

0800f87c <_init>:
 800f87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f87e:	bf00      	nop
 800f880:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f882:	bc08      	pop	{r3}
 800f884:	469e      	mov	lr, r3
 800f886:	4770      	bx	lr

0800f888 <_fini>:
 800f888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f88a:	bf00      	nop
 800f88c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f88e:	bc08      	pop	{r3}
 800f890:	469e      	mov	lr, r3
 800f892:	4770      	bx	lr
