

================================================================
== Vitis HLS Report for 'prepare_attn'
================================================================
* Date:           Wed Jul 31 17:01:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17030|    17030|  0.170 ms|  0.170 ms|  17030|  17030|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                   Loop Name                                  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln354_for_block_q_patch__ln356_for_each_k_patch__ln358_for_offset_q_patch  |    17028|    17028|         2|          1|          1|  17028|       yes|
        +------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%q_patch_offset = alloca i32 1"   --->   Operation 5 'alloca' 'q_patch_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_021 = alloca i32 1"   --->   Operation 6 'alloca' 'p_0_0_0_0_0_021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_03673 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_1_0_0_03673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_04755 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_2_0_0_04755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_05837 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_3_0_0_05837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_029 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0_0_0_029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036711 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_1_0_0_036711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047513 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_2_0_0_047513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058315 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_3_0_0_058315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_0217 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0_0_0_0217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036719 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_1_0_0_036719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047521 = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_2_0_0_047521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058323 = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_3_0_0_058323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_0225 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_0_0_0_0225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036727 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_1_0_0_036727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047529 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_2_0_0_047529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058331 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_3_0_0_058331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten43 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln354 = store i15 0, i15 %indvar_flatten43" [Deit_cpp/src/attention.cpp:354]   --->   Operation 26 'store' 'store_ln354' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln354 = store i11 0, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:354]   --->   Operation 27 'store' 'store_ln354' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln354 = store i3 0, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:354]   --->   Operation 28 'store' 'store_ln354' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln354 = br void %for.body10" [Deit_cpp/src/attention.cpp:354]   --->   Operation 29 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:356]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten43_load = load i15 %indvar_flatten43" [Deit_cpp/src/attention.cpp:354]   --->   Operation 31 'load' 'indvar_flatten43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.07ns)   --->   "%icmp_ln354 = icmp_eq  i15 %indvar_flatten43_load, i15 17028" [Deit_cpp/src/attention.cpp:354]   --->   Operation 32 'icmp' 'icmp_ln354' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%add_ln354 = add i15 %indvar_flatten43_load, i15 1" [Deit_cpp/src/attention.cpp:354]   --->   Operation 33 'add' 'add_ln354' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln354 = br i1 %icmp_ln354, void %for.inc25, void %for.end27" [Deit_cpp/src/attention.cpp:354]   --->   Operation 34 'br' 'br_ln354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%q_patch_offset_load = load i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:358]   --->   Operation 35 'load' 'q_patch_offset_load' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%icmp_ln356 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:356]   --->   Operation 36 'icmp' 'icmp_ln356' <Predicate = (!icmp_ln354)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln356)   --->   "%xor_ln354 = xor i1 %icmp_ln356, i1 1" [Deit_cpp/src/attention.cpp:354]   --->   Operation 37 'xor' 'xor_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.58ns)   --->   "%icmp_ln358 = icmp_eq  i3 %q_patch_offset_load, i3 4" [Deit_cpp/src/attention.cpp:358]   --->   Operation 38 'icmp' 'icmp_ln358' <Predicate = (!icmp_ln354)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln356)   --->   "%and_ln354 = and i1 %icmp_ln358, i1 %xor_ln354" [Deit_cpp/src/attention.cpp:354]   --->   Operation 39 'and' 'and_ln354' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln356)   --->   "%or_ln356 = or i1 %and_ln354, i1 %icmp_ln356" [Deit_cpp/src/attention.cpp:356]   --->   Operation 40 'or' 'or_ln356' <Predicate = (!icmp_ln354)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln356 = select i1 %or_ln356, i3 0, i3 %q_patch_offset_load" [Deit_cpp/src/attention.cpp:356]   --->   Operation 41 'select' 'select_ln356' <Predicate = (!icmp_ln354)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i3 %select_ln356" [Deit_cpp/src/attention.cpp:364]   --->   Operation 42 'trunc' 'trunc_ln364_1' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.58ns)   --->   "%icmp_ln365 = icmp_eq  i3 %select_ln356, i3 3" [Deit_cpp/src/attention.cpp:365]   --->   Operation 43 'icmp' 'icmp_ln365' <Predicate = (!icmp_ln354)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %for.inc18, void %xlx_occurrence.for.inc.4" [Deit_cpp/src/attention.cpp:365]   --->   Operation 44 'br' 'br_ln365' <Predicate = (!icmp_ln354)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%add_ln358 = add i3 %select_ln356, i3 1" [Deit_cpp/src/attention.cpp:358]   --->   Operation 45 'add' 'add_ln358' <Predicate = (!icmp_ln354)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln356 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:356]   --->   Operation 46 'add' 'add_ln356' <Predicate = (!icmp_ln354)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%select_ln356_1 = select i1 %icmp_ln356, i11 1, i11 %add_ln356" [Deit_cpp/src/attention.cpp:356]   --->   Operation 47 'select' 'select_ln356_1' <Predicate = (!icmp_ln354)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln358 = store i15 %add_ln354, i15 %indvar_flatten43" [Deit_cpp/src/attention.cpp:358]   --->   Operation 48 'store' 'store_ln358' <Predicate = (!icmp_ln354)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln358 = store i11 %select_ln356_1, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:358]   --->   Operation 49 'store' 'store_ln358' <Predicate = (!icmp_ln354)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln358 = store i3 %add_ln358, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:358]   --->   Operation 50 'store' 'store_ln358' <Predicate = (!icmp_ln354)> <Delay = 0.42>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [Deit_cpp/src/attention.cpp:378]   --->   Operation 121 'ret' 'ret_ln378' <Predicate = (icmp_ln354)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.12>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_021_load = load i32 %p_0_0_0_0_0_021" [Deit_cpp/src/attention.cpp:364]   --->   Operation 51 'load' 'p_0_0_0_0_0_021_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_03673_load = load i32 %p_0_0_1_0_0_03673" [Deit_cpp/src/attention.cpp:364]   --->   Operation 52 'load' 'p_0_0_1_0_0_03673_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_04755_load = load i32 %p_0_0_2_0_0_04755" [Deit_cpp/src/attention.cpp:364]   --->   Operation 53 'load' 'p_0_0_2_0_0_04755_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_05837_load = load i32 %p_0_0_3_0_0_05837" [Deit_cpp/src/attention.cpp:364]   --->   Operation 54 'load' 'p_0_0_3_0_0_05837_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_029_load = load i32 %p_0_0_0_0_0_029" [Deit_cpp/src/attention.cpp:364]   --->   Operation 55 'load' 'p_0_0_0_0_0_029_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036711_load = load i32 %p_0_0_1_0_0_036711" [Deit_cpp/src/attention.cpp:364]   --->   Operation 56 'load' 'p_0_0_1_0_0_036711_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047513_load = load i32 %p_0_0_2_0_0_047513" [Deit_cpp/src/attention.cpp:364]   --->   Operation 57 'load' 'p_0_0_2_0_0_047513_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058315_load = load i32 %p_0_0_3_0_0_058315" [Deit_cpp/src/attention.cpp:364]   --->   Operation 58 'load' 'p_0_0_3_0_0_058315_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_0217_load = load i32 %p_0_0_0_0_0_0217" [Deit_cpp/src/attention.cpp:364]   --->   Operation 59 'load' 'p_0_0_0_0_0_0217_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036719_load = load i32 %p_0_0_1_0_0_036719" [Deit_cpp/src/attention.cpp:364]   --->   Operation 60 'load' 'p_0_0_1_0_0_036719_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047521_load = load i32 %p_0_0_2_0_0_047521" [Deit_cpp/src/attention.cpp:364]   --->   Operation 61 'load' 'p_0_0_2_0_0_047521_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058323_load = load i32 %p_0_0_3_0_0_058323" [Deit_cpp/src/attention.cpp:364]   --->   Operation 62 'load' 'p_0_0_3_0_0_058323_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_0225_load = load i32 %p_0_0_0_0_0_0225" [Deit_cpp/src/attention.cpp:364]   --->   Operation 63 'load' 'p_0_0_0_0_0_0225_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_0_0_1_0_0_036727_load = load i32 %p_0_0_1_0_0_036727" [Deit_cpp/src/attention.cpp:364]   --->   Operation 64 'load' 'p_0_0_1_0_0_036727_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_2_0_0_047529_load = load i32 %p_0_0_2_0_0_047529" [Deit_cpp/src/attention.cpp:364]   --->   Operation 65 'load' 'p_0_0_2_0_0_047529_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_3_0_0_058331_load = load i32 %p_0_0_3_0_0_058331" [Deit_cpp/src/attention.cpp:364]   --->   Operation 66 'load' 'p_0_0_3_0_0_058331_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln354_for_block_q_patch_ln356_for_each_k_patch_ln358_for_offset_q_patch_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln356_for_each_k_patch_ln358_for_offset_q_patch_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln360 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:360]   --->   Operation 70 'specpipeline' 'specpipeline_ln360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [Deit_cpp/src/attention.cpp:361]   --->   Operation 71 'specloopname' 'specloopname_ln361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.83ns)   --->   "%attn_stream_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %attn_stream" [Deit_cpp/src/attention.cpp:364]   --->   Operation 72 'read' 'attn_stream_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i128 %attn_stream_read" [Deit_cpp/src/attention.cpp:364]   --->   Operation 73 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln364_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_stream_read, i32 64, i32 95" [Deit_cpp/src/attention.cpp:364]   --->   Operation 74 'partselect' 'trunc_ln364_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln364_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_stream_read, i32 96, i32 127" [Deit_cpp/src/attention.cpp:364]   --->   Operation 75 'partselect' 'trunc_ln364_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %attn_stream_read, i32 32, i32 63" [Deit_cpp/src/attention.cpp:364]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.44ns)   --->   "%icmp_ln364 = icmp_eq  i2 %trunc_ln364_1, i2 0" [Deit_cpp/src/attention.cpp:364]   --->   Operation 77 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.44ns)   --->   "%icmp_ln364_1 = icmp_eq  i2 %trunc_ln364_1, i2 1" [Deit_cpp/src/attention.cpp:364]   --->   Operation 78 'icmp' 'icmp_ln364_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.44ns)   --->   "%icmp_ln364_2 = icmp_eq  i2 %trunc_ln364_1, i2 2" [Deit_cpp/src/attention.cpp:364]   --->   Operation 79 'icmp' 'icmp_ln364_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln364_1)   --->   "%or_ln364 = or i1 %icmp_ln364_1, i1 %icmp_ln364_2" [Deit_cpp/src/attention.cpp:364]   --->   Operation 80 'or' 'or_ln364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln364_1 = or i1 %or_ln364, i1 %icmp_ln364" [Deit_cpp/src/attention.cpp:364]   --->   Operation 81 'or' 'or_ln364_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.44ns)   --->   "%select_ln364 = select i1 %or_ln364_1, i32 %p_0_0_3_0_0_058331_load, i32 %trunc_ln364_3" [Deit_cpp/src/attention.cpp:364]   --->   Operation 82 'select' 'select_ln364' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.44ns)   --->   "%select_ln364_1 = select i1 %or_ln364_1, i32 %p_0_0_2_0_0_047529_load, i32 %trunc_ln364_2" [Deit_cpp/src/attention.cpp:364]   --->   Operation 83 'select' 'select_ln364_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.44ns)   --->   "%select_ln364_2 = select i1 %or_ln364_1, i32 %p_0_0_1_0_0_036727_load, i32 %tmp" [Deit_cpp/src/attention.cpp:364]   --->   Operation 84 'select' 'select_ln364_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.44ns)   --->   "%select_ln364_3 = select i1 %or_ln364_1, i32 %p_0_0_0_0_0_0225_load, i32 %trunc_ln364" [Deit_cpp/src/attention.cpp:364]   --->   Operation 85 'select' 'select_ln364_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.44ns)   --->   "%select_ln364_4 = select i1 %icmp_ln364, i32 %trunc_ln364_3, i32 %p_0_0_3_0_0_058323_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 86 'select' 'select_ln364_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.44ns)   --->   "%select_ln364_5 = select i1 %icmp_ln364, i32 %trunc_ln364_2, i32 %p_0_0_2_0_0_047521_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 87 'select' 'select_ln364_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.44ns)   --->   "%select_ln364_6 = select i1 %icmp_ln364, i32 %tmp, i32 %p_0_0_1_0_0_036719_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 88 'select' 'select_ln364_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.44ns)   --->   "%select_ln364_7 = select i1 %icmp_ln364, i32 %trunc_ln364, i32 %p_0_0_0_0_0_0217_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 89 'select' 'select_ln364_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.44ns)   --->   "%select_ln364_8 = select i1 %icmp_ln364_1, i32 %trunc_ln364_3, i32 %p_0_0_3_0_0_058315_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 90 'select' 'select_ln364_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.44ns)   --->   "%select_ln364_9 = select i1 %icmp_ln364_1, i32 %trunc_ln364_2, i32 %p_0_0_2_0_0_047513_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 91 'select' 'select_ln364_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.44ns)   --->   "%select_ln364_10 = select i1 %icmp_ln364_1, i32 %tmp, i32 %p_0_0_1_0_0_036711_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 92 'select' 'select_ln364_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.44ns)   --->   "%select_ln364_11 = select i1 %icmp_ln364_1, i32 %trunc_ln364, i32 %p_0_0_0_0_0_029_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 93 'select' 'select_ln364_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.44ns)   --->   "%select_ln364_12 = select i1 %icmp_ln364_2, i32 %trunc_ln364_3, i32 %p_0_0_3_0_0_05837_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 94 'select' 'select_ln364_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.44ns)   --->   "%select_ln364_13 = select i1 %icmp_ln364_2, i32 %trunc_ln364_2, i32 %p_0_0_2_0_0_04755_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 95 'select' 'select_ln364_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.44ns)   --->   "%select_ln364_14 = select i1 %icmp_ln364_2, i32 %tmp, i32 %p_0_0_1_0_0_03673_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 96 'select' 'select_ln364_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.44ns)   --->   "%select_ln364_15 = select i1 %icmp_ln364_2, i32 %trunc_ln364, i32 %p_0_0_0_0_0_021_load" [Deit_cpp/src/attention.cpp:364]   --->   Operation 97 'select' 'select_ln364_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [Deit_cpp/src/attention.cpp:365]   --->   Operation 98 'specregionbegin' 'rbegin' <Predicate = (icmp_ln365)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln373_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %select_ln364, i32 %select_ln364_1, i32 %select_ln364_2, i32 %select_ln364_3, i32 %select_ln364_12, i32 %select_ln364_13, i32 %select_ln364_14, i32 %select_ln364_15, i32 %select_ln364_8, i32 %select_ln364_9, i32 %select_ln364_10, i32 %select_ln364_11, i32 %select_ln364_4, i32 %select_ln364_5, i32 %select_ln364_6, i32 %select_ln364_7" [Deit_cpp/src/attention.cpp:373]   --->   Operation 99 'bitconcatenate' 'or_ln373_s' <Predicate = (icmp_ln365)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.83ns)   --->   "%write_ln373 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %qxk_out_stream, i512 %or_ln373_s" [Deit_cpp/src/attention.cpp:373]   --->   Operation 100 'write' 'write_ln373' <Predicate = (icmp_ln365)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specoccurrence_ln374 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 4, void @empty_24" [Deit_cpp/src/attention.cpp:374]   --->   Operation 101 'specoccurrence' 'specoccurrence_ln374' <Predicate = (icmp_ln365)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin" [Deit_cpp/src/attention.cpp:374]   --->   Operation 102 'specregionend' 'rend' <Predicate = (icmp_ln365)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln374 = br void %for.inc18" [Deit_cpp/src/attention.cpp:374]   --->   Operation 103 'br' 'br_ln374' <Predicate = (icmp_ln365)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364, i32 %p_0_0_3_0_0_058331" [Deit_cpp/src/attention.cpp:358]   --->   Operation 104 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_1, i32 %p_0_0_2_0_0_047529" [Deit_cpp/src/attention.cpp:358]   --->   Operation 105 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_2, i32 %p_0_0_1_0_0_036727" [Deit_cpp/src/attention.cpp:358]   --->   Operation 106 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_3, i32 %p_0_0_0_0_0_0225" [Deit_cpp/src/attention.cpp:358]   --->   Operation 107 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_4, i32 %p_0_0_3_0_0_058323" [Deit_cpp/src/attention.cpp:358]   --->   Operation 108 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_5, i32 %p_0_0_2_0_0_047521" [Deit_cpp/src/attention.cpp:358]   --->   Operation 109 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_6, i32 %p_0_0_1_0_0_036719" [Deit_cpp/src/attention.cpp:358]   --->   Operation 110 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_7, i32 %p_0_0_0_0_0_0217" [Deit_cpp/src/attention.cpp:358]   --->   Operation 111 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_8, i32 %p_0_0_3_0_0_058315" [Deit_cpp/src/attention.cpp:358]   --->   Operation 112 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_9, i32 %p_0_0_2_0_0_047513" [Deit_cpp/src/attention.cpp:358]   --->   Operation 113 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_10, i32 %p_0_0_1_0_0_036711" [Deit_cpp/src/attention.cpp:358]   --->   Operation 114 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_11, i32 %p_0_0_0_0_0_029" [Deit_cpp/src/attention.cpp:358]   --->   Operation 115 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_12, i32 %p_0_0_3_0_0_05837" [Deit_cpp/src/attention.cpp:358]   --->   Operation 116 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_13, i32 %p_0_0_2_0_0_04755" [Deit_cpp/src/attention.cpp:358]   --->   Operation 117 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_14, i32 %p_0_0_1_0_0_03673" [Deit_cpp/src/attention.cpp:358]   --->   Operation 118 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %select_ln364_15, i32 %p_0_0_0_0_0_021" [Deit_cpp/src/attention.cpp:358]   --->   Operation 119 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln358 = br void %for.body10" [Deit_cpp/src/attention.cpp:358]   --->   Operation 120 'br' 'br_ln358' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [20]  (0 ns)
	'load' operation ('indvar_flatten_load', Deit_cpp/src/attention.cpp:356) on local variable 'indvar_flatten' [29]  (0 ns)
	'icmp' operation ('icmp_ln356', Deit_cpp/src/attention.cpp:356) [54]  (0.944 ns)
	'or' operation ('or_ln356', Deit_cpp/src/attention.cpp:356) [59]  (0 ns)
	'select' operation ('select_ln356', Deit_cpp/src/attention.cpp:356) [60]  (0.287 ns)
	'add' operation ('add_ln358', Deit_cpp/src/attention.cpp:358) [100]  (0.673 ns)
	'store' operation ('store_ln358', Deit_cpp/src/attention.cpp:358) of variable 'add_ln358', Deit_cpp/src/attention.cpp:358 on local variable 'q_patch_offset' [121]  (0.427 ns)

 <State 2>: 4.12ns
The critical path consists of the following:
	fifo read operation ('attn_stream_read', Deit_cpp/src/attention.cpp:364) on port 'attn_stream' (Deit_cpp/src/attention.cpp:364) [63]  (1.84 ns)
	'select' operation ('select_ln364_9', Deit_cpp/src/attention.cpp:364) [83]  (0.449 ns)
	fifo write operation ('write_ln373', Deit_cpp/src/attention.cpp:373) on port 'qxk_out_stream' (Deit_cpp/src/attention.cpp:373) [95]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
