 `timescale 1ns / 1ps

  module dma_add_one (
      input wire aclk,
      input wire aresetn,

      // AXI Stream input from DMA MM2S
      input  wire [31:0] s_axis_tdata,
      input  wire        s_axis_tvalid,
      output wire        s_axis_tready,
      input  wire        s_axis_tlast,

      // AXI Stream output to DMA S2MM
      output reg  [31:0] m_axis_tdata,
      output reg         m_axis_tvalid,
      input  wire        m_axis_tready,
      output reg         m_axis_tlast
  );

    assign s_axis_tready = m_axis_tready || !m_axis_tvalid;

    always @(posedge aclk) begin
      if (!aresetn) begin
        m_axis_tdata  <= 32'd0;
        m_axis_tvalid <= 1'b0;
        m_axis_tlast  <= 1'b0;
      end else begin
        if (s_axis_tvalid && s_axis_tready) begin
          m_axis_tdata  <= s_axis_tdata + 32'd1;
          m_axis_tvalid <= 1'b1;
          m_axis_tlast  <= s_axis_tlast;
        end else if (m_axis_tvalid && m_axis_tready) begin
          m_axis_tvalid <= 1'b0;
          m_axis_tlast  <= 1'b0;
        end
      end
    end

  endmodule