
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3551227
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.074 ; gain = 241.801 ; free physical = 91534 ; free virtual = 201925
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.156; parent = 3039.078; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3110.043 ; gain = 312.770 ; free physical = 91443 ; free virtual = 201836
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4083.125; parent = 3110.047; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3127.855 ; gain = 330.582 ; free physical = 91460 ; free virtual = 201852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.938; parent = 3127.859; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3127.855 ; gain = 330.582 ; free physical = 91460 ; free virtual = 201852
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.938; parent = 3127.859; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3127.855 ; gain = 0.000 ; free physical = 91460 ; free virtual = 201853
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.574 ; gain = 0.000 ; free physical = 91569 ; free virtual = 201961
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3292.574 ; gain = 0.000 ; free physical = 91569 ; free virtual = 201961
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.574 ; gain = 495.301 ; free physical = 91605 ; free virtual = 201997
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.641; parent = 3260.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.574 ; gain = 495.301 ; free physical = 91611 ; free virtual = 202003
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.641; parent = 3260.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.574 ; gain = 495.301 ; free physical = 91611 ; free virtual = 202003
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.641; parent = 3260.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.574 ; gain = 495.301 ; free physical = 91617 ; free virtual = 202010
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.638; parent = 2372.460; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.641; parent = 3260.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 49    
+---Registers : 
	               19 Bit    Registers := 52    
	               13 Bit    Registers := 50    
	                1 Bit    Registers := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3292.574 ; gain = 495.301 ; free physical = 92008 ; free virtual = 202409
Synthesis current peak Physical Memory [PSS] (MB): peak = 2762.716; parent = 2508.569; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.641; parent = 3260.562; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 3691.871 ; gain = 894.598 ; free physical = 91341 ; free virtual = 201741
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.036; parent = 2974.890; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4664.953; parent = 3691.875; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3701.871 ; gain = 904.598 ; free physical = 91330 ; free virtual = 201730
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.790; parent = 2984.644; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4674.953; parent = 3701.875; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91162 ; free virtual = 201563
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.567; parent = 2995.425; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.763; parent = 2995.616; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3249.778; parent = 2995.632; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3250.157; parent = 2996.011; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3250.235; parent = 2996.089; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3250.470; parent = 2996.323; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3250.485; parent = 2996.339; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage5_reg[3][13] | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|dotprod     | vld_layer7_reg    | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   404|
|3     |LUT1   |   200|
|4     |LUT2   |  1945|
|5     |LUT3   |   300|
|6     |LUT4   |   900|
|7     |LUT5   |  1250|
|8     |LUT6   |  2100|
|9     |SRL16E |    15|
|10    |FDRE   |  1404|
|11    |IBUF   |  1203|
|12    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.902 ; gain = 1138.629 ; free physical = 91159 ; free virtual = 201560
Synthesis current peak Physical Memory [PSS] (MB): peak = 3250.517; parent = 2996.370; children = 254.178
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4908.984; parent = 3935.906; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3935.902 ; gain = 973.910 ; free physical = 91175 ; free virtual = 201576
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3935.910 ; gain = 1138.629 ; free physical = 91176 ; free virtual = 201576
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3935.910 ; gain = 0.000 ; free physical = 91293 ; free virtual = 201694
INFO: [Netlist 29-17] Analyzing 1608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3962.883 ; gain = 0.000 ; free physical = 91470 ; free virtual = 201871
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1204 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1203 instances

Synth Design complete, checksum: 2609e6dc
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 3962.883 ; gain = 2258.398 ; free physical = 91561 ; free virtual = 201962
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M100_W6_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4590.074 ; gain = 627.191 ; free physical = 91021 ; free virtual = 201423
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:44:01 2025...
