$date
	Wed Sep 24 11:21:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFF_tb $end
$var wire 1 ! y $end
$var wire 1 " q4_bar $end
$var wire 1 # q4 $end
$var wire 1 $ q3_bar $end
$var wire 1 % q3 $end
$var wire 1 & q2_bar $end
$var wire 1 ' q2 $end
$var wire 1 ( q1_bar $end
$var wire 1 ) q1 $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$scope module DFF1 $end
$var wire 1 * clk $end
$var wire 1 ( d $end
$var wire 1 ( q_bar $end
$var wire 1 + rst $end
$var reg 1 ) q $end
$upscope $end
$scope module DFF2 $end
$var wire 1 ) clk $end
$var wire 1 & d $end
$var wire 1 & q_bar $end
$var wire 1 + rst $end
$var reg 1 ' q $end
$upscope $end
$scope module DFF3 $end
$var wire 1 ' clk $end
$var wire 1 $ d $end
$var wire 1 $ q_bar $end
$var wire 1 + rst $end
$var reg 1 % q $end
$upscope $end
$scope module DFF4 $end
$var wire 1 % clk $end
$var wire 1 " d $end
$var wire 1 " q_bar $end
$var wire 1 + rst $end
$var reg 1 # q $end
$upscope $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 % B $end
$var wire 1 ' C $end
$var wire 1 ( D $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
1(
0'
1&
0%
1$
0#
1"
1!
$end
#10
1+
1*
#20
0(
1)
0*
#30
1*
#40
0&
1'
1(
0)
0*
#50
1*
#60
0(
1)
0*
#70
1*
#80
0$
1%
1&
0'
1(
0)
0*
#90
1*
#100
0(
1)
0*
#110
1*
#120
0&
1'
1(
0)
0*
#130
1*
#140
0(
1)
0*
#150
1*
#160
0"
1#
1$
0%
1&
0'
1(
0)
0*
#170
1*
#180
0(
1)
0*
#190
1*
#200
0&
1'
1(
0)
0*
#210
1*
#220
0(
1)
0*
#230
1*
#240
0$
1%
1&
0'
1(
0)
0*
#250
1*
#260
0(
1)
0*
#270
1*
#280
1$
1"
0%
0#
0+
1!
1&
0'
1(
0)
0*
#290
1+
1*
#300
0(
1)
0*
#310
1*
#320
0&
1'
1(
0)
0*
#330
1*
#340
0(
1)
0*
#350
1*
#360
0$
1%
1&
0'
1(
0)
0*
#370
1*
#380
0(
1)
0*
#390
1*
#400
0&
1'
1(
0)
0*
#410
1*
#420
0(
1)
0*
#430
1*
#440
0"
1#
1$
0%
1&
0'
1(
0)
0*
#450
1*
#460
0(
1)
0*
#470
1*
#480
0&
1'
1(
0)
0*
#490
1*
#500
0(
1)
0*
#510
1*
