digraph "CFG for 'is_prime' function" {
	label="CFG for 'is_prime' function";

	Node0x24f1870 [shape=record,label="{%1:\l  %2 = alloca i64, align 8\l  %3 = alloca i64, align 8\l  %4 = alloca i64, align 8\l  store i64 %0, i64* %2, align 8, !tbaa !694\l  call void @llvm.dbg.declare(metadata i64* %2, metadata !691, metadata\l... !DIExpression()), !dbg !698\l  %5 = bitcast i64* %3 to i8*, !dbg !699\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %5) #13, !dbg !699\l  call void @llvm.dbg.declare(metadata i64* %3, metadata !692, metadata\l... !DIExpression()), !dbg !700\l  store i64 3, i64* %3, align 8, !dbg !700, !tbaa !694\l  %6 = bitcast i64* %4 to i8*, !dbg !701\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %6) #13, !dbg !701\l  call void @llvm.dbg.declare(metadata i64* %4, metadata !693, metadata\l... !DIExpression()), !dbg !702\l  %7 = load i64, i64* %3, align 8, !dbg !703, !tbaa !694\l  %8 = load i64, i64* %3, align 8, !dbg !704, !tbaa !694\l  %9 = mul i64 %7, %8, !dbg !705\l  store i64 %9, i64* %4, align 8, !dbg !702, !tbaa !694\l  br label %10, !dbg !706\l}"];
	Node0x24f1870 -> Node0x24f2dd0;
	Node0x24f2dd0 [shape=record,label="{%10:\l\l  %11 = load i64, i64* %4, align 8, !dbg !707, !tbaa !694\l  %12 = load i64, i64* %2, align 8, !dbg !708, !tbaa !694\l  %13 = icmp ult i64 %11, %12, !dbg !709\l  br i1 %13, label %14, label %19, !dbg !710\l|{<s0>T|<s1>F}}"];
	Node0x24f2dd0:s0 -> Node0x24f2e90;
	Node0x24f2dd0:s1 -> Node0x24f2ee0;
	Node0x24f2e90 [shape=record,label="{%14:\l\l  %15 = load i64, i64* %2, align 8, !dbg !711, !tbaa !694\l  %16 = load i64, i64* %3, align 8, !dbg !712, !tbaa !694\l  %17 = urem i64 %15, %16, !dbg !713\l  %18 = icmp ne i64 %17, 0, !dbg !710\l  br label %19\l}"];
	Node0x24f2e90 -> Node0x24f2ee0;
	Node0x24f2ee0 [shape=record,label="{%19:\l\l  %20 = phi i1 [ false, %10 ], [ %18, %14 ], !dbg !714\l  br i1 %20, label %21, label %30, !dbg !706\l|{<s0>T|<s1>F}}"];
	Node0x24f2ee0:s0 -> Node0x24f2f30;
	Node0x24f2ee0:s1 -> Node0x24f2f80;
	Node0x24f2f30 [shape=record,label="{%21:\l\l  %22 = load i64, i64* %3, align 8, !dbg !715, !tbaa !694\l  %23 = add i64 %22, 1, !dbg !715\l  store i64 %23, i64* %3, align 8, !dbg !715, !tbaa !694\l  %24 = load i64, i64* %3, align 8, !dbg !717, !tbaa !694\l  %25 = mul i64 4, %24, !dbg !718\l  %26 = load i64, i64* %4, align 8, !dbg !719, !tbaa !694\l  %27 = add i64 %26, %25, !dbg !719\l  store i64 %27, i64* %4, align 8, !dbg !719, !tbaa !694\l  %28 = load i64, i64* %3, align 8, !dbg !720, !tbaa !694\l  %29 = add i64 %28, 1, !dbg !720\l  store i64 %29, i64* %3, align 8, !dbg !720, !tbaa !694\l  br label %10, !dbg !706, !llvm.loop !721\l}"];
	Node0x24f2f30 -> Node0x24f2dd0;
	Node0x24f2f80 [shape=record,label="{%30:\l\l  %31 = load i64, i64* %2, align 8, !dbg !723, !tbaa !694\l  %32 = load i64, i64* %3, align 8, !dbg !724, !tbaa !694\l  %33 = urem i64 %31, %32, !dbg !725\l  %34 = icmp ne i64 %33, 0, !dbg !723\l  %35 = zext i1 %34 to i64, !dbg !723\l  %36 = select i1 %34, i32 1, i32 0, !dbg !723\l  %37 = icmp ne i32 %36, 0, !dbg !726\l  %38 = bitcast i64* %4 to i8*, !dbg !727\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %38) #13, !dbg !727\l  %39 = bitcast i64* %3 to i8*, !dbg !727\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %39) #13, !dbg !727\l  ret i1 %37, !dbg !728\l}"];
}
