
Vaja2_enkoder_ASF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000579c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040579c  0040579c  0001579c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  004057a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000f4  200009c0  00406164  000209c0  2**2
                  ALLOC
  4 .stack        00003004  20000ab4  00406258  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000dcc8  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000020fc  00000000  00000000  0002e70f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000296c  00000000  00000000  0003080b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000650  00000000  00000000  00033177  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000005b0  00000000  00000000  000337c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00005497  00000000  00000000  00033d77  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008419  00000000  00000000  0003920e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00060808  00000000  00000000  00041627  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000018a8  00000000  00000000  000a1e30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 3a 00 20 55 06 40 00 53 06 40 00 53 06 40 00     .:. U.@.S.@.S.@.
  400010:	53 06 40 00 53 06 40 00 53 06 40 00 00 00 00 00     S.@.S.@.S.@.....
	...
  40002c:	53 06 40 00 53 06 40 00 00 00 00 00 53 06 40 00     S.@.S.@.....S.@.
  40003c:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  40004c:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  40005c:	53 06 40 00 53 06 40 00 cd 01 40 00 e1 01 40 00     S.@.S.@...@...@.
  40006c:	f5 01 40 00 09 02 40 00 1d 02 40 00 53 06 40 00     ..@...@...@.S.@.
  40007c:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  40008c:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  40009c:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  4000ac:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  4000bc:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  4000cc:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  4000dc:	53 06 40 00 53 06 40 00 53 06 40 00 53 06 40 00     S.@.S.@.S.@.S.@.
  4000ec:	53 06 40 00 53 06 40 00 53 06 40 00                 S.@.S.@.S.@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	200009c0 	.word	0x200009c0
  400114:	00000000 	.word	0x00000000
  400118:	004057a4 	.word	0x004057a4

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	004057a4 	.word	0x004057a4
  400158:	200009c4 	.word	0x200009c4
  40015c:	004057a4 	.word	0x004057a4
  400160:	00000000 	.word	0x00000000

00400164 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400164:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400168:	4681      	mov	r9, r0
  40016a:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40016c:	4b12      	ldr	r3, [pc, #72]	; (4001b8 <pio_handler_process+0x54>)
  40016e:	4798      	blx	r3
  400170:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400172:	4648      	mov	r0, r9
  400174:	4b11      	ldr	r3, [pc, #68]	; (4001bc <pio_handler_process+0x58>)
  400176:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400178:	4005      	ands	r5, r0
  40017a:	d013      	beq.n	4001a4 <pio_handler_process+0x40>
  40017c:	4c10      	ldr	r4, [pc, #64]	; (4001c0 <pio_handler_process+0x5c>)
  40017e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400182:	e003      	b.n	40018c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400184:	42b4      	cmp	r4, r6
  400186:	d00d      	beq.n	4001a4 <pio_handler_process+0x40>
  400188:	3410      	adds	r4, #16
		while (status != 0) {
  40018a:	b15d      	cbz	r5, 4001a4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40018c:	6820      	ldr	r0, [r4, #0]
  40018e:	42b8      	cmp	r0, r7
  400190:	d1f8      	bne.n	400184 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400192:	6861      	ldr	r1, [r4, #4]
  400194:	4229      	tst	r1, r5
  400196:	d0f5      	beq.n	400184 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400198:	68e3      	ldr	r3, [r4, #12]
  40019a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40019c:	6863      	ldr	r3, [r4, #4]
  40019e:	ea25 0503 	bic.w	r5, r5, r3
  4001a2:	e7ef      	b.n	400184 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4001a4:	4b07      	ldr	r3, [pc, #28]	; (4001c4 <pio_handler_process+0x60>)
  4001a6:	681b      	ldr	r3, [r3, #0]
  4001a8:	b123      	cbz	r3, 4001b4 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4001aa:	4b07      	ldr	r3, [pc, #28]	; (4001c8 <pio_handler_process+0x64>)
  4001ac:	681b      	ldr	r3, [r3, #0]
  4001ae:	b10b      	cbz	r3, 4001b4 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4001b0:	4648      	mov	r0, r9
  4001b2:	4798      	blx	r3
  4001b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4001b8:	0040050d 	.word	0x0040050d
  4001bc:	00400511 	.word	0x00400511
  4001c0:	200009dc 	.word	0x200009dc
  4001c4:	20000a88 	.word	0x20000a88
  4001c8:	20000a4c 	.word	0x20000a4c

004001cc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4001cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4001ce:	2109      	movs	r1, #9
  4001d0:	4801      	ldr	r0, [pc, #4]	; (4001d8 <PIOA_Handler+0xc>)
  4001d2:	4b02      	ldr	r3, [pc, #8]	; (4001dc <PIOA_Handler+0x10>)
  4001d4:	4798      	blx	r3
  4001d6:	bd08      	pop	{r3, pc}
  4001d8:	400e0e00 	.word	0x400e0e00
  4001dc:	00400165 	.word	0x00400165

004001e0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4001e0:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4001e2:	210a      	movs	r1, #10
  4001e4:	4801      	ldr	r0, [pc, #4]	; (4001ec <PIOB_Handler+0xc>)
  4001e6:	4b02      	ldr	r3, [pc, #8]	; (4001f0 <PIOB_Handler+0x10>)
  4001e8:	4798      	blx	r3
  4001ea:	bd08      	pop	{r3, pc}
  4001ec:	400e1000 	.word	0x400e1000
  4001f0:	00400165 	.word	0x00400165

004001f4 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4001f4:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4001f6:	210b      	movs	r1, #11
  4001f8:	4801      	ldr	r0, [pc, #4]	; (400200 <PIOC_Handler+0xc>)
  4001fa:	4b02      	ldr	r3, [pc, #8]	; (400204 <PIOC_Handler+0x10>)
  4001fc:	4798      	blx	r3
  4001fe:	bd08      	pop	{r3, pc}
  400200:	400e1200 	.word	0x400e1200
  400204:	00400165 	.word	0x00400165

00400208 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400208:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40020a:	210c      	movs	r1, #12
  40020c:	4801      	ldr	r0, [pc, #4]	; (400214 <PIOD_Handler+0xc>)
  40020e:	4b02      	ldr	r3, [pc, #8]	; (400218 <PIOD_Handler+0x10>)
  400210:	4798      	blx	r3
  400212:	bd08      	pop	{r3, pc}
  400214:	400e1400 	.word	0x400e1400
  400218:	00400165 	.word	0x00400165

0040021c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40021c:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40021e:	210d      	movs	r1, #13
  400220:	4801      	ldr	r0, [pc, #4]	; (400228 <PIOE_Handler+0xc>)
  400222:	4b02      	ldr	r3, [pc, #8]	; (40022c <PIOE_Handler+0x10>)
  400224:	4798      	blx	r3
  400226:	bd08      	pop	{r3, pc}
  400228:	400e1600 	.word	0x400e1600
  40022c:	00400165 	.word	0x00400165

00400230 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400230:	6843      	ldr	r3, [r0, #4]
  400232:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400236:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400238:	6843      	ldr	r3, [r0, #4]
  40023a:	0409      	lsls	r1, r1, #16
  40023c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400240:	4319      	orrs	r1, r3
  400242:	6041      	str	r1, [r0, #4]
  400244:	4770      	bx	lr

00400246 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  400246:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  400248:	f643 2399 	movw	r3, #15001	; 0x3a99
  40024c:	6904      	ldr	r4, [r0, #16]
  40024e:	f014 0f01 	tst.w	r4, #1
  400252:	d103      	bne.n	40025c <spi_read+0x16>
		if (!timeout--) {
  400254:	3b01      	subs	r3, #1
  400256:	d1f9      	bne.n	40024c <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  400258:	2001      	movs	r0, #1
  40025a:	e009      	b.n	400270 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  40025c:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40025e:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  400260:	f010 0f02 	tst.w	r0, #2
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  400264:	bf1c      	itt	ne
  400266:	f3c3 4003 	ubfxne	r0, r3, #16, #4
  40026a:	7010      	strbne	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  40026c:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  40026e:	2000      	movs	r0, #0
}
  400270:	f85d 4b04 	ldr.w	r4, [sp], #4
  400274:	4770      	bx	lr

00400276 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400276:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400278:	f643 2499 	movw	r4, #15001	; 0x3a99
  40027c:	6905      	ldr	r5, [r0, #16]
  40027e:	f015 0f02 	tst.w	r5, #2
  400282:	d103      	bne.n	40028c <spi_write+0x16>
		if (!timeout--) {
  400284:	3c01      	subs	r4, #1
  400286:	d1f9      	bne.n	40027c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400288:	2001      	movs	r0, #1
  40028a:	e00c      	b.n	4002a6 <spi_write+0x30>
  40028c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40028e:	f014 0f02 	tst.w	r4, #2
  400292:	d006      	beq.n	4002a2 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400294:	0412      	lsls	r2, r2, #16
  400296:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40029a:	4311      	orrs	r1, r2
		if (uc_last) {
  40029c:	b10b      	cbz	r3, 4002a2 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40029e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002a2:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002a4:	2000      	movs	r0, #0
}
  4002a6:	bc30      	pop	{r4, r5}
  4002a8:	4770      	bx	lr

004002aa <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002aa:	b932      	cbnz	r2, 4002ba <spi_set_clock_polarity+0x10>
  4002ac:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b2:	f023 0301 	bic.w	r3, r3, #1
  4002b6:	6303      	str	r3, [r0, #48]	; 0x30
  4002b8:	4770      	bx	lr
  4002ba:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002be:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c0:	f043 0301 	orr.w	r3, r3, #1
  4002c4:	6303      	str	r3, [r0, #48]	; 0x30
  4002c6:	4770      	bx	lr

004002c8 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002c8:	b932      	cbnz	r2, 4002d8 <spi_set_clock_phase+0x10>
  4002ca:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ce:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d0:	f023 0302 	bic.w	r3, r3, #2
  4002d4:	6303      	str	r3, [r0, #48]	; 0x30
  4002d6:	4770      	bx	lr
  4002d8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002de:	f043 0302 	orr.w	r3, r3, #2
  4002e2:	6303      	str	r3, [r0, #48]	; 0x30
  4002e4:	4770      	bx	lr

004002e6 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002e6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002ea:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002f0:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002f2:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002f4:	431a      	orrs	r2, r3
  4002f6:	630a      	str	r2, [r1, #48]	; 0x30
  4002f8:	4770      	bx	lr

004002fa <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4002fa:	b17a      	cbz	r2, 40031c <spi_set_baudrate_div+0x22>
{
  4002fc:	b410      	push	{r4}
  4002fe:	4614      	mov	r4, r2
  400300:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400304:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400306:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  40030a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40030c:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40030e:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  400312:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400314:	2000      	movs	r0, #0
}
  400316:	f85d 4b04 	ldr.w	r4, [sp], #4
  40031a:	4770      	bx	lr
        return -1;
  40031c:	f04f 30ff 	mov.w	r0, #4294967295
  400320:	4770      	bx	lr
	...

00400324 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400324:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400326:	480e      	ldr	r0, [pc, #56]	; (400360 <sysclk_init+0x3c>)
  400328:	4b0e      	ldr	r3, [pc, #56]	; (400364 <sysclk_init+0x40>)
  40032a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40032c:	213e      	movs	r1, #62	; 0x3e
  40032e:	2000      	movs	r0, #0
  400330:	4b0d      	ldr	r3, [pc, #52]	; (400368 <sysclk_init+0x44>)
  400332:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400334:	4c0d      	ldr	r4, [pc, #52]	; (40036c <sysclk_init+0x48>)
  400336:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400338:	2800      	cmp	r0, #0
  40033a:	d0fc      	beq.n	400336 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40033c:	4b0c      	ldr	r3, [pc, #48]	; (400370 <sysclk_init+0x4c>)
  40033e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400340:	4a0c      	ldr	r2, [pc, #48]	; (400374 <sysclk_init+0x50>)
  400342:	4b0d      	ldr	r3, [pc, #52]	; (400378 <sysclk_init+0x54>)
  400344:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  400346:	4c0d      	ldr	r4, [pc, #52]	; (40037c <sysclk_init+0x58>)
  400348:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40034a:	2800      	cmp	r0, #0
  40034c:	d0fc      	beq.n	400348 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40034e:	2010      	movs	r0, #16
  400350:	4b0b      	ldr	r3, [pc, #44]	; (400380 <sysclk_init+0x5c>)
  400352:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400354:	4b0b      	ldr	r3, [pc, #44]	; (400384 <sysclk_init+0x60>)
  400356:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400358:	480b      	ldr	r0, [pc, #44]	; (400388 <sysclk_init+0x64>)
  40035a:	4b02      	ldr	r3, [pc, #8]	; (400364 <sysclk_init+0x40>)
  40035c:	4798      	blx	r3
  40035e:	bd10      	pop	{r4, pc}
  400360:	07270e00 	.word	0x07270e00
  400364:	00400829 	.word	0x00400829
  400368:	00400579 	.word	0x00400579
  40036c:	004005cd 	.word	0x004005cd
  400370:	004005dd 	.word	0x004005dd
  400374:	200f3f01 	.word	0x200f3f01
  400378:	400e0400 	.word	0x400e0400
  40037c:	004005ed 	.word	0x004005ed
  400380:	00400515 	.word	0x00400515
  400384:	0040071d 	.word	0x0040071d
  400388:	05b8d800 	.word	0x05b8d800

0040038c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40038c:	6301      	str	r1, [r0, #48]	; 0x30
  40038e:	4770      	bx	lr

00400390 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400390:	6341      	str	r1, [r0, #52]	; 0x34
  400392:	4770      	bx	lr

00400394 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400394:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400396:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40039a:	d03a      	beq.n	400412 <pio_set_peripheral+0x7e>
  40039c:	d813      	bhi.n	4003c6 <pio_set_peripheral+0x32>
  40039e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4003a2:	d025      	beq.n	4003f0 <pio_set_peripheral+0x5c>
  4003a4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4003a8:	d10a      	bne.n	4003c0 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003ac:	4313      	orrs	r3, r2
  4003ae:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4003b0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4003b2:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4003b4:	400b      	ands	r3, r1
  4003b6:	ea23 0302 	bic.w	r3, r3, r2
  4003ba:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4003bc:	6042      	str	r2, [r0, #4]
  4003be:	4770      	bx	lr
	switch (ul_type) {
  4003c0:	2900      	cmp	r1, #0
  4003c2:	d1fb      	bne.n	4003bc <pio_set_peripheral+0x28>
  4003c4:	4770      	bx	lr
  4003c6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4003ca:	d021      	beq.n	400410 <pio_set_peripheral+0x7c>
  4003cc:	d809      	bhi.n	4003e2 <pio_set_peripheral+0x4e>
  4003ce:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4003d2:	d1f3      	bne.n	4003bc <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4003d6:	4313      	orrs	r3, r2
  4003d8:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4003da:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4003dc:	4313      	orrs	r3, r2
  4003de:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4003e0:	e7ec      	b.n	4003bc <pio_set_peripheral+0x28>
	switch (ul_type) {
  4003e2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4003e6:	d013      	beq.n	400410 <pio_set_peripheral+0x7c>
  4003e8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4003ec:	d010      	beq.n	400410 <pio_set_peripheral+0x7c>
  4003ee:	e7e5      	b.n	4003bc <pio_set_peripheral+0x28>
{
  4003f0:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4003f2:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4003f4:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4003f6:	43d3      	mvns	r3, r2
  4003f8:	4021      	ands	r1, r4
  4003fa:	461c      	mov	r4, r3
  4003fc:	4019      	ands	r1, r3
  4003fe:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400400:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400402:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400404:	400b      	ands	r3, r1
  400406:	4023      	ands	r3, r4
  400408:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40040a:	6042      	str	r2, [r0, #4]
}
  40040c:	f85d 4b04 	ldr.w	r4, [sp], #4
  400410:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400412:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400414:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400416:	400b      	ands	r3, r1
  400418:	ea23 0302 	bic.w	r3, r3, r2
  40041c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40041e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400420:	4313      	orrs	r3, r2
  400422:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400424:	e7ca      	b.n	4003bc <pio_set_peripheral+0x28>

00400426 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400426:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400428:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40042c:	bf14      	ite	ne
  40042e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400430:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400432:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400436:	bf14      	ite	ne
  400438:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  40043a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  40043c:	f012 0f02 	tst.w	r2, #2
  400440:	d107      	bne.n	400452 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400442:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400446:	bf18      	it	ne
  400448:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  40044c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  40044e:	6001      	str	r1, [r0, #0]
  400450:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400452:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400456:	e7f9      	b.n	40044c <pio_set_input+0x26>

00400458 <pio_set_output>:
{
  400458:	b410      	push	{r4}
  40045a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40045c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40045e:	b94c      	cbnz	r4, 400474 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400460:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400462:	b14b      	cbz	r3, 400478 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400464:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400466:	b94a      	cbnz	r2, 40047c <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400468:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40046a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40046c:	6001      	str	r1, [r0, #0]
}
  40046e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400472:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400474:	6641      	str	r1, [r0, #100]	; 0x64
  400476:	e7f4      	b.n	400462 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400478:	6541      	str	r1, [r0, #84]	; 0x54
  40047a:	e7f4      	b.n	400466 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40047c:	6301      	str	r1, [r0, #48]	; 0x30
  40047e:	e7f4      	b.n	40046a <pio_set_output+0x12>

00400480 <pio_configure>:
{
  400480:	b570      	push	{r4, r5, r6, lr}
  400482:	b082      	sub	sp, #8
  400484:	4605      	mov	r5, r0
  400486:	4616      	mov	r6, r2
  400488:	461c      	mov	r4, r3
	switch (ul_type) {
  40048a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40048e:	d014      	beq.n	4004ba <pio_configure+0x3a>
  400490:	d90a      	bls.n	4004a8 <pio_configure+0x28>
  400492:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400496:	d022      	beq.n	4004de <pio_configure+0x5e>
  400498:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40049c:	d01f      	beq.n	4004de <pio_configure+0x5e>
  40049e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4004a2:	d016      	beq.n	4004d2 <pio_configure+0x52>
		return 0;
  4004a4:	2000      	movs	r0, #0
  4004a6:	e012      	b.n	4004ce <pio_configure+0x4e>
	switch (ul_type) {
  4004a8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4004ac:	d005      	beq.n	4004ba <pio_configure+0x3a>
  4004ae:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4004b2:	d002      	beq.n	4004ba <pio_configure+0x3a>
  4004b4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4004b8:	d1f4      	bne.n	4004a4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4004ba:	4632      	mov	r2, r6
  4004bc:	4628      	mov	r0, r5
  4004be:	4b10      	ldr	r3, [pc, #64]	; (400500 <pio_configure+0x80>)
  4004c0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004c2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4004c6:	bf14      	ite	ne
  4004c8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4004ca:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4004cc:	2001      	movs	r0, #1
}
  4004ce:	b002      	add	sp, #8
  4004d0:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4004d2:	461a      	mov	r2, r3
  4004d4:	4631      	mov	r1, r6
  4004d6:	4b0b      	ldr	r3, [pc, #44]	; (400504 <pio_configure+0x84>)
  4004d8:	4798      	blx	r3
	return 1;
  4004da:	2001      	movs	r0, #1
		break;
  4004dc:	e7f7      	b.n	4004ce <pio_configure+0x4e>
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4004de:	f004 0301 	and.w	r3, r4, #1
  4004e2:	9300      	str	r3, [sp, #0]
  4004e4:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4004e8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4004ec:	bf14      	ite	ne
  4004ee:	2200      	movne	r2, #0
  4004f0:	2201      	moveq	r2, #1
  4004f2:	4631      	mov	r1, r6
  4004f4:	4628      	mov	r0, r5
  4004f6:	4c04      	ldr	r4, [pc, #16]	; (400508 <pio_configure+0x88>)
  4004f8:	47a0      	blx	r4
	return 1;
  4004fa:	2001      	movs	r0, #1
		break;
  4004fc:	e7e7      	b.n	4004ce <pio_configure+0x4e>
  4004fe:	bf00      	nop
  400500:	00400395 	.word	0x00400395
  400504:	00400427 	.word	0x00400427
  400508:	00400459 	.word	0x00400459

0040050c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40050c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40050e:	4770      	bx	lr

00400510 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400510:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400512:	4770      	bx	lr

00400514 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400514:	4a17      	ldr	r2, [pc, #92]	; (400574 <pmc_switch_mck_to_pllack+0x60>)
  400516:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400518:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40051c:	4318      	orrs	r0, r3
  40051e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400520:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400522:	f013 0f08 	tst.w	r3, #8
  400526:	d10a      	bne.n	40053e <pmc_switch_mck_to_pllack+0x2a>
  400528:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40052c:	4911      	ldr	r1, [pc, #68]	; (400574 <pmc_switch_mck_to_pllack+0x60>)
  40052e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400530:	f012 0f08 	tst.w	r2, #8
  400534:	d103      	bne.n	40053e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400536:	3b01      	subs	r3, #1
  400538:	d1f9      	bne.n	40052e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40053a:	2001      	movs	r0, #1
  40053c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40053e:	4a0d      	ldr	r2, [pc, #52]	; (400574 <pmc_switch_mck_to_pllack+0x60>)
  400540:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400542:	f023 0303 	bic.w	r3, r3, #3
  400546:	f043 0302 	orr.w	r3, r3, #2
  40054a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40054c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40054e:	f013 0f08 	tst.w	r3, #8
  400552:	d10a      	bne.n	40056a <pmc_switch_mck_to_pllack+0x56>
  400554:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400558:	4906      	ldr	r1, [pc, #24]	; (400574 <pmc_switch_mck_to_pllack+0x60>)
  40055a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40055c:	f012 0f08 	tst.w	r2, #8
  400560:	d105      	bne.n	40056e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400562:	3b01      	subs	r3, #1
  400564:	d1f9      	bne.n	40055a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400566:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400568:	4770      	bx	lr
	return 0;
  40056a:	2000      	movs	r0, #0
  40056c:	4770      	bx	lr
  40056e:	2000      	movs	r0, #0
  400570:	4770      	bx	lr
  400572:	bf00      	nop
  400574:	400e0400 	.word	0x400e0400

00400578 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400578:	b9c8      	cbnz	r0, 4005ae <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40057a:	4a11      	ldr	r2, [pc, #68]	; (4005c0 <pmc_switch_mainck_to_xtal+0x48>)
  40057c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40057e:	0209      	lsls	r1, r1, #8
  400580:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400582:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400586:	f023 0303 	bic.w	r3, r3, #3
  40058a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40058e:	f043 0301 	orr.w	r3, r3, #1
  400592:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400594:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400596:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400598:	f013 0f01 	tst.w	r3, #1
  40059c:	d0fb      	beq.n	400596 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40059e:	4a08      	ldr	r2, [pc, #32]	; (4005c0 <pmc_switch_mainck_to_xtal+0x48>)
  4005a0:	6a13      	ldr	r3, [r2, #32]
  4005a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4005a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4005aa:	6213      	str	r3, [r2, #32]
  4005ac:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005ae:	4904      	ldr	r1, [pc, #16]	; (4005c0 <pmc_switch_mainck_to_xtal+0x48>)
  4005b0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005b2:	4a04      	ldr	r2, [pc, #16]	; (4005c4 <pmc_switch_mainck_to_xtal+0x4c>)
  4005b4:	401a      	ands	r2, r3
  4005b6:	4b04      	ldr	r3, [pc, #16]	; (4005c8 <pmc_switch_mainck_to_xtal+0x50>)
  4005b8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005ba:	620b      	str	r3, [r1, #32]
  4005bc:	4770      	bx	lr
  4005be:	bf00      	nop
  4005c0:	400e0400 	.word	0x400e0400
  4005c4:	fec8fffc 	.word	0xfec8fffc
  4005c8:	01370002 	.word	0x01370002

004005cc <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4005cc:	4b02      	ldr	r3, [pc, #8]	; (4005d8 <pmc_osc_is_ready_mainck+0xc>)
  4005ce:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005d0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4005d4:	4770      	bx	lr
  4005d6:	bf00      	nop
  4005d8:	400e0400 	.word	0x400e0400

004005dc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4005dc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4005e0:	4b01      	ldr	r3, [pc, #4]	; (4005e8 <pmc_disable_pllack+0xc>)
  4005e2:	629a      	str	r2, [r3, #40]	; 0x28
  4005e4:	4770      	bx	lr
  4005e6:	bf00      	nop
  4005e8:	400e0400 	.word	0x400e0400

004005ec <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4005ec:	4b02      	ldr	r3, [pc, #8]	; (4005f8 <pmc_is_locked_pllack+0xc>)
  4005ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005f0:	f000 0002 	and.w	r0, r0, #2
  4005f4:	4770      	bx	lr
  4005f6:	bf00      	nop
  4005f8:	400e0400 	.word	0x400e0400

004005fc <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4005fc:	282f      	cmp	r0, #47	; 0x2f
  4005fe:	d81e      	bhi.n	40063e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400600:	281f      	cmp	r0, #31
  400602:	d80c      	bhi.n	40061e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400604:	4b11      	ldr	r3, [pc, #68]	; (40064c <pmc_enable_periph_clk+0x50>)
  400606:	699a      	ldr	r2, [r3, #24]
  400608:	2301      	movs	r3, #1
  40060a:	4083      	lsls	r3, r0
  40060c:	4393      	bics	r3, r2
  40060e:	d018      	beq.n	400642 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400610:	2301      	movs	r3, #1
  400612:	fa03 f000 	lsl.w	r0, r3, r0
  400616:	4b0d      	ldr	r3, [pc, #52]	; (40064c <pmc_enable_periph_clk+0x50>)
  400618:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40061a:	2000      	movs	r0, #0
  40061c:	4770      	bx	lr
		ul_id -= 32;
  40061e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400620:	4b0a      	ldr	r3, [pc, #40]	; (40064c <pmc_enable_periph_clk+0x50>)
  400622:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400626:	2301      	movs	r3, #1
  400628:	4083      	lsls	r3, r0
  40062a:	4393      	bics	r3, r2
  40062c:	d00b      	beq.n	400646 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40062e:	2301      	movs	r3, #1
  400630:	fa03 f000 	lsl.w	r0, r3, r0
  400634:	4b05      	ldr	r3, [pc, #20]	; (40064c <pmc_enable_periph_clk+0x50>)
  400636:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40063a:	2000      	movs	r0, #0
  40063c:	4770      	bx	lr
		return 1;
  40063e:	2001      	movs	r0, #1
  400640:	4770      	bx	lr
	return 0;
  400642:	2000      	movs	r0, #0
  400644:	4770      	bx	lr
  400646:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400648:	4770      	bx	lr
  40064a:	bf00      	nop
  40064c:	400e0400 	.word	0x400e0400

00400650 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  400650:	4770      	bx	lr

00400652 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400652:	e7fe      	b.n	400652 <Dummy_Handler>

00400654 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400654:	b500      	push	{lr}
  400656:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400658:	4b25      	ldr	r3, [pc, #148]	; (4006f0 <Reset_Handler+0x9c>)
  40065a:	4a26      	ldr	r2, [pc, #152]	; (4006f4 <Reset_Handler+0xa0>)
  40065c:	429a      	cmp	r2, r3
  40065e:	d010      	beq.n	400682 <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  400660:	4b25      	ldr	r3, [pc, #148]	; (4006f8 <Reset_Handler+0xa4>)
  400662:	4a23      	ldr	r2, [pc, #140]	; (4006f0 <Reset_Handler+0x9c>)
  400664:	429a      	cmp	r2, r3
  400666:	d20c      	bcs.n	400682 <Reset_Handler+0x2e>
  400668:	3b01      	subs	r3, #1
  40066a:	1a9b      	subs	r3, r3, r2
  40066c:	f023 0303 	bic.w	r3, r3, #3
  400670:	3304      	adds	r3, #4
  400672:	4413      	add	r3, r2
  400674:	491f      	ldr	r1, [pc, #124]	; (4006f4 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  400676:	f851 0b04 	ldr.w	r0, [r1], #4
  40067a:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40067e:	429a      	cmp	r2, r3
  400680:	d1f9      	bne.n	400676 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400682:	4b1e      	ldr	r3, [pc, #120]	; (4006fc <Reset_Handler+0xa8>)
  400684:	4a1e      	ldr	r2, [pc, #120]	; (400700 <Reset_Handler+0xac>)
  400686:	429a      	cmp	r2, r3
  400688:	d20a      	bcs.n	4006a0 <Reset_Handler+0x4c>
  40068a:	3b01      	subs	r3, #1
  40068c:	1a9b      	subs	r3, r3, r2
  40068e:	f023 0303 	bic.w	r3, r3, #3
  400692:	3304      	adds	r3, #4
  400694:	4413      	add	r3, r2
		*pDest++ = 0;
  400696:	2100      	movs	r1, #0
  400698:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  40069c:	4293      	cmp	r3, r2
  40069e:	d1fb      	bne.n	400698 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4006a0:	4a18      	ldr	r2, [pc, #96]	; (400704 <Reset_Handler+0xb0>)
  4006a2:	4b19      	ldr	r3, [pc, #100]	; (400708 <Reset_Handler+0xb4>)
  4006a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4006a8:	6093      	str	r3, [r2, #8]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4006aa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4006ae:	fab3 f383 	clz	r3, r3
  4006b2:	095b      	lsrs	r3, r3, #5
  4006b4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4006b6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4006b8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4006bc:	2200      	movs	r2, #0
  4006be:	4b13      	ldr	r3, [pc, #76]	; (40070c <Reset_Handler+0xb8>)
  4006c0:	701a      	strb	r2, [r3, #0]
	return flags;
  4006c2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4006c4:	4a12      	ldr	r2, [pc, #72]	; (400710 <Reset_Handler+0xbc>)
  4006c6:	6813      	ldr	r3, [r2, #0]
  4006c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4006cc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4006ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006d2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4006d6:	b129      	cbz	r1, 4006e4 <Reset_Handler+0x90>
		cpu_irq_enable();
  4006d8:	2201      	movs	r2, #1
  4006da:	4b0c      	ldr	r3, [pc, #48]	; (40070c <Reset_Handler+0xb8>)
  4006dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4006de:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4006e2:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  4006e4:	4b0b      	ldr	r3, [pc, #44]	; (400714 <Reset_Handler+0xc0>)
  4006e6:	4798      	blx	r3

	/* Branch to main function */
	main();
  4006e8:	4b0b      	ldr	r3, [pc, #44]	; (400718 <Reset_Handler+0xc4>)
  4006ea:	4798      	blx	r3
  4006ec:	e7fe      	b.n	4006ec <Reset_Handler+0x98>
  4006ee:	bf00      	nop
  4006f0:	20000000 	.word	0x20000000
  4006f4:	004057a4 	.word	0x004057a4
  4006f8:	200009c0 	.word	0x200009c0
  4006fc:	20000ab4 	.word	0x20000ab4
  400700:	200009c0 	.word	0x200009c0
  400704:	e000ed00 	.word	0xe000ed00
  400708:	00400000 	.word	0x00400000
  40070c:	2000000a 	.word	0x2000000a
  400710:	e000ed88 	.word	0xe000ed88
  400714:	00400f31 	.word	0x00400f31
  400718:	00400b29 	.word	0x00400b29

0040071c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  40071c:	4b3b      	ldr	r3, [pc, #236]	; (40080c <SystemCoreClockUpdate+0xf0>)
  40071e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400720:	f003 0303 	and.w	r3, r3, #3
  400724:	2b01      	cmp	r3, #1
  400726:	d01d      	beq.n	400764 <SystemCoreClockUpdate+0x48>
  400728:	b183      	cbz	r3, 40074c <SystemCoreClockUpdate+0x30>
  40072a:	2b02      	cmp	r3, #2
  40072c:	d036      	beq.n	40079c <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40072e:	4b37      	ldr	r3, [pc, #220]	; (40080c <SystemCoreClockUpdate+0xf0>)
  400730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400732:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400736:	2b70      	cmp	r3, #112	; 0x70
  400738:	d05f      	beq.n	4007fa <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  40073a:	4b34      	ldr	r3, [pc, #208]	; (40080c <SystemCoreClockUpdate+0xf0>)
  40073c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40073e:	4934      	ldr	r1, [pc, #208]	; (400810 <SystemCoreClockUpdate+0xf4>)
  400740:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400744:	680b      	ldr	r3, [r1, #0]
  400746:	40d3      	lsrs	r3, r2
  400748:	600b      	str	r3, [r1, #0]
  40074a:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40074c:	4b31      	ldr	r3, [pc, #196]	; (400814 <SystemCoreClockUpdate+0xf8>)
  40074e:	695b      	ldr	r3, [r3, #20]
  400750:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400754:	bf14      	ite	ne
  400756:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40075a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40075e:	4b2c      	ldr	r3, [pc, #176]	; (400810 <SystemCoreClockUpdate+0xf4>)
  400760:	601a      	str	r2, [r3, #0]
  400762:	e7e4      	b.n	40072e <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400764:	4b29      	ldr	r3, [pc, #164]	; (40080c <SystemCoreClockUpdate+0xf0>)
  400766:	6a1b      	ldr	r3, [r3, #32]
  400768:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40076c:	d003      	beq.n	400776 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40076e:	4a2a      	ldr	r2, [pc, #168]	; (400818 <SystemCoreClockUpdate+0xfc>)
  400770:	4b27      	ldr	r3, [pc, #156]	; (400810 <SystemCoreClockUpdate+0xf4>)
  400772:	601a      	str	r2, [r3, #0]
  400774:	e7db      	b.n	40072e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400776:	4a29      	ldr	r2, [pc, #164]	; (40081c <SystemCoreClockUpdate+0x100>)
  400778:	4b25      	ldr	r3, [pc, #148]	; (400810 <SystemCoreClockUpdate+0xf4>)
  40077a:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40077c:	4b23      	ldr	r3, [pc, #140]	; (40080c <SystemCoreClockUpdate+0xf0>)
  40077e:	6a1b      	ldr	r3, [r3, #32]
  400780:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400784:	2b10      	cmp	r3, #16
  400786:	d005      	beq.n	400794 <SystemCoreClockUpdate+0x78>
  400788:	2b20      	cmp	r3, #32
  40078a:	d1d0      	bne.n	40072e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  40078c:	4a22      	ldr	r2, [pc, #136]	; (400818 <SystemCoreClockUpdate+0xfc>)
  40078e:	4b20      	ldr	r3, [pc, #128]	; (400810 <SystemCoreClockUpdate+0xf4>)
  400790:	601a      	str	r2, [r3, #0]
				break;
  400792:	e7cc      	b.n	40072e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400794:	4a22      	ldr	r2, [pc, #136]	; (400820 <SystemCoreClockUpdate+0x104>)
  400796:	4b1e      	ldr	r3, [pc, #120]	; (400810 <SystemCoreClockUpdate+0xf4>)
  400798:	601a      	str	r2, [r3, #0]
				break;
  40079a:	e7c8      	b.n	40072e <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40079c:	4b1b      	ldr	r3, [pc, #108]	; (40080c <SystemCoreClockUpdate+0xf0>)
  40079e:	6a1b      	ldr	r3, [r3, #32]
  4007a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4007a4:	d016      	beq.n	4007d4 <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4007a6:	4a1c      	ldr	r2, [pc, #112]	; (400818 <SystemCoreClockUpdate+0xfc>)
  4007a8:	4b19      	ldr	r3, [pc, #100]	; (400810 <SystemCoreClockUpdate+0xf4>)
  4007aa:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  4007ac:	4b17      	ldr	r3, [pc, #92]	; (40080c <SystemCoreClockUpdate+0xf0>)
  4007ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4007b0:	f003 0303 	and.w	r3, r3, #3
  4007b4:	2b02      	cmp	r3, #2
  4007b6:	d1ba      	bne.n	40072e <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4007b8:	4a14      	ldr	r2, [pc, #80]	; (40080c <SystemCoreClockUpdate+0xf0>)
  4007ba:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4007bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4007be:	4814      	ldr	r0, [pc, #80]	; (400810 <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4007c0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4007c4:	6803      	ldr	r3, [r0, #0]
  4007c6:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4007ca:	b2d2      	uxtb	r2, r2
  4007cc:	fbb3 f3f2 	udiv	r3, r3, r2
  4007d0:	6003      	str	r3, [r0, #0]
  4007d2:	e7ac      	b.n	40072e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4007d4:	4a11      	ldr	r2, [pc, #68]	; (40081c <SystemCoreClockUpdate+0x100>)
  4007d6:	4b0e      	ldr	r3, [pc, #56]	; (400810 <SystemCoreClockUpdate+0xf4>)
  4007d8:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4007da:	4b0c      	ldr	r3, [pc, #48]	; (40080c <SystemCoreClockUpdate+0xf0>)
  4007dc:	6a1b      	ldr	r3, [r3, #32]
  4007de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4007e2:	2b10      	cmp	r3, #16
  4007e4:	d005      	beq.n	4007f2 <SystemCoreClockUpdate+0xd6>
  4007e6:	2b20      	cmp	r3, #32
  4007e8:	d1e0      	bne.n	4007ac <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  4007ea:	4a0b      	ldr	r2, [pc, #44]	; (400818 <SystemCoreClockUpdate+0xfc>)
  4007ec:	4b08      	ldr	r3, [pc, #32]	; (400810 <SystemCoreClockUpdate+0xf4>)
  4007ee:	601a      	str	r2, [r3, #0]
				break;
  4007f0:	e7dc      	b.n	4007ac <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  4007f2:	4a0b      	ldr	r2, [pc, #44]	; (400820 <SystemCoreClockUpdate+0x104>)
  4007f4:	4b06      	ldr	r3, [pc, #24]	; (400810 <SystemCoreClockUpdate+0xf4>)
  4007f6:	601a      	str	r2, [r3, #0]
				break;
  4007f8:	e7d8      	b.n	4007ac <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4007fa:	4a05      	ldr	r2, [pc, #20]	; (400810 <SystemCoreClockUpdate+0xf4>)
  4007fc:	6813      	ldr	r3, [r2, #0]
  4007fe:	4909      	ldr	r1, [pc, #36]	; (400824 <SystemCoreClockUpdate+0x108>)
  400800:	fba1 1303 	umull	r1, r3, r1, r3
  400804:	085b      	lsrs	r3, r3, #1
  400806:	6013      	str	r3, [r2, #0]
  400808:	4770      	bx	lr
  40080a:	bf00      	nop
  40080c:	400e0400 	.word	0x400e0400
  400810:	2000000c 	.word	0x2000000c
  400814:	400e1810 	.word	0x400e1810
  400818:	00b71b00 	.word	0x00b71b00
  40081c:	003d0900 	.word	0x003d0900
  400820:	007a1200 	.word	0x007a1200
  400824:	aaaaaaab 	.word	0xaaaaaaab

00400828 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400828:	4b12      	ldr	r3, [pc, #72]	; (400874 <system_init_flash+0x4c>)
  40082a:	4298      	cmp	r0, r3
  40082c:	d911      	bls.n	400852 <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  40082e:	4b12      	ldr	r3, [pc, #72]	; (400878 <system_init_flash+0x50>)
  400830:	4298      	cmp	r0, r3
  400832:	d913      	bls.n	40085c <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  400834:	4b11      	ldr	r3, [pc, #68]	; (40087c <system_init_flash+0x54>)
  400836:	4298      	cmp	r0, r3
  400838:	d914      	bls.n	400864 <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40083a:	4b11      	ldr	r3, [pc, #68]	; (400880 <system_init_flash+0x58>)
  40083c:	4298      	cmp	r0, r3
  40083e:	d915      	bls.n	40086c <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400840:	4b10      	ldr	r3, [pc, #64]	; (400884 <system_init_flash+0x5c>)
  400842:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400844:	bf94      	ite	ls
  400846:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40084a:	4a0f      	ldrhi	r2, [pc, #60]	; (400888 <system_init_flash+0x60>)
  40084c:	4b0f      	ldr	r3, [pc, #60]	; (40088c <system_init_flash+0x64>)
  40084e:	601a      	str	r2, [r3, #0]
  400850:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400852:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400856:	4b0d      	ldr	r3, [pc, #52]	; (40088c <system_init_flash+0x64>)
  400858:	601a      	str	r2, [r3, #0]
  40085a:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40085c:	4a0c      	ldr	r2, [pc, #48]	; (400890 <system_init_flash+0x68>)
  40085e:	4b0b      	ldr	r3, [pc, #44]	; (40088c <system_init_flash+0x64>)
  400860:	601a      	str	r2, [r3, #0]
  400862:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400864:	4a0b      	ldr	r2, [pc, #44]	; (400894 <system_init_flash+0x6c>)
  400866:	4b09      	ldr	r3, [pc, #36]	; (40088c <system_init_flash+0x64>)
  400868:	601a      	str	r2, [r3, #0]
  40086a:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40086c:	4a0a      	ldr	r2, [pc, #40]	; (400898 <system_init_flash+0x70>)
  40086e:	4b07      	ldr	r3, [pc, #28]	; (40088c <system_init_flash+0x64>)
  400870:	601a      	str	r2, [r3, #0]
  400872:	4770      	bx	lr
  400874:	01312cff 	.word	0x01312cff
  400878:	026259ff 	.word	0x026259ff
  40087c:	039386ff 	.word	0x039386ff
  400880:	04c4b3ff 	.word	0x04c4b3ff
  400884:	05f5e0ff 	.word	0x05f5e0ff
  400888:	04000500 	.word	0x04000500
  40088c:	400e0a00 	.word	0x400e0a00
  400890:	04000100 	.word	0x04000100
  400894:	04000200 	.word	0x04000200
  400898:	04000300 	.word	0x04000300

0040089c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  40089c:	4b0a      	ldr	r3, [pc, #40]	; (4008c8 <_sbrk+0x2c>)
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	b153      	cbz	r3, 4008b8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4008a2:	4b09      	ldr	r3, [pc, #36]	; (4008c8 <_sbrk+0x2c>)
  4008a4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4008a6:	181a      	adds	r2, r3, r0
  4008a8:	4908      	ldr	r1, [pc, #32]	; (4008cc <_sbrk+0x30>)
  4008aa:	4291      	cmp	r1, r2
  4008ac:	db08      	blt.n	4008c0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4008ae:	4610      	mov	r0, r2
  4008b0:	4a05      	ldr	r2, [pc, #20]	; (4008c8 <_sbrk+0x2c>)
  4008b2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4008b4:	4618      	mov	r0, r3
  4008b6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4008b8:	4a05      	ldr	r2, [pc, #20]	; (4008d0 <_sbrk+0x34>)
  4008ba:	4b03      	ldr	r3, [pc, #12]	; (4008c8 <_sbrk+0x2c>)
  4008bc:	601a      	str	r2, [r3, #0]
  4008be:	e7f0      	b.n	4008a2 <_sbrk+0x6>
		return (caddr_t) -1;	
  4008c0:	f04f 30ff 	mov.w	r0, #4294967295
}
  4008c4:	4770      	bx	lr
  4008c6:	bf00      	nop
  4008c8:	20000a50 	.word	0x20000a50
  4008cc:	2001fffc 	.word	0x2001fffc
  4008d0:	20003ab8 	.word	0x20003ab8

004008d4 <Define_UART0>:

// Functions for UART
void Define_UART0(void){
	
	// Enabling clock for UART0
	PMC->PMC_PCER0 |= (1 << ID_UART0) | (1 << ID_PIOA);
  4008d4:	4a12      	ldr	r2, [pc, #72]	; (400920 <Define_UART0+0x4c>)
  4008d6:	6913      	ldr	r3, [r2, #16]
  4008d8:	f443 7320 	orr.w	r3, r3, #640	; 0x280
  4008dc:	6113      	str	r3, [r2, #16]
	
	// Disable PIO control over PA9 & 10
	PIOA->PIO_PDR |= (1 << UART0_RX) | (1 << UART0_TX);
  4008de:	4b11      	ldr	r3, [pc, #68]	; (400924 <Define_UART0+0x50>)
  4008e0:	685a      	ldr	r2, [r3, #4]
  4008e2:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  4008e6:	605a      	str	r2, [r3, #4]
	
	// Configuring PIO controller to enable I/O line operations for UART0
	PIOA->PIO_ABCDSR[0] &= ~((1 << UART0_RX) | (1 << UART0_TX));
  4008e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4008ea:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  4008ee:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABCDSR[1] &= ~((1 << UART0_RX) | (1 << UART0_TX));
  4008f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4008f2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
  4008f6:	675a      	str	r2, [r3, #116]	; 0x74
	
	// Reset UART0 RX & TX
	UART0->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX;
  4008f8:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
  4008fc:	220c      	movs	r2, #12
  4008fe:	601a      	str	r2, [r3, #0]
	
	// Disable UART0 RX & TX
	UART0->UART_CR = UART_CR_RXDIS | UART_CR_TXDIS;
  400900:	22a0      	movs	r2, #160	; 0xa0
  400902:	601a      	str	r2, [r3, #0]
	
	// Defining baud rate
	uint32_t baud_rate = (SystemCoreClock / (16 * BAUDRATE));
  400904:	4a08      	ldr	r2, [pc, #32]	; (400928 <Define_UART0+0x54>)
  400906:	6812      	ldr	r2, [r2, #0]
  400908:	4908      	ldr	r1, [pc, #32]	; (40092c <Define_UART0+0x58>)
  40090a:	fba1 1202 	umull	r1, r2, r1, r2
  40090e:	0d12      	lsrs	r2, r2, #20
	UART0->UART_BRGR = baud_rate;
  400910:	621a      	str	r2, [r3, #32]
	
	// Defining mode of operation
	UART0->UART_MR = (UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL);
  400912:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400916:	605a      	str	r2, [r3, #4]
	
	// Enabling UART0 RX & TX
	UART0->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400918:	2250      	movs	r2, #80	; 0x50
  40091a:	601a      	str	r2, [r3, #0]
  40091c:	4770      	bx	lr
  40091e:	bf00      	nop
  400920:	400e0400 	.word	0x400e0400
  400924:	400e0e00 	.word	0x400e0e00
  400928:	2000000c 	.word	0x2000000c
  40092c:	91a2b3c5 	.word	0x91a2b3c5

00400930 <UART_send_char>:
}

void UART_send_char(char ch) {
	while (!(UART0->UART_SR & UART_SR_TXRDY)); // Wait TX ready
  400930:	4a03      	ldr	r2, [pc, #12]	; (400940 <UART_send_char+0x10>)
  400932:	6953      	ldr	r3, [r2, #20]
  400934:	f013 0f02 	tst.w	r3, #2
  400938:	d0fb      	beq.n	400932 <UART_send_char+0x2>
	UART0->UART_THR = ch;
  40093a:	4b01      	ldr	r3, [pc, #4]	; (400940 <UART_send_char+0x10>)
  40093c:	61d8      	str	r0, [r3, #28]
  40093e:	4770      	bx	lr
  400940:	400e0600 	.word	0x400e0600

00400944 <UART_send_string>:
}

void UART_send_string(const char *str){
  400944:	b538      	push	{r3, r4, r5, lr}
  400946:	4604      	mov	r4, r0
	while (*str) {
  400948:	7800      	ldrb	r0, [r0, #0]
  40094a:	b128      	cbz	r0, 400958 <UART_send_string+0x14>
		UART_send_char(*str++);
  40094c:	4d03      	ldr	r5, [pc, #12]	; (40095c <UART_send_string+0x18>)
  40094e:	47a8      	blx	r5
	while (*str) {
  400950:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  400954:	2800      	cmp	r0, #0
  400956:	d1fa      	bne.n	40094e <UART_send_string+0xa>
  400958:	bd38      	pop	{r3, r4, r5, pc}
  40095a:	bf00      	nop
  40095c:	00400931 	.word	0x00400931

00400960 <UART_send_number>:
	}
}

void UART_send_number(uint16_t value){
  400960:	b570      	push	{r4, r5, r6, lr}
  400962:	b084      	sub	sp, #16
	uint16_t temp = value;
	uint16_t arr[8];
	
	//Get length of value
	
	if(value == 0){
  400964:	b128      	cbz	r0, 400972 <UART_send_number+0x12>
  400966:	4603      	mov	r3, r0
  400968:	f1ad 0102 	sub.w	r1, sp, #2
  40096c:	2400      	movs	r4, #0
		UART_send_char(48);
		}else{
		while (temp > 0) {
			arr[len] = temp % 10;
  40096e:	4d12      	ldr	r5, [pc, #72]	; (4009b8 <UART_send_number+0x58>)
  400970:	e004      	b.n	40097c <UART_send_number+0x1c>
		UART_send_char(48);
  400972:	2030      	movs	r0, #48	; 0x30
  400974:	4b11      	ldr	r3, [pc, #68]	; (4009bc <UART_send_number+0x5c>)
  400976:	4798      	blx	r3
  400978:	e01b      	b.n	4009b2 <UART_send_number+0x52>
			temp /= 10;
			len++;
  40097a:	4614      	mov	r4, r2
			arr[len] = temp % 10;
  40097c:	fba5 0203 	umull	r0, r2, r5, r3
  400980:	08d2      	lsrs	r2, r2, #3
  400982:	eb02 0082 	add.w	r0, r2, r2, lsl #2
  400986:	eba3 0340 	sub.w	r3, r3, r0, lsl #1
  40098a:	f821 3f02 	strh.w	r3, [r1, #2]!
			temp /= 10;
  40098e:	b293      	uxth	r3, r2
			len++;
  400990:	1c62      	adds	r2, r4, #1
		while (temp > 0) {
  400992:	2b00      	cmp	r3, #0
  400994:	d1f1      	bne.n	40097a <UART_send_number+0x1a>
		}
		
		for(int i = (len - 1);i >= 0; i--){
  400996:	2c00      	cmp	r4, #0
  400998:	db0b      	blt.n	4009b2 <UART_send_number+0x52>
  40099a:	eb0d 0544 	add.w	r5, sp, r4, lsl #1
			UART_send_char(arr[i] + 48);
  40099e:	4e07      	ldr	r6, [pc, #28]	; (4009bc <UART_send_number+0x5c>)
  4009a0:	f835 0902 	ldrh.w	r0, [r5], #-2
  4009a4:	3030      	adds	r0, #48	; 0x30
  4009a6:	b2c0      	uxtb	r0, r0
  4009a8:	47b0      	blx	r6
		for(int i = (len - 1);i >= 0; i--){
  4009aa:	3c01      	subs	r4, #1
  4009ac:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009b0:	d1f6      	bne.n	4009a0 <UART_send_number+0x40>
		}
	}
}
  4009b2:	b004      	add	sp, #16
  4009b4:	bd70      	pop	{r4, r5, r6, pc}
  4009b6:	bf00      	nop
  4009b8:	cccccccd 	.word	0xcccccccd
  4009bc:	00400931 	.word	0x00400931

004009c0 <UART_send_float>:

void UART_send_float(float value, uint8_t decimals) {
  4009c0:	b510      	push	{r4, lr}
  4009c2:	b086      	sub	sp, #24
  4009c4:	460c      	mov	r4, r1
	char arr[16];
	
	// Format the float into string with given decimal places
	sprintf(arr, "%.*f", decimals, value);
  4009c6:	4b07      	ldr	r3, [pc, #28]	; (4009e4 <UART_send_float+0x24>)
  4009c8:	4798      	blx	r3
  4009ca:	e9cd 0100 	strd	r0, r1, [sp]
  4009ce:	4622      	mov	r2, r4
  4009d0:	4905      	ldr	r1, [pc, #20]	; (4009e8 <UART_send_float+0x28>)
  4009d2:	a802      	add	r0, sp, #8
  4009d4:	4b05      	ldr	r3, [pc, #20]	; (4009ec <UART_send_float+0x2c>)
  4009d6:	4798      	blx	r3
	
	UART_send_string(arr);
  4009d8:	a802      	add	r0, sp, #8
  4009da:	4b05      	ldr	r3, [pc, #20]	; (4009f0 <UART_send_float+0x30>)
  4009dc:	4798      	blx	r3
}
  4009de:	b006      	add	sp, #24
  4009e0:	bd10      	pop	{r4, pc}
  4009e2:	bf00      	nop
  4009e4:	00400e89 	.word	0x00400e89
  4009e8:	004054c4 	.word	0x004054c4
  4009ec:	0040101d 	.word	0x0040101d
  4009f0:	00400945 	.word	0x00400945

004009f4 <Define_SPI>:

// SPI
#define SPI_CLK_SPEED 1000000 // 1 MHz

void Define_SPI(void){
  4009f4:	b570      	push	{r4, r5, r6, lr}
  4009f6:	b082      	sub	sp, #8
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4009f8:	2013      	movs	r0, #19
  4009fa:	4b25      	ldr	r3, [pc, #148]	; (400a90 <Define_SPI+0x9c>)
  4009fc:	4798      	blx	r3
	// Enable peripheral clock for SPI
	sysclk_enable_peripheral_clock(ID_SPI);

	// Configure SPI pins -> pio_configure(PIO#,periferal function,bit mask,pull-up/pull-down...);
	pio_configure(PIOA, PIO_PERIPH_A, PIO_PA12A_MISO, PIO_DEFAULT);  // MISO
  4009fe:	4d25      	ldr	r5, [pc, #148]	; (400a94 <Define_SPI+0xa0>)
  400a00:	2300      	movs	r3, #0
  400a02:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400a06:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a0a:	4628      	mov	r0, r5
  400a0c:	4c22      	ldr	r4, [pc, #136]	; (400a98 <Define_SPI+0xa4>)
  400a0e:	47a0      	blx	r4
	pio_configure(PIOA, PIO_PERIPH_A, PIO_PA13A_MOSI, PIO_DEFAULT);  // MOSI
  400a10:	2300      	movs	r3, #0
  400a12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400a16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a1a:	4628      	mov	r0, r5
  400a1c:	47a0      	blx	r4
	pio_configure(PIOA, PIO_PERIPH_A, PIO_PA14A_SPCK, PIO_DEFAULT);  // SCK
  400a1e:	2300      	movs	r3, #0
  400a20:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400a24:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a28:	4628      	mov	r0, r5
  400a2a:	47a0      	blx	r4
	
	// Configure chip select output & set it high	
	pio_set_output(PIOB, PIO_PB14, 1, 0, 0);
  400a2c:	2500      	movs	r5, #0
  400a2e:	9500      	str	r5, [sp, #0]
  400a30:	462b      	mov	r3, r5
  400a32:	2201      	movs	r2, #1
  400a34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400a38:	4818      	ldr	r0, [pc, #96]	; (400a9c <Define_SPI+0xa8>)
  400a3a:	4c19      	ldr	r4, [pc, #100]	; (400aa0 <Define_SPI+0xac>)
  400a3c:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400a3e:	4c19      	ldr	r4, [pc, #100]	; (400aa4 <Define_SPI+0xb0>)
  400a40:	2302      	movs	r3, #2
  400a42:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400a44:	2680      	movs	r6, #128	; 0x80
  400a46:	6026      	str	r6, [r4, #0]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400a48:	6863      	ldr	r3, [r4, #4]
  400a4a:	f043 0301 	orr.w	r3, r3, #1
  400a4e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400a50:	6863      	ldr	r3, [r4, #4]
  400a52:	f043 0310 	orr.w	r3, r3, #16
  400a56:	6063      	str	r3, [r4, #4]
	spi_disable(SPI);
	spi_reset(SPI);

	spi_set_master_mode(SPI); // ATSAM4E is master of com.
	spi_disable_mode_fault_detect(SPI); // Only one master so no need for fault detect
	spi_set_clock_polarity(SPI, 0, 0); // SPI,NPCS index,0 (idle clock 0 -> mode1 on AS5050)
  400a58:	462a      	mov	r2, r5
  400a5a:	4629      	mov	r1, r5
  400a5c:	4620      	mov	r0, r4
  400a5e:	4b12      	ldr	r3, [pc, #72]	; (400aa8 <Define_SPI+0xb4>)
  400a60:	4798      	blx	r3
	spi_set_clock_phase(SPI, 0, 1); // SPI,NPCS index,1 (data on second RE)
  400a62:	2201      	movs	r2, #1
  400a64:	4629      	mov	r1, r5
  400a66:	4620      	mov	r0, r4
  400a68:	4b10      	ldr	r3, [pc, #64]	; (400aac <Define_SPI+0xb8>)
  400a6a:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI, 0, SPI_CSR_BITS_16_BIT); // SPI,NPCS index,nr. of bits in each transfer
  400a6c:	4632      	mov	r2, r6
  400a6e:	4629      	mov	r1, r5
  400a70:	4620      	mov	r0, r4
  400a72:	4b0f      	ldr	r3, [pc, #60]	; (400ab0 <Define_SPI+0xbc>)
  400a74:	4798      	blx	r3
	spi_set_baudrate_div(SPI, 0, sysclk_get_cpu_hz() / SPI_CLK_SPEED);
  400a76:	2260      	movs	r2, #96	; 0x60
  400a78:	4629      	mov	r1, r5
  400a7a:	4620      	mov	r0, r4
  400a7c:	4b0d      	ldr	r3, [pc, #52]	; (400ab4 <Define_SPI+0xc0>)
  400a7e:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(SPI, spi_get_pcs(0));
  400a80:	210e      	movs	r1, #14
  400a82:	4620      	mov	r0, r4
  400a84:	4b0c      	ldr	r3, [pc, #48]	; (400ab8 <Define_SPI+0xc4>)
  400a86:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400a88:	2301      	movs	r3, #1
  400a8a:	6023      	str	r3, [r4, #0]

	// Enable SPI
	spi_enable(SPI);
}
  400a8c:	b002      	add	sp, #8
  400a8e:	bd70      	pop	{r4, r5, r6, pc}
  400a90:	004005fd 	.word	0x004005fd
  400a94:	400e0e00 	.word	0x400e0e00
  400a98:	00400481 	.word	0x00400481
  400a9c:	400e1000 	.word	0x400e1000
  400aa0:	00400459 	.word	0x00400459
  400aa4:	40088000 	.word	0x40088000
  400aa8:	004002ab 	.word	0x004002ab
  400aac:	004002c9 	.word	0x004002c9
  400ab0:	004002e7 	.word	0x004002e7
  400ab4:	004002fb 	.word	0x004002fb
  400ab8:	00400231 	.word	0x00400231

00400abc <SPI_transfer>:

uint16_t SPI_transfer(uint16_t data){
  400abc:	b530      	push	{r4, r5, lr}
  400abe:	b083      	sub	sp, #12
	uint16_t rx;

	spi_write(SPI, data, 0, 0);
  400ac0:	4c08      	ldr	r4, [pc, #32]	; (400ae4 <SPI_transfer+0x28>)
  400ac2:	2300      	movs	r3, #0
  400ac4:	461a      	mov	r2, r3
  400ac6:	4601      	mov	r1, r0
  400ac8:	4620      	mov	r0, r4
  400aca:	4d07      	ldr	r5, [pc, #28]	; (400ae8 <SPI_transfer+0x2c>)
  400acc:	47a8      	blx	r5
	spi_read(SPI, &rx, SPI_TIMEOUT);
  400ace:	f643 2298 	movw	r2, #15000	; 0x3a98
  400ad2:	f10d 0106 	add.w	r1, sp, #6
  400ad6:	4620      	mov	r0, r4
  400ad8:	4b04      	ldr	r3, [pc, #16]	; (400aec <SPI_transfer+0x30>)
  400ada:	4798      	blx	r3

	return rx;
}
  400adc:	f8bd 0006 	ldrh.w	r0, [sp, #6]
  400ae0:	b003      	add	sp, #12
  400ae2:	bd30      	pop	{r4, r5, pc}
  400ae4:	40088000 	.word	0x40088000
  400ae8:	00400277 	.word	0x00400277
  400aec:	00400247 	.word	0x00400247

00400af0 <AS5050_read_angle>:

uint16_t AS5050_read_angle(void){
  400af0:	b538      	push	{r3, r4, r5, lr}
	uint16_t raw;

	pio_clear(PIOB, PIO_PB14);          // CS LOW
  400af2:	4c09      	ldr	r4, [pc, #36]	; (400b18 <AS5050_read_angle+0x28>)
  400af4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400af8:	4620      	mov	r0, r4
  400afa:	4b08      	ldr	r3, [pc, #32]	; (400b1c <AS5050_read_angle+0x2c>)
  400afc:	4798      	blx	r3
	raw = SPI_transfer(0xFFFF);       // Send dummy word
  400afe:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400b02:	4b07      	ldr	r3, [pc, #28]	; (400b20 <AS5050_read_angle+0x30>)
  400b04:	4798      	blx	r3
  400b06:	4605      	mov	r5, r0
	pio_set(PIOB, PIO_PB14);            // CS HIGH
  400b08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  400b0c:	4620      	mov	r0, r4
  400b0e:	4b05      	ldr	r3, [pc, #20]	; (400b24 <AS5050_read_angle+0x34>)
  400b10:	4798      	blx	r3

	return raw & 0x03FF;                // Extract 10-bit angle
}
  400b12:	f3c5 0009 	ubfx	r0, r5, #0, #10
  400b16:	bd38      	pop	{r3, r4, r5, pc}
  400b18:	400e1000 	.word	0x400e1000
  400b1c:	00400391 	.word	0x00400391
  400b20:	00400abd 	.word	0x00400abd
  400b24:	0040038d 	.word	0x0040038d

00400b28 <main>:

int main (void)
{
  400b28:	b530      	push	{r4, r5, lr}
  400b2a:	ed2d 8b02 	vpush	{d8}
  400b2e:	b083      	sub	sp, #12
	sysclk_init();
  400b30:	4b14      	ldr	r3, [pc, #80]	; (400b84 <main+0x5c>)
  400b32:	4798      	blx	r3
	board_init();
  400b34:	4b14      	ldr	r3, [pc, #80]	; (400b88 <main+0x60>)
  400b36:	4798      	blx	r3
	Define_UART0();
  400b38:	4b14      	ldr	r3, [pc, #80]	; (400b8c <main+0x64>)
  400b3a:	4798      	blx	r3
	Define_SPI();
  400b3c:	4b14      	ldr	r3, [pc, #80]	; (400b90 <main+0x68>)
  400b3e:	4798      	blx	r3
	
	while(1){
		// Read position
		uint16_t raw_position = AS5050_read_angle();
  400b40:	4d14      	ldr	r5, [pc, #80]	; (400b94 <main+0x6c>)
		float angle = ((float)raw_position / 1023) * 360;
  400b42:	eddf 8a15 	vldr	s17, [pc, #84]	; 400b98 <main+0x70>
  400b46:	ed9f 8a15 	vldr	s16, [pc, #84]	; 400b9c <main+0x74>
		uint16_t raw_position = AS5050_read_angle();
  400b4a:	47a8      	blx	r5
  400b4c:	9001      	str	r0, [sp, #4]
		
		// Display position
		UART_send_string("Encoder position: ");
  400b4e:	4814      	ldr	r0, [pc, #80]	; (400ba0 <main+0x78>)
  400b50:	4c14      	ldr	r4, [pc, #80]	; (400ba4 <main+0x7c>)
  400b52:	47a0      	blx	r4
		UART_send_number(raw_position);
  400b54:	9801      	ldr	r0, [sp, #4]
  400b56:	4b14      	ldr	r3, [pc, #80]	; (400ba8 <main+0x80>)
  400b58:	4798      	blx	r3
		UART_send_string(" -> ");
  400b5a:	4814      	ldr	r0, [pc, #80]	; (400bac <main+0x84>)
  400b5c:	47a0      	blx	r4
		float angle = ((float)raw_position / 1023) * 360;
  400b5e:	eddd 7a01 	vldr	s15, [sp, #4]
  400b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
  400b66:	ee87 7aa8 	vdiv.f32	s14, s15, s17
		UART_send_float(angle,1);
  400b6a:	2101      	movs	r1, #1
  400b6c:	ee67 7a08 	vmul.f32	s15, s14, s16
  400b70:	ee17 0a90 	vmov	r0, s15
  400b74:	4b0e      	ldr	r3, [pc, #56]	; (400bb0 <main+0x88>)
  400b76:	4798      	blx	r3
		UART_send_string(" deg\r\n");
  400b78:	480e      	ldr	r0, [pc, #56]	; (400bb4 <main+0x8c>)
  400b7a:	47a0      	blx	r4
		delay_ms(100);
  400b7c:	480e      	ldr	r0, [pc, #56]	; (400bb8 <main+0x90>)
  400b7e:	4b0f      	ldr	r3, [pc, #60]	; (400bbc <main+0x94>)
  400b80:	4798      	blx	r3
  400b82:	e7e2      	b.n	400b4a <main+0x22>
  400b84:	00400325 	.word	0x00400325
  400b88:	00400651 	.word	0x00400651
  400b8c:	004008d5 	.word	0x004008d5
  400b90:	004009f5 	.word	0x004009f5
  400b94:	00400af1 	.word	0x00400af1
  400b98:	447fc000 	.word	0x447fc000
  400b9c:	43b40000 	.word	0x43b40000
  400ba0:	004054cc 	.word	0x004054cc
  400ba4:	00400945 	.word	0x00400945
  400ba8:	00400961 	.word	0x00400961
  400bac:	004054e0 	.word	0x004054e0
  400bb0:	004009c1 	.word	0x004009c1
  400bb4:	004054e8 	.word	0x004054e8
  400bb8:	000a7693 	.word	0x000a7693
  400bbc:	20000001 	.word	0x20000001

00400bc0 <__aeabi_drsub>:
  400bc0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  400bc4:	e002      	b.n	400bcc <__adddf3>
  400bc6:	bf00      	nop

00400bc8 <__aeabi_dsub>:
  400bc8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00400bcc <__adddf3>:
  400bcc:	b530      	push	{r4, r5, lr}
  400bce:	ea4f 0441 	mov.w	r4, r1, lsl #1
  400bd2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  400bd6:	ea94 0f05 	teq	r4, r5
  400bda:	bf08      	it	eq
  400bdc:	ea90 0f02 	teqeq	r0, r2
  400be0:	bf1f      	itttt	ne
  400be2:	ea54 0c00 	orrsne.w	ip, r4, r0
  400be6:	ea55 0c02 	orrsne.w	ip, r5, r2
  400bea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  400bee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400bf2:	f000 80e2 	beq.w	400dba <__adddf3+0x1ee>
  400bf6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  400bfa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  400bfe:	bfb8      	it	lt
  400c00:	426d      	neglt	r5, r5
  400c02:	dd0c      	ble.n	400c1e <__adddf3+0x52>
  400c04:	442c      	add	r4, r5
  400c06:	ea80 0202 	eor.w	r2, r0, r2
  400c0a:	ea81 0303 	eor.w	r3, r1, r3
  400c0e:	ea82 0000 	eor.w	r0, r2, r0
  400c12:	ea83 0101 	eor.w	r1, r3, r1
  400c16:	ea80 0202 	eor.w	r2, r0, r2
  400c1a:	ea81 0303 	eor.w	r3, r1, r3
  400c1e:	2d36      	cmp	r5, #54	; 0x36
  400c20:	bf88      	it	hi
  400c22:	bd30      	pophi	{r4, r5, pc}
  400c24:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  400c28:	ea4f 3101 	mov.w	r1, r1, lsl #12
  400c2c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  400c30:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  400c34:	d002      	beq.n	400c3c <__adddf3+0x70>
  400c36:	4240      	negs	r0, r0
  400c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400c3c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  400c40:	ea4f 3303 	mov.w	r3, r3, lsl #12
  400c44:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  400c48:	d002      	beq.n	400c50 <__adddf3+0x84>
  400c4a:	4252      	negs	r2, r2
  400c4c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400c50:	ea94 0f05 	teq	r4, r5
  400c54:	f000 80a7 	beq.w	400da6 <__adddf3+0x1da>
  400c58:	f1a4 0401 	sub.w	r4, r4, #1
  400c5c:	f1d5 0e20 	rsbs	lr, r5, #32
  400c60:	db0d      	blt.n	400c7e <__adddf3+0xb2>
  400c62:	fa02 fc0e 	lsl.w	ip, r2, lr
  400c66:	fa22 f205 	lsr.w	r2, r2, r5
  400c6a:	1880      	adds	r0, r0, r2
  400c6c:	f141 0100 	adc.w	r1, r1, #0
  400c70:	fa03 f20e 	lsl.w	r2, r3, lr
  400c74:	1880      	adds	r0, r0, r2
  400c76:	fa43 f305 	asr.w	r3, r3, r5
  400c7a:	4159      	adcs	r1, r3
  400c7c:	e00e      	b.n	400c9c <__adddf3+0xd0>
  400c7e:	f1a5 0520 	sub.w	r5, r5, #32
  400c82:	f10e 0e20 	add.w	lr, lr, #32
  400c86:	2a01      	cmp	r2, #1
  400c88:	fa03 fc0e 	lsl.w	ip, r3, lr
  400c8c:	bf28      	it	cs
  400c8e:	f04c 0c02 	orrcs.w	ip, ip, #2
  400c92:	fa43 f305 	asr.w	r3, r3, r5
  400c96:	18c0      	adds	r0, r0, r3
  400c98:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  400c9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400ca0:	d507      	bpl.n	400cb2 <__adddf3+0xe6>
  400ca2:	f04f 0e00 	mov.w	lr, #0
  400ca6:	f1dc 0c00 	rsbs	ip, ip, #0
  400caa:	eb7e 0000 	sbcs.w	r0, lr, r0
  400cae:	eb6e 0101 	sbc.w	r1, lr, r1
  400cb2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400cb6:	d31b      	bcc.n	400cf0 <__adddf3+0x124>
  400cb8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  400cbc:	d30c      	bcc.n	400cd8 <__adddf3+0x10c>
  400cbe:	0849      	lsrs	r1, r1, #1
  400cc0:	ea5f 0030 	movs.w	r0, r0, rrx
  400cc4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  400cc8:	f104 0401 	add.w	r4, r4, #1
  400ccc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  400cd0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  400cd4:	f080 809a 	bcs.w	400e0c <__adddf3+0x240>
  400cd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  400cdc:	bf08      	it	eq
  400cde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  400ce2:	f150 0000 	adcs.w	r0, r0, #0
  400ce6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  400cea:	ea41 0105 	orr.w	r1, r1, r5
  400cee:	bd30      	pop	{r4, r5, pc}
  400cf0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  400cf4:	4140      	adcs	r0, r0
  400cf6:	eb41 0101 	adc.w	r1, r1, r1
  400cfa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  400cfe:	f1a4 0401 	sub.w	r4, r4, #1
  400d02:	d1e9      	bne.n	400cd8 <__adddf3+0x10c>
  400d04:	f091 0f00 	teq	r1, #0
  400d08:	bf04      	itt	eq
  400d0a:	4601      	moveq	r1, r0
  400d0c:	2000      	moveq	r0, #0
  400d0e:	fab1 f381 	clz	r3, r1
  400d12:	bf08      	it	eq
  400d14:	3320      	addeq	r3, #32
  400d16:	f1a3 030b 	sub.w	r3, r3, #11
  400d1a:	f1b3 0220 	subs.w	r2, r3, #32
  400d1e:	da0c      	bge.n	400d3a <__adddf3+0x16e>
  400d20:	320c      	adds	r2, #12
  400d22:	dd08      	ble.n	400d36 <__adddf3+0x16a>
  400d24:	f102 0c14 	add.w	ip, r2, #20
  400d28:	f1c2 020c 	rsb	r2, r2, #12
  400d2c:	fa01 f00c 	lsl.w	r0, r1, ip
  400d30:	fa21 f102 	lsr.w	r1, r1, r2
  400d34:	e00c      	b.n	400d50 <__adddf3+0x184>
  400d36:	f102 0214 	add.w	r2, r2, #20
  400d3a:	bfd8      	it	le
  400d3c:	f1c2 0c20 	rsble	ip, r2, #32
  400d40:	fa01 f102 	lsl.w	r1, r1, r2
  400d44:	fa20 fc0c 	lsr.w	ip, r0, ip
  400d48:	bfdc      	itt	le
  400d4a:	ea41 010c 	orrle.w	r1, r1, ip
  400d4e:	4090      	lslle	r0, r2
  400d50:	1ae4      	subs	r4, r4, r3
  400d52:	bfa2      	ittt	ge
  400d54:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  400d58:	4329      	orrge	r1, r5
  400d5a:	bd30      	popge	{r4, r5, pc}
  400d5c:	ea6f 0404 	mvn.w	r4, r4
  400d60:	3c1f      	subs	r4, #31
  400d62:	da1c      	bge.n	400d9e <__adddf3+0x1d2>
  400d64:	340c      	adds	r4, #12
  400d66:	dc0e      	bgt.n	400d86 <__adddf3+0x1ba>
  400d68:	f104 0414 	add.w	r4, r4, #20
  400d6c:	f1c4 0220 	rsb	r2, r4, #32
  400d70:	fa20 f004 	lsr.w	r0, r0, r4
  400d74:	fa01 f302 	lsl.w	r3, r1, r2
  400d78:	ea40 0003 	orr.w	r0, r0, r3
  400d7c:	fa21 f304 	lsr.w	r3, r1, r4
  400d80:	ea45 0103 	orr.w	r1, r5, r3
  400d84:	bd30      	pop	{r4, r5, pc}
  400d86:	f1c4 040c 	rsb	r4, r4, #12
  400d8a:	f1c4 0220 	rsb	r2, r4, #32
  400d8e:	fa20 f002 	lsr.w	r0, r0, r2
  400d92:	fa01 f304 	lsl.w	r3, r1, r4
  400d96:	ea40 0003 	orr.w	r0, r0, r3
  400d9a:	4629      	mov	r1, r5
  400d9c:	bd30      	pop	{r4, r5, pc}
  400d9e:	fa21 f004 	lsr.w	r0, r1, r4
  400da2:	4629      	mov	r1, r5
  400da4:	bd30      	pop	{r4, r5, pc}
  400da6:	f094 0f00 	teq	r4, #0
  400daa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  400dae:	bf06      	itte	eq
  400db0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  400db4:	3401      	addeq	r4, #1
  400db6:	3d01      	subne	r5, #1
  400db8:	e74e      	b.n	400c58 <__adddf3+0x8c>
  400dba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400dbe:	bf18      	it	ne
  400dc0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400dc4:	d029      	beq.n	400e1a <__adddf3+0x24e>
  400dc6:	ea94 0f05 	teq	r4, r5
  400dca:	bf08      	it	eq
  400dcc:	ea90 0f02 	teqeq	r0, r2
  400dd0:	d005      	beq.n	400dde <__adddf3+0x212>
  400dd2:	ea54 0c00 	orrs.w	ip, r4, r0
  400dd6:	bf04      	itt	eq
  400dd8:	4619      	moveq	r1, r3
  400dda:	4610      	moveq	r0, r2
  400ddc:	bd30      	pop	{r4, r5, pc}
  400dde:	ea91 0f03 	teq	r1, r3
  400de2:	bf1e      	ittt	ne
  400de4:	2100      	movne	r1, #0
  400de6:	2000      	movne	r0, #0
  400de8:	bd30      	popne	{r4, r5, pc}
  400dea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  400dee:	d105      	bne.n	400dfc <__adddf3+0x230>
  400df0:	0040      	lsls	r0, r0, #1
  400df2:	4149      	adcs	r1, r1
  400df4:	bf28      	it	cs
  400df6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  400dfa:	bd30      	pop	{r4, r5, pc}
  400dfc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  400e00:	bf3c      	itt	cc
  400e02:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  400e06:	bd30      	popcc	{r4, r5, pc}
  400e08:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400e0c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  400e10:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400e14:	f04f 0000 	mov.w	r0, #0
  400e18:	bd30      	pop	{r4, r5, pc}
  400e1a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400e1e:	bf1a      	itte	ne
  400e20:	4619      	movne	r1, r3
  400e22:	4610      	movne	r0, r2
  400e24:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  400e28:	bf1c      	itt	ne
  400e2a:	460b      	movne	r3, r1
  400e2c:	4602      	movne	r2, r0
  400e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  400e32:	bf06      	itte	eq
  400e34:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  400e38:	ea91 0f03 	teqeq	r1, r3
  400e3c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  400e40:	bd30      	pop	{r4, r5, pc}
  400e42:	bf00      	nop

00400e44 <__aeabi_ui2d>:
  400e44:	f090 0f00 	teq	r0, #0
  400e48:	bf04      	itt	eq
  400e4a:	2100      	moveq	r1, #0
  400e4c:	4770      	bxeq	lr
  400e4e:	b530      	push	{r4, r5, lr}
  400e50:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400e54:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400e58:	f04f 0500 	mov.w	r5, #0
  400e5c:	f04f 0100 	mov.w	r1, #0
  400e60:	e750      	b.n	400d04 <__adddf3+0x138>
  400e62:	bf00      	nop

00400e64 <__aeabi_i2d>:
  400e64:	f090 0f00 	teq	r0, #0
  400e68:	bf04      	itt	eq
  400e6a:	2100      	moveq	r1, #0
  400e6c:	4770      	bxeq	lr
  400e6e:	b530      	push	{r4, r5, lr}
  400e70:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400e74:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400e78:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  400e7c:	bf48      	it	mi
  400e7e:	4240      	negmi	r0, r0
  400e80:	f04f 0100 	mov.w	r1, #0
  400e84:	e73e      	b.n	400d04 <__adddf3+0x138>
  400e86:	bf00      	nop

00400e88 <__aeabi_f2d>:
  400e88:	0042      	lsls	r2, r0, #1
  400e8a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  400e8e:	ea4f 0131 	mov.w	r1, r1, rrx
  400e92:	ea4f 7002 	mov.w	r0, r2, lsl #28
  400e96:	bf1f      	itttt	ne
  400e98:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  400e9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  400ea0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  400ea4:	4770      	bxne	lr
  400ea6:	f092 0f00 	teq	r2, #0
  400eaa:	bf14      	ite	ne
  400eac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  400eb0:	4770      	bxeq	lr
  400eb2:	b530      	push	{r4, r5, lr}
  400eb4:	f44f 7460 	mov.w	r4, #896	; 0x380
  400eb8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400ebc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  400ec0:	e720      	b.n	400d04 <__adddf3+0x138>
  400ec2:	bf00      	nop

00400ec4 <__aeabi_ul2d>:
  400ec4:	ea50 0201 	orrs.w	r2, r0, r1
  400ec8:	bf08      	it	eq
  400eca:	4770      	bxeq	lr
  400ecc:	b530      	push	{r4, r5, lr}
  400ece:	f04f 0500 	mov.w	r5, #0
  400ed2:	e00a      	b.n	400eea <__aeabi_l2d+0x16>

00400ed4 <__aeabi_l2d>:
  400ed4:	ea50 0201 	orrs.w	r2, r0, r1
  400ed8:	bf08      	it	eq
  400eda:	4770      	bxeq	lr
  400edc:	b530      	push	{r4, r5, lr}
  400ede:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  400ee2:	d502      	bpl.n	400eea <__aeabi_l2d+0x16>
  400ee4:	4240      	negs	r0, r0
  400ee6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400eea:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400eee:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400ef2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  400ef6:	f43f aedc 	beq.w	400cb2 <__adddf3+0xe6>
  400efa:	f04f 0203 	mov.w	r2, #3
  400efe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  400f02:	bf18      	it	ne
  400f04:	3203      	addne	r2, #3
  400f06:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  400f0a:	bf18      	it	ne
  400f0c:	3203      	addne	r2, #3
  400f0e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  400f12:	f1c2 0320 	rsb	r3, r2, #32
  400f16:	fa00 fc03 	lsl.w	ip, r0, r3
  400f1a:	fa20 f002 	lsr.w	r0, r0, r2
  400f1e:	fa01 fe03 	lsl.w	lr, r1, r3
  400f22:	ea40 000e 	orr.w	r0, r0, lr
  400f26:	fa21 f102 	lsr.w	r1, r1, r2
  400f2a:	4414      	add	r4, r2
  400f2c:	e6c1      	b.n	400cb2 <__adddf3+0xe6>
  400f2e:	bf00      	nop

00400f30 <__libc_init_array>:
  400f30:	b570      	push	{r4, r5, r6, lr}
  400f32:	4e0f      	ldr	r6, [pc, #60]	; (400f70 <__libc_init_array+0x40>)
  400f34:	4d0f      	ldr	r5, [pc, #60]	; (400f74 <__libc_init_array+0x44>)
  400f36:	1b76      	subs	r6, r6, r5
  400f38:	10b6      	asrs	r6, r6, #2
  400f3a:	bf18      	it	ne
  400f3c:	2400      	movne	r4, #0
  400f3e:	d005      	beq.n	400f4c <__libc_init_array+0x1c>
  400f40:	3401      	adds	r4, #1
  400f42:	f855 3b04 	ldr.w	r3, [r5], #4
  400f46:	4798      	blx	r3
  400f48:	42a6      	cmp	r6, r4
  400f4a:	d1f9      	bne.n	400f40 <__libc_init_array+0x10>
  400f4c:	4e0a      	ldr	r6, [pc, #40]	; (400f78 <__libc_init_array+0x48>)
  400f4e:	4d0b      	ldr	r5, [pc, #44]	; (400f7c <__libc_init_array+0x4c>)
  400f50:	1b76      	subs	r6, r6, r5
  400f52:	f004 fc11 	bl	405778 <_init>
  400f56:	10b6      	asrs	r6, r6, #2
  400f58:	bf18      	it	ne
  400f5a:	2400      	movne	r4, #0
  400f5c:	d006      	beq.n	400f6c <__libc_init_array+0x3c>
  400f5e:	3401      	adds	r4, #1
  400f60:	f855 3b04 	ldr.w	r3, [r5], #4
  400f64:	4798      	blx	r3
  400f66:	42a6      	cmp	r6, r4
  400f68:	d1f9      	bne.n	400f5e <__libc_init_array+0x2e>
  400f6a:	bd70      	pop	{r4, r5, r6, pc}
  400f6c:	bd70      	pop	{r4, r5, r6, pc}
  400f6e:	bf00      	nop
  400f70:	00405784 	.word	0x00405784
  400f74:	00405784 	.word	0x00405784
  400f78:	0040578c 	.word	0x0040578c
  400f7c:	00405784 	.word	0x00405784

00400f80 <memset>:
  400f80:	b470      	push	{r4, r5, r6}
  400f82:	0786      	lsls	r6, r0, #30
  400f84:	d046      	beq.n	401014 <memset+0x94>
  400f86:	1e54      	subs	r4, r2, #1
  400f88:	2a00      	cmp	r2, #0
  400f8a:	d041      	beq.n	401010 <memset+0x90>
  400f8c:	b2ca      	uxtb	r2, r1
  400f8e:	4603      	mov	r3, r0
  400f90:	e002      	b.n	400f98 <memset+0x18>
  400f92:	f114 34ff 	adds.w	r4, r4, #4294967295
  400f96:	d33b      	bcc.n	401010 <memset+0x90>
  400f98:	f803 2b01 	strb.w	r2, [r3], #1
  400f9c:	079d      	lsls	r5, r3, #30
  400f9e:	d1f8      	bne.n	400f92 <memset+0x12>
  400fa0:	2c03      	cmp	r4, #3
  400fa2:	d92e      	bls.n	401002 <memset+0x82>
  400fa4:	b2cd      	uxtb	r5, r1
  400fa6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400faa:	2c0f      	cmp	r4, #15
  400fac:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400fb0:	d919      	bls.n	400fe6 <memset+0x66>
  400fb2:	f103 0210 	add.w	r2, r3, #16
  400fb6:	4626      	mov	r6, r4
  400fb8:	3e10      	subs	r6, #16
  400fba:	2e0f      	cmp	r6, #15
  400fbc:	f842 5c10 	str.w	r5, [r2, #-16]
  400fc0:	f842 5c0c 	str.w	r5, [r2, #-12]
  400fc4:	f842 5c08 	str.w	r5, [r2, #-8]
  400fc8:	f842 5c04 	str.w	r5, [r2, #-4]
  400fcc:	f102 0210 	add.w	r2, r2, #16
  400fd0:	d8f2      	bhi.n	400fb8 <memset+0x38>
  400fd2:	f1a4 0210 	sub.w	r2, r4, #16
  400fd6:	f022 020f 	bic.w	r2, r2, #15
  400fda:	f004 040f 	and.w	r4, r4, #15
  400fde:	3210      	adds	r2, #16
  400fe0:	2c03      	cmp	r4, #3
  400fe2:	4413      	add	r3, r2
  400fe4:	d90d      	bls.n	401002 <memset+0x82>
  400fe6:	461e      	mov	r6, r3
  400fe8:	4622      	mov	r2, r4
  400fea:	3a04      	subs	r2, #4
  400fec:	2a03      	cmp	r2, #3
  400fee:	f846 5b04 	str.w	r5, [r6], #4
  400ff2:	d8fa      	bhi.n	400fea <memset+0x6a>
  400ff4:	1f22      	subs	r2, r4, #4
  400ff6:	f022 0203 	bic.w	r2, r2, #3
  400ffa:	3204      	adds	r2, #4
  400ffc:	4413      	add	r3, r2
  400ffe:	f004 0403 	and.w	r4, r4, #3
  401002:	b12c      	cbz	r4, 401010 <memset+0x90>
  401004:	b2c9      	uxtb	r1, r1
  401006:	441c      	add	r4, r3
  401008:	f803 1b01 	strb.w	r1, [r3], #1
  40100c:	429c      	cmp	r4, r3
  40100e:	d1fb      	bne.n	401008 <memset+0x88>
  401010:	bc70      	pop	{r4, r5, r6}
  401012:	4770      	bx	lr
  401014:	4614      	mov	r4, r2
  401016:	4603      	mov	r3, r0
  401018:	e7c2      	b.n	400fa0 <memset+0x20>
  40101a:	bf00      	nop

0040101c <sprintf>:
  40101c:	b40e      	push	{r1, r2, r3}
  40101e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401020:	b09c      	sub	sp, #112	; 0x70
  401022:	ab21      	add	r3, sp, #132	; 0x84
  401024:	490f      	ldr	r1, [pc, #60]	; (401064 <sprintf+0x48>)
  401026:	f853 2b04 	ldr.w	r2, [r3], #4
  40102a:	9301      	str	r3, [sp, #4]
  40102c:	4605      	mov	r5, r0
  40102e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401032:	6808      	ldr	r0, [r1, #0]
  401034:	9502      	str	r5, [sp, #8]
  401036:	f44f 7702 	mov.w	r7, #520	; 0x208
  40103a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40103e:	a902      	add	r1, sp, #8
  401040:	9506      	str	r5, [sp, #24]
  401042:	f8ad 7014 	strh.w	r7, [sp, #20]
  401046:	9404      	str	r4, [sp, #16]
  401048:	9407      	str	r4, [sp, #28]
  40104a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40104e:	f000 f80b 	bl	401068 <_svfprintf_r>
  401052:	9b02      	ldr	r3, [sp, #8]
  401054:	2200      	movs	r2, #0
  401056:	701a      	strb	r2, [r3, #0]
  401058:	b01c      	add	sp, #112	; 0x70
  40105a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40105e:	b003      	add	sp, #12
  401060:	4770      	bx	lr
  401062:	bf00      	nop
  401064:	20000010 	.word	0x20000010

00401068 <_svfprintf_r>:
  401068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40106c:	b0c3      	sub	sp, #268	; 0x10c
  40106e:	460c      	mov	r4, r1
  401070:	910b      	str	r1, [sp, #44]	; 0x2c
  401072:	4692      	mov	sl, r2
  401074:	930f      	str	r3, [sp, #60]	; 0x3c
  401076:	900c      	str	r0, [sp, #48]	; 0x30
  401078:	f002 fa0e 	bl	403498 <_localeconv_r>
  40107c:	6803      	ldr	r3, [r0, #0]
  40107e:	931a      	str	r3, [sp, #104]	; 0x68
  401080:	4618      	mov	r0, r3
  401082:	f003 f8dd 	bl	404240 <strlen>
  401086:	89a3      	ldrh	r3, [r4, #12]
  401088:	9019      	str	r0, [sp, #100]	; 0x64
  40108a:	0619      	lsls	r1, r3, #24
  40108c:	d503      	bpl.n	401096 <_svfprintf_r+0x2e>
  40108e:	6923      	ldr	r3, [r4, #16]
  401090:	2b00      	cmp	r3, #0
  401092:	f001 8003 	beq.w	40209c <_svfprintf_r+0x1034>
  401096:	2300      	movs	r3, #0
  401098:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40109c:	9313      	str	r3, [sp, #76]	; 0x4c
  40109e:	9315      	str	r3, [sp, #84]	; 0x54
  4010a0:	9314      	str	r3, [sp, #80]	; 0x50
  4010a2:	9327      	str	r3, [sp, #156]	; 0x9c
  4010a4:	9326      	str	r3, [sp, #152]	; 0x98
  4010a6:	9318      	str	r3, [sp, #96]	; 0x60
  4010a8:	931b      	str	r3, [sp, #108]	; 0x6c
  4010aa:	9309      	str	r3, [sp, #36]	; 0x24
  4010ac:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4010b0:	46c8      	mov	r8, r9
  4010b2:	9316      	str	r3, [sp, #88]	; 0x58
  4010b4:	9317      	str	r3, [sp, #92]	; 0x5c
  4010b6:	f89a 3000 	ldrb.w	r3, [sl]
  4010ba:	4654      	mov	r4, sl
  4010bc:	b1e3      	cbz	r3, 4010f8 <_svfprintf_r+0x90>
  4010be:	2b25      	cmp	r3, #37	; 0x25
  4010c0:	d102      	bne.n	4010c8 <_svfprintf_r+0x60>
  4010c2:	e019      	b.n	4010f8 <_svfprintf_r+0x90>
  4010c4:	2b25      	cmp	r3, #37	; 0x25
  4010c6:	d003      	beq.n	4010d0 <_svfprintf_r+0x68>
  4010c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4010cc:	2b00      	cmp	r3, #0
  4010ce:	d1f9      	bne.n	4010c4 <_svfprintf_r+0x5c>
  4010d0:	eba4 050a 	sub.w	r5, r4, sl
  4010d4:	b185      	cbz	r5, 4010f8 <_svfprintf_r+0x90>
  4010d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4010d8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4010da:	f8c8 a000 	str.w	sl, [r8]
  4010de:	3301      	adds	r3, #1
  4010e0:	442a      	add	r2, r5
  4010e2:	2b07      	cmp	r3, #7
  4010e4:	f8c8 5004 	str.w	r5, [r8, #4]
  4010e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4010ea:	9326      	str	r3, [sp, #152]	; 0x98
  4010ec:	dc7f      	bgt.n	4011ee <_svfprintf_r+0x186>
  4010ee:	f108 0808 	add.w	r8, r8, #8
  4010f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4010f4:	442b      	add	r3, r5
  4010f6:	9309      	str	r3, [sp, #36]	; 0x24
  4010f8:	7823      	ldrb	r3, [r4, #0]
  4010fa:	2b00      	cmp	r3, #0
  4010fc:	d07f      	beq.n	4011fe <_svfprintf_r+0x196>
  4010fe:	2300      	movs	r3, #0
  401100:	461a      	mov	r2, r3
  401102:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401106:	4619      	mov	r1, r3
  401108:	930d      	str	r3, [sp, #52]	; 0x34
  40110a:	469b      	mov	fp, r3
  40110c:	f04f 30ff 	mov.w	r0, #4294967295
  401110:	7863      	ldrb	r3, [r4, #1]
  401112:	900a      	str	r0, [sp, #40]	; 0x28
  401114:	f104 0a01 	add.w	sl, r4, #1
  401118:	f10a 0a01 	add.w	sl, sl, #1
  40111c:	f1a3 0020 	sub.w	r0, r3, #32
  401120:	2858      	cmp	r0, #88	; 0x58
  401122:	f200 83c1 	bhi.w	4018a8 <_svfprintf_r+0x840>
  401126:	e8df f010 	tbh	[pc, r0, lsl #1]
  40112a:	0238      	.short	0x0238
  40112c:	03bf03bf 	.word	0x03bf03bf
  401130:	03bf0240 	.word	0x03bf0240
  401134:	03bf03bf 	.word	0x03bf03bf
  401138:	03bf03bf 	.word	0x03bf03bf
  40113c:	024503bf 	.word	0x024503bf
  401140:	03bf0203 	.word	0x03bf0203
  401144:	026b005d 	.word	0x026b005d
  401148:	028603bf 	.word	0x028603bf
  40114c:	039d039d 	.word	0x039d039d
  401150:	039d039d 	.word	0x039d039d
  401154:	039d039d 	.word	0x039d039d
  401158:	039d039d 	.word	0x039d039d
  40115c:	03bf039d 	.word	0x03bf039d
  401160:	03bf03bf 	.word	0x03bf03bf
  401164:	03bf03bf 	.word	0x03bf03bf
  401168:	03bf03bf 	.word	0x03bf03bf
  40116c:	03bf03bf 	.word	0x03bf03bf
  401170:	033703bf 	.word	0x033703bf
  401174:	03bf0357 	.word	0x03bf0357
  401178:	03bf0357 	.word	0x03bf0357
  40117c:	03bf03bf 	.word	0x03bf03bf
  401180:	039803bf 	.word	0x039803bf
  401184:	03bf03bf 	.word	0x03bf03bf
  401188:	03bf03ad 	.word	0x03bf03ad
  40118c:	03bf03bf 	.word	0x03bf03bf
  401190:	03bf03bf 	.word	0x03bf03bf
  401194:	03bf0259 	.word	0x03bf0259
  401198:	031e03bf 	.word	0x031e03bf
  40119c:	03bf03bf 	.word	0x03bf03bf
  4011a0:	03bf03bf 	.word	0x03bf03bf
  4011a4:	03bf03bf 	.word	0x03bf03bf
  4011a8:	03bf03bf 	.word	0x03bf03bf
  4011ac:	03bf03bf 	.word	0x03bf03bf
  4011b0:	02db02c6 	.word	0x02db02c6
  4011b4:	03570357 	.word	0x03570357
  4011b8:	028b0357 	.word	0x028b0357
  4011bc:	03bf02db 	.word	0x03bf02db
  4011c0:	029003bf 	.word	0x029003bf
  4011c4:	029d03bf 	.word	0x029d03bf
  4011c8:	02b401cc 	.word	0x02b401cc
  4011cc:	03bf0208 	.word	0x03bf0208
  4011d0:	03bf01e1 	.word	0x03bf01e1
  4011d4:	03bf007e 	.word	0x03bf007e
  4011d8:	020d03bf 	.word	0x020d03bf
  4011dc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4011de:	930f      	str	r3, [sp, #60]	; 0x3c
  4011e0:	4240      	negs	r0, r0
  4011e2:	900d      	str	r0, [sp, #52]	; 0x34
  4011e4:	f04b 0b04 	orr.w	fp, fp, #4
  4011e8:	f89a 3000 	ldrb.w	r3, [sl]
  4011ec:	e794      	b.n	401118 <_svfprintf_r+0xb0>
  4011ee:	aa25      	add	r2, sp, #148	; 0x94
  4011f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4011f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4011f4:	f003 f892 	bl	40431c <__ssprint_r>
  4011f8:	b940      	cbnz	r0, 40120c <_svfprintf_r+0x1a4>
  4011fa:	46c8      	mov	r8, r9
  4011fc:	e779      	b.n	4010f2 <_svfprintf_r+0x8a>
  4011fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401200:	b123      	cbz	r3, 40120c <_svfprintf_r+0x1a4>
  401202:	980c      	ldr	r0, [sp, #48]	; 0x30
  401204:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401206:	aa25      	add	r2, sp, #148	; 0x94
  401208:	f003 f888 	bl	40431c <__ssprint_r>
  40120c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40120e:	899b      	ldrh	r3, [r3, #12]
  401210:	f013 0f40 	tst.w	r3, #64	; 0x40
  401214:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401216:	bf18      	it	ne
  401218:	f04f 33ff 	movne.w	r3, #4294967295
  40121c:	9309      	str	r3, [sp, #36]	; 0x24
  40121e:	9809      	ldr	r0, [sp, #36]	; 0x24
  401220:	b043      	add	sp, #268	; 0x10c
  401222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401226:	f01b 0f20 	tst.w	fp, #32
  40122a:	9311      	str	r3, [sp, #68]	; 0x44
  40122c:	f040 81dd 	bne.w	4015ea <_svfprintf_r+0x582>
  401230:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401232:	f01b 0f10 	tst.w	fp, #16
  401236:	4613      	mov	r3, r2
  401238:	f040 856e 	bne.w	401d18 <_svfprintf_r+0xcb0>
  40123c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401240:	f000 856a 	beq.w	401d18 <_svfprintf_r+0xcb0>
  401244:	8814      	ldrh	r4, [r2, #0]
  401246:	3204      	adds	r2, #4
  401248:	2500      	movs	r5, #0
  40124a:	2301      	movs	r3, #1
  40124c:	920f      	str	r2, [sp, #60]	; 0x3c
  40124e:	2700      	movs	r7, #0
  401250:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401254:	990a      	ldr	r1, [sp, #40]	; 0x28
  401256:	1c4a      	adds	r2, r1, #1
  401258:	f000 8265 	beq.w	401726 <_svfprintf_r+0x6be>
  40125c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401260:	9207      	str	r2, [sp, #28]
  401262:	ea54 0205 	orrs.w	r2, r4, r5
  401266:	f040 8264 	bne.w	401732 <_svfprintf_r+0x6ca>
  40126a:	2900      	cmp	r1, #0
  40126c:	f040 843c 	bne.w	401ae8 <_svfprintf_r+0xa80>
  401270:	2b00      	cmp	r3, #0
  401272:	f040 84d7 	bne.w	401c24 <_svfprintf_r+0xbbc>
  401276:	f01b 0301 	ands.w	r3, fp, #1
  40127a:	930e      	str	r3, [sp, #56]	; 0x38
  40127c:	f000 8604 	beq.w	401e88 <_svfprintf_r+0xe20>
  401280:	ae42      	add	r6, sp, #264	; 0x108
  401282:	2330      	movs	r3, #48	; 0x30
  401284:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40128a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40128c:	4293      	cmp	r3, r2
  40128e:	bfb8      	it	lt
  401290:	4613      	movlt	r3, r2
  401292:	9308      	str	r3, [sp, #32]
  401294:	2300      	movs	r3, #0
  401296:	9312      	str	r3, [sp, #72]	; 0x48
  401298:	b117      	cbz	r7, 4012a0 <_svfprintf_r+0x238>
  40129a:	9b08      	ldr	r3, [sp, #32]
  40129c:	3301      	adds	r3, #1
  40129e:	9308      	str	r3, [sp, #32]
  4012a0:	9b07      	ldr	r3, [sp, #28]
  4012a2:	f013 0302 	ands.w	r3, r3, #2
  4012a6:	9310      	str	r3, [sp, #64]	; 0x40
  4012a8:	d002      	beq.n	4012b0 <_svfprintf_r+0x248>
  4012aa:	9b08      	ldr	r3, [sp, #32]
  4012ac:	3302      	adds	r3, #2
  4012ae:	9308      	str	r3, [sp, #32]
  4012b0:	9b07      	ldr	r3, [sp, #28]
  4012b2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4012b6:	f040 830e 	bne.w	4018d6 <_svfprintf_r+0x86e>
  4012ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4012bc:	9a08      	ldr	r2, [sp, #32]
  4012be:	eba3 0b02 	sub.w	fp, r3, r2
  4012c2:	f1bb 0f00 	cmp.w	fp, #0
  4012c6:	f340 8306 	ble.w	4018d6 <_svfprintf_r+0x86e>
  4012ca:	f1bb 0f10 	cmp.w	fp, #16
  4012ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4012d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4012d2:	dd29      	ble.n	401328 <_svfprintf_r+0x2c0>
  4012d4:	4643      	mov	r3, r8
  4012d6:	4621      	mov	r1, r4
  4012d8:	46a8      	mov	r8, r5
  4012da:	2710      	movs	r7, #16
  4012dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4012de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4012e0:	e006      	b.n	4012f0 <_svfprintf_r+0x288>
  4012e2:	f1ab 0b10 	sub.w	fp, fp, #16
  4012e6:	f1bb 0f10 	cmp.w	fp, #16
  4012ea:	f103 0308 	add.w	r3, r3, #8
  4012ee:	dd18      	ble.n	401322 <_svfprintf_r+0x2ba>
  4012f0:	3201      	adds	r2, #1
  4012f2:	48b7      	ldr	r0, [pc, #732]	; (4015d0 <_svfprintf_r+0x568>)
  4012f4:	9226      	str	r2, [sp, #152]	; 0x98
  4012f6:	3110      	adds	r1, #16
  4012f8:	2a07      	cmp	r2, #7
  4012fa:	9127      	str	r1, [sp, #156]	; 0x9c
  4012fc:	e883 0081 	stmia.w	r3, {r0, r7}
  401300:	ddef      	ble.n	4012e2 <_svfprintf_r+0x27a>
  401302:	aa25      	add	r2, sp, #148	; 0x94
  401304:	4629      	mov	r1, r5
  401306:	4620      	mov	r0, r4
  401308:	f003 f808 	bl	40431c <__ssprint_r>
  40130c:	2800      	cmp	r0, #0
  40130e:	f47f af7d 	bne.w	40120c <_svfprintf_r+0x1a4>
  401312:	f1ab 0b10 	sub.w	fp, fp, #16
  401316:	f1bb 0f10 	cmp.w	fp, #16
  40131a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40131c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40131e:	464b      	mov	r3, r9
  401320:	dce6      	bgt.n	4012f0 <_svfprintf_r+0x288>
  401322:	4645      	mov	r5, r8
  401324:	460c      	mov	r4, r1
  401326:	4698      	mov	r8, r3
  401328:	3201      	adds	r2, #1
  40132a:	4ba9      	ldr	r3, [pc, #676]	; (4015d0 <_svfprintf_r+0x568>)
  40132c:	9226      	str	r2, [sp, #152]	; 0x98
  40132e:	445c      	add	r4, fp
  401330:	2a07      	cmp	r2, #7
  401332:	9427      	str	r4, [sp, #156]	; 0x9c
  401334:	e888 0808 	stmia.w	r8, {r3, fp}
  401338:	f300 8498 	bgt.w	401c6c <_svfprintf_r+0xc04>
  40133c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401340:	f108 0808 	add.w	r8, r8, #8
  401344:	b177      	cbz	r7, 401364 <_svfprintf_r+0x2fc>
  401346:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401348:	3301      	adds	r3, #1
  40134a:	3401      	adds	r4, #1
  40134c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401350:	2201      	movs	r2, #1
  401352:	2b07      	cmp	r3, #7
  401354:	9427      	str	r4, [sp, #156]	; 0x9c
  401356:	9326      	str	r3, [sp, #152]	; 0x98
  401358:	e888 0006 	stmia.w	r8, {r1, r2}
  40135c:	f300 83db 	bgt.w	401b16 <_svfprintf_r+0xaae>
  401360:	f108 0808 	add.w	r8, r8, #8
  401364:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401366:	b16b      	cbz	r3, 401384 <_svfprintf_r+0x31c>
  401368:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40136a:	3301      	adds	r3, #1
  40136c:	3402      	adds	r4, #2
  40136e:	a91e      	add	r1, sp, #120	; 0x78
  401370:	2202      	movs	r2, #2
  401372:	2b07      	cmp	r3, #7
  401374:	9427      	str	r4, [sp, #156]	; 0x9c
  401376:	9326      	str	r3, [sp, #152]	; 0x98
  401378:	e888 0006 	stmia.w	r8, {r1, r2}
  40137c:	f300 83d6 	bgt.w	401b2c <_svfprintf_r+0xac4>
  401380:	f108 0808 	add.w	r8, r8, #8
  401384:	2d80      	cmp	r5, #128	; 0x80
  401386:	f000 8315 	beq.w	4019b4 <_svfprintf_r+0x94c>
  40138a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40138c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40138e:	1a9f      	subs	r7, r3, r2
  401390:	2f00      	cmp	r7, #0
  401392:	dd36      	ble.n	401402 <_svfprintf_r+0x39a>
  401394:	2f10      	cmp	r7, #16
  401396:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401398:	4d8e      	ldr	r5, [pc, #568]	; (4015d4 <_svfprintf_r+0x56c>)
  40139a:	dd27      	ble.n	4013ec <_svfprintf_r+0x384>
  40139c:	4642      	mov	r2, r8
  40139e:	4621      	mov	r1, r4
  4013a0:	46b0      	mov	r8, r6
  4013a2:	f04f 0b10 	mov.w	fp, #16
  4013a6:	462e      	mov	r6, r5
  4013a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4013aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4013ac:	e004      	b.n	4013b8 <_svfprintf_r+0x350>
  4013ae:	3f10      	subs	r7, #16
  4013b0:	2f10      	cmp	r7, #16
  4013b2:	f102 0208 	add.w	r2, r2, #8
  4013b6:	dd15      	ble.n	4013e4 <_svfprintf_r+0x37c>
  4013b8:	3301      	adds	r3, #1
  4013ba:	3110      	adds	r1, #16
  4013bc:	2b07      	cmp	r3, #7
  4013be:	9127      	str	r1, [sp, #156]	; 0x9c
  4013c0:	9326      	str	r3, [sp, #152]	; 0x98
  4013c2:	e882 0840 	stmia.w	r2, {r6, fp}
  4013c6:	ddf2      	ble.n	4013ae <_svfprintf_r+0x346>
  4013c8:	aa25      	add	r2, sp, #148	; 0x94
  4013ca:	4629      	mov	r1, r5
  4013cc:	4620      	mov	r0, r4
  4013ce:	f002 ffa5 	bl	40431c <__ssprint_r>
  4013d2:	2800      	cmp	r0, #0
  4013d4:	f47f af1a 	bne.w	40120c <_svfprintf_r+0x1a4>
  4013d8:	3f10      	subs	r7, #16
  4013da:	2f10      	cmp	r7, #16
  4013dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4013de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4013e0:	464a      	mov	r2, r9
  4013e2:	dce9      	bgt.n	4013b8 <_svfprintf_r+0x350>
  4013e4:	4635      	mov	r5, r6
  4013e6:	460c      	mov	r4, r1
  4013e8:	4646      	mov	r6, r8
  4013ea:	4690      	mov	r8, r2
  4013ec:	3301      	adds	r3, #1
  4013ee:	443c      	add	r4, r7
  4013f0:	2b07      	cmp	r3, #7
  4013f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4013f4:	9326      	str	r3, [sp, #152]	; 0x98
  4013f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4013fa:	f300 8381 	bgt.w	401b00 <_svfprintf_r+0xa98>
  4013fe:	f108 0808 	add.w	r8, r8, #8
  401402:	9b07      	ldr	r3, [sp, #28]
  401404:	05df      	lsls	r7, r3, #23
  401406:	f100 8268 	bmi.w	4018da <_svfprintf_r+0x872>
  40140a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40140c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40140e:	f8c8 6000 	str.w	r6, [r8]
  401412:	3301      	adds	r3, #1
  401414:	440c      	add	r4, r1
  401416:	2b07      	cmp	r3, #7
  401418:	9427      	str	r4, [sp, #156]	; 0x9c
  40141a:	f8c8 1004 	str.w	r1, [r8, #4]
  40141e:	9326      	str	r3, [sp, #152]	; 0x98
  401420:	f300 834d 	bgt.w	401abe <_svfprintf_r+0xa56>
  401424:	f108 0808 	add.w	r8, r8, #8
  401428:	9b07      	ldr	r3, [sp, #28]
  40142a:	075b      	lsls	r3, r3, #29
  40142c:	d53a      	bpl.n	4014a4 <_svfprintf_r+0x43c>
  40142e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401430:	9a08      	ldr	r2, [sp, #32]
  401432:	1a9d      	subs	r5, r3, r2
  401434:	2d00      	cmp	r5, #0
  401436:	dd35      	ble.n	4014a4 <_svfprintf_r+0x43c>
  401438:	2d10      	cmp	r5, #16
  40143a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40143c:	dd20      	ble.n	401480 <_svfprintf_r+0x418>
  40143e:	2610      	movs	r6, #16
  401440:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401442:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401446:	e004      	b.n	401452 <_svfprintf_r+0x3ea>
  401448:	3d10      	subs	r5, #16
  40144a:	2d10      	cmp	r5, #16
  40144c:	f108 0808 	add.w	r8, r8, #8
  401450:	dd16      	ble.n	401480 <_svfprintf_r+0x418>
  401452:	3301      	adds	r3, #1
  401454:	4a5e      	ldr	r2, [pc, #376]	; (4015d0 <_svfprintf_r+0x568>)
  401456:	9326      	str	r3, [sp, #152]	; 0x98
  401458:	3410      	adds	r4, #16
  40145a:	2b07      	cmp	r3, #7
  40145c:	9427      	str	r4, [sp, #156]	; 0x9c
  40145e:	e888 0044 	stmia.w	r8, {r2, r6}
  401462:	ddf1      	ble.n	401448 <_svfprintf_r+0x3e0>
  401464:	aa25      	add	r2, sp, #148	; 0x94
  401466:	4659      	mov	r1, fp
  401468:	4638      	mov	r0, r7
  40146a:	f002 ff57 	bl	40431c <__ssprint_r>
  40146e:	2800      	cmp	r0, #0
  401470:	f47f aecc 	bne.w	40120c <_svfprintf_r+0x1a4>
  401474:	3d10      	subs	r5, #16
  401476:	2d10      	cmp	r5, #16
  401478:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40147a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40147c:	46c8      	mov	r8, r9
  40147e:	dce8      	bgt.n	401452 <_svfprintf_r+0x3ea>
  401480:	3301      	adds	r3, #1
  401482:	4a53      	ldr	r2, [pc, #332]	; (4015d0 <_svfprintf_r+0x568>)
  401484:	9326      	str	r3, [sp, #152]	; 0x98
  401486:	442c      	add	r4, r5
  401488:	2b07      	cmp	r3, #7
  40148a:	9427      	str	r4, [sp, #156]	; 0x9c
  40148c:	e888 0024 	stmia.w	r8, {r2, r5}
  401490:	dd08      	ble.n	4014a4 <_svfprintf_r+0x43c>
  401492:	aa25      	add	r2, sp, #148	; 0x94
  401494:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401496:	980c      	ldr	r0, [sp, #48]	; 0x30
  401498:	f002 ff40 	bl	40431c <__ssprint_r>
  40149c:	2800      	cmp	r0, #0
  40149e:	f47f aeb5 	bne.w	40120c <_svfprintf_r+0x1a4>
  4014a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4014a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4014a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4014a8:	9908      	ldr	r1, [sp, #32]
  4014aa:	428a      	cmp	r2, r1
  4014ac:	bfac      	ite	ge
  4014ae:	189b      	addge	r3, r3, r2
  4014b0:	185b      	addlt	r3, r3, r1
  4014b2:	9309      	str	r3, [sp, #36]	; 0x24
  4014b4:	2c00      	cmp	r4, #0
  4014b6:	f040 830d 	bne.w	401ad4 <_svfprintf_r+0xa6c>
  4014ba:	2300      	movs	r3, #0
  4014bc:	9326      	str	r3, [sp, #152]	; 0x98
  4014be:	46c8      	mov	r8, r9
  4014c0:	e5f9      	b.n	4010b6 <_svfprintf_r+0x4e>
  4014c2:	9311      	str	r3, [sp, #68]	; 0x44
  4014c4:	f01b 0320 	ands.w	r3, fp, #32
  4014c8:	f040 81e3 	bne.w	401892 <_svfprintf_r+0x82a>
  4014cc:	f01b 0210 	ands.w	r2, fp, #16
  4014d0:	f040 842e 	bne.w	401d30 <_svfprintf_r+0xcc8>
  4014d4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4014d8:	f000 842a 	beq.w	401d30 <_svfprintf_r+0xcc8>
  4014dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4014de:	4613      	mov	r3, r2
  4014e0:	460a      	mov	r2, r1
  4014e2:	3204      	adds	r2, #4
  4014e4:	880c      	ldrh	r4, [r1, #0]
  4014e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4014e8:	2500      	movs	r5, #0
  4014ea:	e6b0      	b.n	40124e <_svfprintf_r+0x1e6>
  4014ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4014ee:	9311      	str	r3, [sp, #68]	; 0x44
  4014f0:	6816      	ldr	r6, [r2, #0]
  4014f2:	2400      	movs	r4, #0
  4014f4:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4014f8:	1d15      	adds	r5, r2, #4
  4014fa:	2e00      	cmp	r6, #0
  4014fc:	f000 86a7 	beq.w	40224e <_svfprintf_r+0x11e6>
  401500:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401502:	1c53      	adds	r3, r2, #1
  401504:	f000 8609 	beq.w	40211a <_svfprintf_r+0x10b2>
  401508:	4621      	mov	r1, r4
  40150a:	4630      	mov	r0, r6
  40150c:	f002 fa88 	bl	403a20 <memchr>
  401510:	2800      	cmp	r0, #0
  401512:	f000 86e1 	beq.w	4022d8 <_svfprintf_r+0x1270>
  401516:	1b83      	subs	r3, r0, r6
  401518:	930e      	str	r3, [sp, #56]	; 0x38
  40151a:	940a      	str	r4, [sp, #40]	; 0x28
  40151c:	950f      	str	r5, [sp, #60]	; 0x3c
  40151e:	f8cd b01c 	str.w	fp, [sp, #28]
  401522:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401526:	9308      	str	r3, [sp, #32]
  401528:	9412      	str	r4, [sp, #72]	; 0x48
  40152a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40152e:	e6b3      	b.n	401298 <_svfprintf_r+0x230>
  401530:	f89a 3000 	ldrb.w	r3, [sl]
  401534:	2201      	movs	r2, #1
  401536:	212b      	movs	r1, #43	; 0x2b
  401538:	e5ee      	b.n	401118 <_svfprintf_r+0xb0>
  40153a:	f04b 0b20 	orr.w	fp, fp, #32
  40153e:	f89a 3000 	ldrb.w	r3, [sl]
  401542:	e5e9      	b.n	401118 <_svfprintf_r+0xb0>
  401544:	9311      	str	r3, [sp, #68]	; 0x44
  401546:	2a00      	cmp	r2, #0
  401548:	f040 8795 	bne.w	402476 <_svfprintf_r+0x140e>
  40154c:	4b22      	ldr	r3, [pc, #136]	; (4015d8 <_svfprintf_r+0x570>)
  40154e:	9318      	str	r3, [sp, #96]	; 0x60
  401550:	f01b 0f20 	tst.w	fp, #32
  401554:	f040 8111 	bne.w	40177a <_svfprintf_r+0x712>
  401558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40155a:	f01b 0f10 	tst.w	fp, #16
  40155e:	4613      	mov	r3, r2
  401560:	f040 83e1 	bne.w	401d26 <_svfprintf_r+0xcbe>
  401564:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401568:	f000 83dd 	beq.w	401d26 <_svfprintf_r+0xcbe>
  40156c:	3304      	adds	r3, #4
  40156e:	8814      	ldrh	r4, [r2, #0]
  401570:	930f      	str	r3, [sp, #60]	; 0x3c
  401572:	2500      	movs	r5, #0
  401574:	f01b 0f01 	tst.w	fp, #1
  401578:	f000 810c 	beq.w	401794 <_svfprintf_r+0x72c>
  40157c:	ea54 0305 	orrs.w	r3, r4, r5
  401580:	f000 8108 	beq.w	401794 <_svfprintf_r+0x72c>
  401584:	2330      	movs	r3, #48	; 0x30
  401586:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40158a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40158e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401592:	f04b 0b02 	orr.w	fp, fp, #2
  401596:	2302      	movs	r3, #2
  401598:	e659      	b.n	40124e <_svfprintf_r+0x1e6>
  40159a:	f89a 3000 	ldrb.w	r3, [sl]
  40159e:	2900      	cmp	r1, #0
  4015a0:	f47f adba 	bne.w	401118 <_svfprintf_r+0xb0>
  4015a4:	2201      	movs	r2, #1
  4015a6:	2120      	movs	r1, #32
  4015a8:	e5b6      	b.n	401118 <_svfprintf_r+0xb0>
  4015aa:	f04b 0b01 	orr.w	fp, fp, #1
  4015ae:	f89a 3000 	ldrb.w	r3, [sl]
  4015b2:	e5b1      	b.n	401118 <_svfprintf_r+0xb0>
  4015b4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4015b6:	6823      	ldr	r3, [r4, #0]
  4015b8:	930d      	str	r3, [sp, #52]	; 0x34
  4015ba:	4618      	mov	r0, r3
  4015bc:	2800      	cmp	r0, #0
  4015be:	4623      	mov	r3, r4
  4015c0:	f103 0304 	add.w	r3, r3, #4
  4015c4:	f6ff ae0a 	blt.w	4011dc <_svfprintf_r+0x174>
  4015c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4015ca:	f89a 3000 	ldrb.w	r3, [sl]
  4015ce:	e5a3      	b.n	401118 <_svfprintf_r+0xb0>
  4015d0:	00405538 	.word	0x00405538
  4015d4:	00405548 	.word	0x00405548
  4015d8:	00405518 	.word	0x00405518
  4015dc:	f04b 0b10 	orr.w	fp, fp, #16
  4015e0:	f01b 0f20 	tst.w	fp, #32
  4015e4:	9311      	str	r3, [sp, #68]	; 0x44
  4015e6:	f43f ae23 	beq.w	401230 <_svfprintf_r+0x1c8>
  4015ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4015ec:	3507      	adds	r5, #7
  4015ee:	f025 0307 	bic.w	r3, r5, #7
  4015f2:	f103 0208 	add.w	r2, r3, #8
  4015f6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4015fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4015fc:	2301      	movs	r3, #1
  4015fe:	e626      	b.n	40124e <_svfprintf_r+0x1e6>
  401600:	f89a 3000 	ldrb.w	r3, [sl]
  401604:	2b2a      	cmp	r3, #42	; 0x2a
  401606:	f10a 0401 	add.w	r4, sl, #1
  40160a:	f000 8727 	beq.w	40245c <_svfprintf_r+0x13f4>
  40160e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401612:	2809      	cmp	r0, #9
  401614:	46a2      	mov	sl, r4
  401616:	f200 86ad 	bhi.w	402374 <_svfprintf_r+0x130c>
  40161a:	2300      	movs	r3, #0
  40161c:	461c      	mov	r4, r3
  40161e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401622:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401626:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40162a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40162e:	2809      	cmp	r0, #9
  401630:	d9f5      	bls.n	40161e <_svfprintf_r+0x5b6>
  401632:	940a      	str	r4, [sp, #40]	; 0x28
  401634:	e572      	b.n	40111c <_svfprintf_r+0xb4>
  401636:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40163a:	f89a 3000 	ldrb.w	r3, [sl]
  40163e:	e56b      	b.n	401118 <_svfprintf_r+0xb0>
  401640:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401644:	f89a 3000 	ldrb.w	r3, [sl]
  401648:	e566      	b.n	401118 <_svfprintf_r+0xb0>
  40164a:	f89a 3000 	ldrb.w	r3, [sl]
  40164e:	2b6c      	cmp	r3, #108	; 0x6c
  401650:	bf03      	ittte	eq
  401652:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401656:	f04b 0b20 	orreq.w	fp, fp, #32
  40165a:	f10a 0a01 	addeq.w	sl, sl, #1
  40165e:	f04b 0b10 	orrne.w	fp, fp, #16
  401662:	e559      	b.n	401118 <_svfprintf_r+0xb0>
  401664:	2a00      	cmp	r2, #0
  401666:	f040 8711 	bne.w	40248c <_svfprintf_r+0x1424>
  40166a:	f01b 0f20 	tst.w	fp, #32
  40166e:	f040 84f9 	bne.w	402064 <_svfprintf_r+0xffc>
  401672:	f01b 0f10 	tst.w	fp, #16
  401676:	f040 84ac 	bne.w	401fd2 <_svfprintf_r+0xf6a>
  40167a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40167e:	f000 84a8 	beq.w	401fd2 <_svfprintf_r+0xf6a>
  401682:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401684:	6813      	ldr	r3, [r2, #0]
  401686:	3204      	adds	r2, #4
  401688:	920f      	str	r2, [sp, #60]	; 0x3c
  40168a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40168e:	801a      	strh	r2, [r3, #0]
  401690:	e511      	b.n	4010b6 <_svfprintf_r+0x4e>
  401692:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401694:	4bb3      	ldr	r3, [pc, #716]	; (401964 <_svfprintf_r+0x8fc>)
  401696:	680c      	ldr	r4, [r1, #0]
  401698:	9318      	str	r3, [sp, #96]	; 0x60
  40169a:	2230      	movs	r2, #48	; 0x30
  40169c:	2378      	movs	r3, #120	; 0x78
  40169e:	3104      	adds	r1, #4
  4016a0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4016a4:	9311      	str	r3, [sp, #68]	; 0x44
  4016a6:	f04b 0b02 	orr.w	fp, fp, #2
  4016aa:	910f      	str	r1, [sp, #60]	; 0x3c
  4016ac:	2500      	movs	r5, #0
  4016ae:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4016b2:	2302      	movs	r3, #2
  4016b4:	e5cb      	b.n	40124e <_svfprintf_r+0x1e6>
  4016b6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4016b8:	9311      	str	r3, [sp, #68]	; 0x44
  4016ba:	680a      	ldr	r2, [r1, #0]
  4016bc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4016c0:	2300      	movs	r3, #0
  4016c2:	460a      	mov	r2, r1
  4016c4:	461f      	mov	r7, r3
  4016c6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4016ca:	3204      	adds	r2, #4
  4016cc:	2301      	movs	r3, #1
  4016ce:	9308      	str	r3, [sp, #32]
  4016d0:	f8cd b01c 	str.w	fp, [sp, #28]
  4016d4:	970a      	str	r7, [sp, #40]	; 0x28
  4016d6:	9712      	str	r7, [sp, #72]	; 0x48
  4016d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4016da:	930e      	str	r3, [sp, #56]	; 0x38
  4016dc:	ae28      	add	r6, sp, #160	; 0xa0
  4016de:	e5df      	b.n	4012a0 <_svfprintf_r+0x238>
  4016e0:	9311      	str	r3, [sp, #68]	; 0x44
  4016e2:	2a00      	cmp	r2, #0
  4016e4:	f040 86ea 	bne.w	4024bc <_svfprintf_r+0x1454>
  4016e8:	f01b 0f20 	tst.w	fp, #32
  4016ec:	d15d      	bne.n	4017aa <_svfprintf_r+0x742>
  4016ee:	f01b 0f10 	tst.w	fp, #16
  4016f2:	f040 8308 	bne.w	401d06 <_svfprintf_r+0xc9e>
  4016f6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4016fa:	f000 8304 	beq.w	401d06 <_svfprintf_r+0xc9e>
  4016fe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401700:	f9b1 4000 	ldrsh.w	r4, [r1]
  401704:	3104      	adds	r1, #4
  401706:	17e5      	asrs	r5, r4, #31
  401708:	4622      	mov	r2, r4
  40170a:	462b      	mov	r3, r5
  40170c:	910f      	str	r1, [sp, #60]	; 0x3c
  40170e:	2a00      	cmp	r2, #0
  401710:	f173 0300 	sbcs.w	r3, r3, #0
  401714:	db58      	blt.n	4017c8 <_svfprintf_r+0x760>
  401716:	990a      	ldr	r1, [sp, #40]	; 0x28
  401718:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40171c:	1c4a      	adds	r2, r1, #1
  40171e:	f04f 0301 	mov.w	r3, #1
  401722:	f47f ad9b 	bne.w	40125c <_svfprintf_r+0x1f4>
  401726:	ea54 0205 	orrs.w	r2, r4, r5
  40172a:	f000 81df 	beq.w	401aec <_svfprintf_r+0xa84>
  40172e:	f8cd b01c 	str.w	fp, [sp, #28]
  401732:	2b01      	cmp	r3, #1
  401734:	f000 827b 	beq.w	401c2e <_svfprintf_r+0xbc6>
  401738:	2b02      	cmp	r3, #2
  40173a:	f040 8206 	bne.w	401b4a <_svfprintf_r+0xae2>
  40173e:	9818      	ldr	r0, [sp, #96]	; 0x60
  401740:	464e      	mov	r6, r9
  401742:	0923      	lsrs	r3, r4, #4
  401744:	f004 010f 	and.w	r1, r4, #15
  401748:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40174c:	092a      	lsrs	r2, r5, #4
  40174e:	461c      	mov	r4, r3
  401750:	4615      	mov	r5, r2
  401752:	5c43      	ldrb	r3, [r0, r1]
  401754:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401758:	ea54 0305 	orrs.w	r3, r4, r5
  40175c:	d1f1      	bne.n	401742 <_svfprintf_r+0x6da>
  40175e:	eba9 0306 	sub.w	r3, r9, r6
  401762:	930e      	str	r3, [sp, #56]	; 0x38
  401764:	e590      	b.n	401288 <_svfprintf_r+0x220>
  401766:	9311      	str	r3, [sp, #68]	; 0x44
  401768:	2a00      	cmp	r2, #0
  40176a:	f040 86a3 	bne.w	4024b4 <_svfprintf_r+0x144c>
  40176e:	4b7e      	ldr	r3, [pc, #504]	; (401968 <_svfprintf_r+0x900>)
  401770:	9318      	str	r3, [sp, #96]	; 0x60
  401772:	f01b 0f20 	tst.w	fp, #32
  401776:	f43f aeef 	beq.w	401558 <_svfprintf_r+0x4f0>
  40177a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40177c:	3507      	adds	r5, #7
  40177e:	f025 0307 	bic.w	r3, r5, #7
  401782:	f103 0208 	add.w	r2, r3, #8
  401786:	f01b 0f01 	tst.w	fp, #1
  40178a:	920f      	str	r2, [sp, #60]	; 0x3c
  40178c:	e9d3 4500 	ldrd	r4, r5, [r3]
  401790:	f47f aef4 	bne.w	40157c <_svfprintf_r+0x514>
  401794:	2302      	movs	r3, #2
  401796:	e55a      	b.n	40124e <_svfprintf_r+0x1e6>
  401798:	9311      	str	r3, [sp, #68]	; 0x44
  40179a:	2a00      	cmp	r2, #0
  40179c:	f040 8686 	bne.w	4024ac <_svfprintf_r+0x1444>
  4017a0:	f04b 0b10 	orr.w	fp, fp, #16
  4017a4:	f01b 0f20 	tst.w	fp, #32
  4017a8:	d0a1      	beq.n	4016ee <_svfprintf_r+0x686>
  4017aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4017ac:	3507      	adds	r5, #7
  4017ae:	f025 0507 	bic.w	r5, r5, #7
  4017b2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4017b6:	2a00      	cmp	r2, #0
  4017b8:	f105 0108 	add.w	r1, r5, #8
  4017bc:	461d      	mov	r5, r3
  4017be:	f173 0300 	sbcs.w	r3, r3, #0
  4017c2:	910f      	str	r1, [sp, #60]	; 0x3c
  4017c4:	4614      	mov	r4, r2
  4017c6:	daa6      	bge.n	401716 <_svfprintf_r+0x6ae>
  4017c8:	272d      	movs	r7, #45	; 0x2d
  4017ca:	4264      	negs	r4, r4
  4017cc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4017d0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4017d4:	2301      	movs	r3, #1
  4017d6:	e53d      	b.n	401254 <_svfprintf_r+0x1ec>
  4017d8:	9311      	str	r3, [sp, #68]	; 0x44
  4017da:	2a00      	cmp	r2, #0
  4017dc:	f040 8662 	bne.w	4024a4 <_svfprintf_r+0x143c>
  4017e0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4017e2:	3507      	adds	r5, #7
  4017e4:	f025 0307 	bic.w	r3, r5, #7
  4017e8:	f103 0208 	add.w	r2, r3, #8
  4017ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4017ee:	681a      	ldr	r2, [r3, #0]
  4017f0:	9215      	str	r2, [sp, #84]	; 0x54
  4017f2:	685b      	ldr	r3, [r3, #4]
  4017f4:	9314      	str	r3, [sp, #80]	; 0x50
  4017f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4017f8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4017fa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4017fe:	4628      	mov	r0, r5
  401800:	4621      	mov	r1, r4
  401802:	f04f 32ff 	mov.w	r2, #4294967295
  401806:	4b59      	ldr	r3, [pc, #356]	; (40196c <_svfprintf_r+0x904>)
  401808:	f003 fc96 	bl	405138 <__aeabi_dcmpun>
  40180c:	2800      	cmp	r0, #0
  40180e:	f040 834a 	bne.w	401ea6 <_svfprintf_r+0xe3e>
  401812:	4628      	mov	r0, r5
  401814:	4621      	mov	r1, r4
  401816:	f04f 32ff 	mov.w	r2, #4294967295
  40181a:	4b54      	ldr	r3, [pc, #336]	; (40196c <_svfprintf_r+0x904>)
  40181c:	f003 fc6e 	bl	4050fc <__aeabi_dcmple>
  401820:	2800      	cmp	r0, #0
  401822:	f040 8340 	bne.w	401ea6 <_svfprintf_r+0xe3e>
  401826:	a815      	add	r0, sp, #84	; 0x54
  401828:	c80d      	ldmia	r0, {r0, r2, r3}
  40182a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40182c:	f003 fc5c 	bl	4050e8 <__aeabi_dcmplt>
  401830:	2800      	cmp	r0, #0
  401832:	f040 8530 	bne.w	402296 <_svfprintf_r+0x122e>
  401836:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40183a:	4e4d      	ldr	r6, [pc, #308]	; (401970 <_svfprintf_r+0x908>)
  40183c:	4b4d      	ldr	r3, [pc, #308]	; (401974 <_svfprintf_r+0x90c>)
  40183e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401842:	9007      	str	r0, [sp, #28]
  401844:	9811      	ldr	r0, [sp, #68]	; 0x44
  401846:	2203      	movs	r2, #3
  401848:	2100      	movs	r1, #0
  40184a:	9208      	str	r2, [sp, #32]
  40184c:	910a      	str	r1, [sp, #40]	; 0x28
  40184e:	2847      	cmp	r0, #71	; 0x47
  401850:	bfd8      	it	le
  401852:	461e      	movle	r6, r3
  401854:	920e      	str	r2, [sp, #56]	; 0x38
  401856:	9112      	str	r1, [sp, #72]	; 0x48
  401858:	e51e      	b.n	401298 <_svfprintf_r+0x230>
  40185a:	f04b 0b08 	orr.w	fp, fp, #8
  40185e:	f89a 3000 	ldrb.w	r3, [sl]
  401862:	e459      	b.n	401118 <_svfprintf_r+0xb0>
  401864:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401868:	2300      	movs	r3, #0
  40186a:	461c      	mov	r4, r3
  40186c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401870:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401874:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401878:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40187c:	2809      	cmp	r0, #9
  40187e:	d9f5      	bls.n	40186c <_svfprintf_r+0x804>
  401880:	940d      	str	r4, [sp, #52]	; 0x34
  401882:	e44b      	b.n	40111c <_svfprintf_r+0xb4>
  401884:	f04b 0b10 	orr.w	fp, fp, #16
  401888:	9311      	str	r3, [sp, #68]	; 0x44
  40188a:	f01b 0320 	ands.w	r3, fp, #32
  40188e:	f43f ae1d 	beq.w	4014cc <_svfprintf_r+0x464>
  401892:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401894:	3507      	adds	r5, #7
  401896:	f025 0307 	bic.w	r3, r5, #7
  40189a:	f103 0208 	add.w	r2, r3, #8
  40189e:	e9d3 4500 	ldrd	r4, r5, [r3]
  4018a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4018a4:	2300      	movs	r3, #0
  4018a6:	e4d2      	b.n	40124e <_svfprintf_r+0x1e6>
  4018a8:	9311      	str	r3, [sp, #68]	; 0x44
  4018aa:	2a00      	cmp	r2, #0
  4018ac:	f040 85e7 	bne.w	40247e <_svfprintf_r+0x1416>
  4018b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4018b2:	2a00      	cmp	r2, #0
  4018b4:	f43f aca3 	beq.w	4011fe <_svfprintf_r+0x196>
  4018b8:	2300      	movs	r3, #0
  4018ba:	2101      	movs	r1, #1
  4018bc:	461f      	mov	r7, r3
  4018be:	9108      	str	r1, [sp, #32]
  4018c0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4018c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4018c8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4018cc:	930a      	str	r3, [sp, #40]	; 0x28
  4018ce:	9312      	str	r3, [sp, #72]	; 0x48
  4018d0:	910e      	str	r1, [sp, #56]	; 0x38
  4018d2:	ae28      	add	r6, sp, #160	; 0xa0
  4018d4:	e4e4      	b.n	4012a0 <_svfprintf_r+0x238>
  4018d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4018d8:	e534      	b.n	401344 <_svfprintf_r+0x2dc>
  4018da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4018dc:	2b65      	cmp	r3, #101	; 0x65
  4018de:	f340 80a7 	ble.w	401a30 <_svfprintf_r+0x9c8>
  4018e2:	a815      	add	r0, sp, #84	; 0x54
  4018e4:	c80d      	ldmia	r0, {r0, r2, r3}
  4018e6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4018e8:	f003 fbf4 	bl	4050d4 <__aeabi_dcmpeq>
  4018ec:	2800      	cmp	r0, #0
  4018ee:	f000 8150 	beq.w	401b92 <_svfprintf_r+0xb2a>
  4018f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4018f4:	4a20      	ldr	r2, [pc, #128]	; (401978 <_svfprintf_r+0x910>)
  4018f6:	f8c8 2000 	str.w	r2, [r8]
  4018fa:	3301      	adds	r3, #1
  4018fc:	3401      	adds	r4, #1
  4018fe:	2201      	movs	r2, #1
  401900:	2b07      	cmp	r3, #7
  401902:	9427      	str	r4, [sp, #156]	; 0x9c
  401904:	9326      	str	r3, [sp, #152]	; 0x98
  401906:	f8c8 2004 	str.w	r2, [r8, #4]
  40190a:	f300 836a 	bgt.w	401fe2 <_svfprintf_r+0xf7a>
  40190e:	f108 0808 	add.w	r8, r8, #8
  401912:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401914:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401916:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401918:	4293      	cmp	r3, r2
  40191a:	db03      	blt.n	401924 <_svfprintf_r+0x8bc>
  40191c:	9b07      	ldr	r3, [sp, #28]
  40191e:	07dd      	lsls	r5, r3, #31
  401920:	f57f ad82 	bpl.w	401428 <_svfprintf_r+0x3c0>
  401924:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401926:	9919      	ldr	r1, [sp, #100]	; 0x64
  401928:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40192a:	f8c8 2000 	str.w	r2, [r8]
  40192e:	3301      	adds	r3, #1
  401930:	440c      	add	r4, r1
  401932:	2b07      	cmp	r3, #7
  401934:	f8c8 1004 	str.w	r1, [r8, #4]
  401938:	9427      	str	r4, [sp, #156]	; 0x9c
  40193a:	9326      	str	r3, [sp, #152]	; 0x98
  40193c:	f300 839e 	bgt.w	40207c <_svfprintf_r+0x1014>
  401940:	f108 0808 	add.w	r8, r8, #8
  401944:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401946:	1e5e      	subs	r6, r3, #1
  401948:	2e00      	cmp	r6, #0
  40194a:	f77f ad6d 	ble.w	401428 <_svfprintf_r+0x3c0>
  40194e:	2e10      	cmp	r6, #16
  401950:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401952:	4d0a      	ldr	r5, [pc, #40]	; (40197c <_svfprintf_r+0x914>)
  401954:	f340 81f5 	ble.w	401d42 <_svfprintf_r+0xcda>
  401958:	4622      	mov	r2, r4
  40195a:	2710      	movs	r7, #16
  40195c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401960:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401962:	e013      	b.n	40198c <_svfprintf_r+0x924>
  401964:	00405518 	.word	0x00405518
  401968:	00405504 	.word	0x00405504
  40196c:	7fefffff 	.word	0x7fefffff
  401970:	004054f8 	.word	0x004054f8
  401974:	004054f4 	.word	0x004054f4
  401978:	00405534 	.word	0x00405534
  40197c:	00405548 	.word	0x00405548
  401980:	f108 0808 	add.w	r8, r8, #8
  401984:	3e10      	subs	r6, #16
  401986:	2e10      	cmp	r6, #16
  401988:	f340 81da 	ble.w	401d40 <_svfprintf_r+0xcd8>
  40198c:	3301      	adds	r3, #1
  40198e:	3210      	adds	r2, #16
  401990:	2b07      	cmp	r3, #7
  401992:	9227      	str	r2, [sp, #156]	; 0x9c
  401994:	9326      	str	r3, [sp, #152]	; 0x98
  401996:	e888 00a0 	stmia.w	r8, {r5, r7}
  40199a:	ddf1      	ble.n	401980 <_svfprintf_r+0x918>
  40199c:	aa25      	add	r2, sp, #148	; 0x94
  40199e:	4621      	mov	r1, r4
  4019a0:	4658      	mov	r0, fp
  4019a2:	f002 fcbb 	bl	40431c <__ssprint_r>
  4019a6:	2800      	cmp	r0, #0
  4019a8:	f47f ac30 	bne.w	40120c <_svfprintf_r+0x1a4>
  4019ac:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4019ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019b0:	46c8      	mov	r8, r9
  4019b2:	e7e7      	b.n	401984 <_svfprintf_r+0x91c>
  4019b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4019b6:	9a08      	ldr	r2, [sp, #32]
  4019b8:	1a9f      	subs	r7, r3, r2
  4019ba:	2f00      	cmp	r7, #0
  4019bc:	f77f ace5 	ble.w	40138a <_svfprintf_r+0x322>
  4019c0:	2f10      	cmp	r7, #16
  4019c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019c4:	4db6      	ldr	r5, [pc, #728]	; (401ca0 <_svfprintf_r+0xc38>)
  4019c6:	dd27      	ble.n	401a18 <_svfprintf_r+0x9b0>
  4019c8:	4642      	mov	r2, r8
  4019ca:	4621      	mov	r1, r4
  4019cc:	46b0      	mov	r8, r6
  4019ce:	f04f 0b10 	mov.w	fp, #16
  4019d2:	462e      	mov	r6, r5
  4019d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4019d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4019d8:	e004      	b.n	4019e4 <_svfprintf_r+0x97c>
  4019da:	3f10      	subs	r7, #16
  4019dc:	2f10      	cmp	r7, #16
  4019de:	f102 0208 	add.w	r2, r2, #8
  4019e2:	dd15      	ble.n	401a10 <_svfprintf_r+0x9a8>
  4019e4:	3301      	adds	r3, #1
  4019e6:	3110      	adds	r1, #16
  4019e8:	2b07      	cmp	r3, #7
  4019ea:	9127      	str	r1, [sp, #156]	; 0x9c
  4019ec:	9326      	str	r3, [sp, #152]	; 0x98
  4019ee:	e882 0840 	stmia.w	r2, {r6, fp}
  4019f2:	ddf2      	ble.n	4019da <_svfprintf_r+0x972>
  4019f4:	aa25      	add	r2, sp, #148	; 0x94
  4019f6:	4629      	mov	r1, r5
  4019f8:	4620      	mov	r0, r4
  4019fa:	f002 fc8f 	bl	40431c <__ssprint_r>
  4019fe:	2800      	cmp	r0, #0
  401a00:	f47f ac04 	bne.w	40120c <_svfprintf_r+0x1a4>
  401a04:	3f10      	subs	r7, #16
  401a06:	2f10      	cmp	r7, #16
  401a08:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401a0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a0c:	464a      	mov	r2, r9
  401a0e:	dce9      	bgt.n	4019e4 <_svfprintf_r+0x97c>
  401a10:	4635      	mov	r5, r6
  401a12:	460c      	mov	r4, r1
  401a14:	4646      	mov	r6, r8
  401a16:	4690      	mov	r8, r2
  401a18:	3301      	adds	r3, #1
  401a1a:	443c      	add	r4, r7
  401a1c:	2b07      	cmp	r3, #7
  401a1e:	9427      	str	r4, [sp, #156]	; 0x9c
  401a20:	9326      	str	r3, [sp, #152]	; 0x98
  401a22:	e888 00a0 	stmia.w	r8, {r5, r7}
  401a26:	f300 8232 	bgt.w	401e8e <_svfprintf_r+0xe26>
  401a2a:	f108 0808 	add.w	r8, r8, #8
  401a2e:	e4ac      	b.n	40138a <_svfprintf_r+0x322>
  401a30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401a32:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401a34:	2b01      	cmp	r3, #1
  401a36:	f340 81fe 	ble.w	401e36 <_svfprintf_r+0xdce>
  401a3a:	3701      	adds	r7, #1
  401a3c:	3401      	adds	r4, #1
  401a3e:	2301      	movs	r3, #1
  401a40:	2f07      	cmp	r7, #7
  401a42:	9427      	str	r4, [sp, #156]	; 0x9c
  401a44:	9726      	str	r7, [sp, #152]	; 0x98
  401a46:	f8c8 6000 	str.w	r6, [r8]
  401a4a:	f8c8 3004 	str.w	r3, [r8, #4]
  401a4e:	f300 8203 	bgt.w	401e58 <_svfprintf_r+0xdf0>
  401a52:	f108 0808 	add.w	r8, r8, #8
  401a56:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401a58:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  401a5a:	f8c8 3000 	str.w	r3, [r8]
  401a5e:	3701      	adds	r7, #1
  401a60:	4414      	add	r4, r2
  401a62:	2f07      	cmp	r7, #7
  401a64:	9427      	str	r4, [sp, #156]	; 0x9c
  401a66:	9726      	str	r7, [sp, #152]	; 0x98
  401a68:	f8c8 2004 	str.w	r2, [r8, #4]
  401a6c:	f300 8200 	bgt.w	401e70 <_svfprintf_r+0xe08>
  401a70:	f108 0808 	add.w	r8, r8, #8
  401a74:	a815      	add	r0, sp, #84	; 0x54
  401a76:	c80d      	ldmia	r0, {r0, r2, r3}
  401a78:	9914      	ldr	r1, [sp, #80]	; 0x50
  401a7a:	f003 fb2b 	bl	4050d4 <__aeabi_dcmpeq>
  401a7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401a80:	2800      	cmp	r0, #0
  401a82:	f040 8101 	bne.w	401c88 <_svfprintf_r+0xc20>
  401a86:	3b01      	subs	r3, #1
  401a88:	3701      	adds	r7, #1
  401a8a:	3601      	adds	r6, #1
  401a8c:	441c      	add	r4, r3
  401a8e:	2f07      	cmp	r7, #7
  401a90:	9726      	str	r7, [sp, #152]	; 0x98
  401a92:	9427      	str	r4, [sp, #156]	; 0x9c
  401a94:	f8c8 6000 	str.w	r6, [r8]
  401a98:	f8c8 3004 	str.w	r3, [r8, #4]
  401a9c:	f300 8127 	bgt.w	401cee <_svfprintf_r+0xc86>
  401aa0:	f108 0808 	add.w	r8, r8, #8
  401aa4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  401aa6:	f8c8 2004 	str.w	r2, [r8, #4]
  401aaa:	3701      	adds	r7, #1
  401aac:	4414      	add	r4, r2
  401aae:	ab21      	add	r3, sp, #132	; 0x84
  401ab0:	2f07      	cmp	r7, #7
  401ab2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ab4:	9726      	str	r7, [sp, #152]	; 0x98
  401ab6:	f8c8 3000 	str.w	r3, [r8]
  401aba:	f77f acb3 	ble.w	401424 <_svfprintf_r+0x3bc>
  401abe:	aa25      	add	r2, sp, #148	; 0x94
  401ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ac2:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ac4:	f002 fc2a 	bl	40431c <__ssprint_r>
  401ac8:	2800      	cmp	r0, #0
  401aca:	f47f ab9f 	bne.w	40120c <_svfprintf_r+0x1a4>
  401ace:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ad0:	46c8      	mov	r8, r9
  401ad2:	e4a9      	b.n	401428 <_svfprintf_r+0x3c0>
  401ad4:	aa25      	add	r2, sp, #148	; 0x94
  401ad6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ad8:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ada:	f002 fc1f 	bl	40431c <__ssprint_r>
  401ade:	2800      	cmp	r0, #0
  401ae0:	f43f aceb 	beq.w	4014ba <_svfprintf_r+0x452>
  401ae4:	f7ff bb92 	b.w	40120c <_svfprintf_r+0x1a4>
  401ae8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401aec:	2b01      	cmp	r3, #1
  401aee:	f000 8134 	beq.w	401d5a <_svfprintf_r+0xcf2>
  401af2:	2b02      	cmp	r3, #2
  401af4:	d125      	bne.n	401b42 <_svfprintf_r+0xada>
  401af6:	f8cd b01c 	str.w	fp, [sp, #28]
  401afa:	2400      	movs	r4, #0
  401afc:	2500      	movs	r5, #0
  401afe:	e61e      	b.n	40173e <_svfprintf_r+0x6d6>
  401b00:	aa25      	add	r2, sp, #148	; 0x94
  401b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401b04:	980c      	ldr	r0, [sp, #48]	; 0x30
  401b06:	f002 fc09 	bl	40431c <__ssprint_r>
  401b0a:	2800      	cmp	r0, #0
  401b0c:	f47f ab7e 	bne.w	40120c <_svfprintf_r+0x1a4>
  401b10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b12:	46c8      	mov	r8, r9
  401b14:	e475      	b.n	401402 <_svfprintf_r+0x39a>
  401b16:	aa25      	add	r2, sp, #148	; 0x94
  401b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401b1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401b1c:	f002 fbfe 	bl	40431c <__ssprint_r>
  401b20:	2800      	cmp	r0, #0
  401b22:	f47f ab73 	bne.w	40120c <_svfprintf_r+0x1a4>
  401b26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b28:	46c8      	mov	r8, r9
  401b2a:	e41b      	b.n	401364 <_svfprintf_r+0x2fc>
  401b2c:	aa25      	add	r2, sp, #148	; 0x94
  401b2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401b30:	980c      	ldr	r0, [sp, #48]	; 0x30
  401b32:	f002 fbf3 	bl	40431c <__ssprint_r>
  401b36:	2800      	cmp	r0, #0
  401b38:	f47f ab68 	bne.w	40120c <_svfprintf_r+0x1a4>
  401b3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401b3e:	46c8      	mov	r8, r9
  401b40:	e420      	b.n	401384 <_svfprintf_r+0x31c>
  401b42:	f8cd b01c 	str.w	fp, [sp, #28]
  401b46:	2400      	movs	r4, #0
  401b48:	2500      	movs	r5, #0
  401b4a:	4649      	mov	r1, r9
  401b4c:	e000      	b.n	401b50 <_svfprintf_r+0xae8>
  401b4e:	4631      	mov	r1, r6
  401b50:	08e2      	lsrs	r2, r4, #3
  401b52:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  401b56:	08e8      	lsrs	r0, r5, #3
  401b58:	f004 0307 	and.w	r3, r4, #7
  401b5c:	4605      	mov	r5, r0
  401b5e:	4614      	mov	r4, r2
  401b60:	3330      	adds	r3, #48	; 0x30
  401b62:	ea54 0205 	orrs.w	r2, r4, r5
  401b66:	f801 3c01 	strb.w	r3, [r1, #-1]
  401b6a:	f101 36ff 	add.w	r6, r1, #4294967295
  401b6e:	d1ee      	bne.n	401b4e <_svfprintf_r+0xae6>
  401b70:	9a07      	ldr	r2, [sp, #28]
  401b72:	07d2      	lsls	r2, r2, #31
  401b74:	f57f adf3 	bpl.w	40175e <_svfprintf_r+0x6f6>
  401b78:	2b30      	cmp	r3, #48	; 0x30
  401b7a:	f43f adf0 	beq.w	40175e <_svfprintf_r+0x6f6>
  401b7e:	3902      	subs	r1, #2
  401b80:	2330      	movs	r3, #48	; 0x30
  401b82:	f806 3c01 	strb.w	r3, [r6, #-1]
  401b86:	eba9 0301 	sub.w	r3, r9, r1
  401b8a:	930e      	str	r3, [sp, #56]	; 0x38
  401b8c:	460e      	mov	r6, r1
  401b8e:	f7ff bb7b 	b.w	401288 <_svfprintf_r+0x220>
  401b92:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401b94:	2900      	cmp	r1, #0
  401b96:	f340 822e 	ble.w	401ff6 <_svfprintf_r+0xf8e>
  401b9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401b9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401b9e:	4293      	cmp	r3, r2
  401ba0:	bfa8      	it	ge
  401ba2:	4613      	movge	r3, r2
  401ba4:	2b00      	cmp	r3, #0
  401ba6:	461f      	mov	r7, r3
  401ba8:	dd0d      	ble.n	401bc6 <_svfprintf_r+0xb5e>
  401baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bac:	f8c8 6000 	str.w	r6, [r8]
  401bb0:	3301      	adds	r3, #1
  401bb2:	443c      	add	r4, r7
  401bb4:	2b07      	cmp	r3, #7
  401bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  401bb8:	f8c8 7004 	str.w	r7, [r8, #4]
  401bbc:	9326      	str	r3, [sp, #152]	; 0x98
  401bbe:	f300 831f 	bgt.w	402200 <_svfprintf_r+0x1198>
  401bc2:	f108 0808 	add.w	r8, r8, #8
  401bc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401bc8:	2f00      	cmp	r7, #0
  401bca:	bfa8      	it	ge
  401bcc:	1bdb      	subge	r3, r3, r7
  401bce:	2b00      	cmp	r3, #0
  401bd0:	461f      	mov	r7, r3
  401bd2:	f340 80d6 	ble.w	401d82 <_svfprintf_r+0xd1a>
  401bd6:	2f10      	cmp	r7, #16
  401bd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401bda:	4d31      	ldr	r5, [pc, #196]	; (401ca0 <_svfprintf_r+0xc38>)
  401bdc:	f340 81ed 	ble.w	401fba <_svfprintf_r+0xf52>
  401be0:	4642      	mov	r2, r8
  401be2:	4621      	mov	r1, r4
  401be4:	46b0      	mov	r8, r6
  401be6:	f04f 0b10 	mov.w	fp, #16
  401bea:	462e      	mov	r6, r5
  401bec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401bee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401bf0:	e004      	b.n	401bfc <_svfprintf_r+0xb94>
  401bf2:	3208      	adds	r2, #8
  401bf4:	3f10      	subs	r7, #16
  401bf6:	2f10      	cmp	r7, #16
  401bf8:	f340 81db 	ble.w	401fb2 <_svfprintf_r+0xf4a>
  401bfc:	3301      	adds	r3, #1
  401bfe:	3110      	adds	r1, #16
  401c00:	2b07      	cmp	r3, #7
  401c02:	9127      	str	r1, [sp, #156]	; 0x9c
  401c04:	9326      	str	r3, [sp, #152]	; 0x98
  401c06:	e882 0840 	stmia.w	r2, {r6, fp}
  401c0a:	ddf2      	ble.n	401bf2 <_svfprintf_r+0xb8a>
  401c0c:	aa25      	add	r2, sp, #148	; 0x94
  401c0e:	4629      	mov	r1, r5
  401c10:	4620      	mov	r0, r4
  401c12:	f002 fb83 	bl	40431c <__ssprint_r>
  401c16:	2800      	cmp	r0, #0
  401c18:	f47f aaf8 	bne.w	40120c <_svfprintf_r+0x1a4>
  401c1c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401c1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401c20:	464a      	mov	r2, r9
  401c22:	e7e7      	b.n	401bf4 <_svfprintf_r+0xb8c>
  401c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c26:	930e      	str	r3, [sp, #56]	; 0x38
  401c28:	464e      	mov	r6, r9
  401c2a:	f7ff bb2d 	b.w	401288 <_svfprintf_r+0x220>
  401c2e:	2d00      	cmp	r5, #0
  401c30:	bf08      	it	eq
  401c32:	2c0a      	cmpeq	r4, #10
  401c34:	f0c0 808f 	bcc.w	401d56 <_svfprintf_r+0xcee>
  401c38:	464e      	mov	r6, r9
  401c3a:	4620      	mov	r0, r4
  401c3c:	4629      	mov	r1, r5
  401c3e:	220a      	movs	r2, #10
  401c40:	2300      	movs	r3, #0
  401c42:	f003 fab7 	bl	4051b4 <__aeabi_uldivmod>
  401c46:	3230      	adds	r2, #48	; 0x30
  401c48:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401c4c:	4620      	mov	r0, r4
  401c4e:	4629      	mov	r1, r5
  401c50:	2300      	movs	r3, #0
  401c52:	220a      	movs	r2, #10
  401c54:	f003 faae 	bl	4051b4 <__aeabi_uldivmod>
  401c58:	4604      	mov	r4, r0
  401c5a:	460d      	mov	r5, r1
  401c5c:	ea54 0305 	orrs.w	r3, r4, r5
  401c60:	d1eb      	bne.n	401c3a <_svfprintf_r+0xbd2>
  401c62:	eba9 0306 	sub.w	r3, r9, r6
  401c66:	930e      	str	r3, [sp, #56]	; 0x38
  401c68:	f7ff bb0e 	b.w	401288 <_svfprintf_r+0x220>
  401c6c:	aa25      	add	r2, sp, #148	; 0x94
  401c6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c70:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c72:	f002 fb53 	bl	40431c <__ssprint_r>
  401c76:	2800      	cmp	r0, #0
  401c78:	f47f aac8 	bne.w	40120c <_svfprintf_r+0x1a4>
  401c7c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401c80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c82:	46c8      	mov	r8, r9
  401c84:	f7ff bb5e 	b.w	401344 <_svfprintf_r+0x2dc>
  401c88:	1e5e      	subs	r6, r3, #1
  401c8a:	2e00      	cmp	r6, #0
  401c8c:	f77f af0a 	ble.w	401aa4 <_svfprintf_r+0xa3c>
  401c90:	2e10      	cmp	r6, #16
  401c92:	4d03      	ldr	r5, [pc, #12]	; (401ca0 <_svfprintf_r+0xc38>)
  401c94:	dd22      	ble.n	401cdc <_svfprintf_r+0xc74>
  401c96:	4622      	mov	r2, r4
  401c98:	f04f 0b10 	mov.w	fp, #16
  401c9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401c9e:	e006      	b.n	401cae <_svfprintf_r+0xc46>
  401ca0:	00405548 	.word	0x00405548
  401ca4:	3e10      	subs	r6, #16
  401ca6:	2e10      	cmp	r6, #16
  401ca8:	f108 0808 	add.w	r8, r8, #8
  401cac:	dd15      	ble.n	401cda <_svfprintf_r+0xc72>
  401cae:	3701      	adds	r7, #1
  401cb0:	3210      	adds	r2, #16
  401cb2:	2f07      	cmp	r7, #7
  401cb4:	9227      	str	r2, [sp, #156]	; 0x9c
  401cb6:	9726      	str	r7, [sp, #152]	; 0x98
  401cb8:	e888 0820 	stmia.w	r8, {r5, fp}
  401cbc:	ddf2      	ble.n	401ca4 <_svfprintf_r+0xc3c>
  401cbe:	aa25      	add	r2, sp, #148	; 0x94
  401cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401cc2:	4620      	mov	r0, r4
  401cc4:	f002 fb2a 	bl	40431c <__ssprint_r>
  401cc8:	2800      	cmp	r0, #0
  401cca:	f47f aa9f 	bne.w	40120c <_svfprintf_r+0x1a4>
  401cce:	3e10      	subs	r6, #16
  401cd0:	2e10      	cmp	r6, #16
  401cd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401cd4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401cd6:	46c8      	mov	r8, r9
  401cd8:	dce9      	bgt.n	401cae <_svfprintf_r+0xc46>
  401cda:	4614      	mov	r4, r2
  401cdc:	3701      	adds	r7, #1
  401cde:	4434      	add	r4, r6
  401ce0:	2f07      	cmp	r7, #7
  401ce2:	9427      	str	r4, [sp, #156]	; 0x9c
  401ce4:	9726      	str	r7, [sp, #152]	; 0x98
  401ce6:	e888 0060 	stmia.w	r8, {r5, r6}
  401cea:	f77f aed9 	ble.w	401aa0 <_svfprintf_r+0xa38>
  401cee:	aa25      	add	r2, sp, #148	; 0x94
  401cf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401cf2:	980c      	ldr	r0, [sp, #48]	; 0x30
  401cf4:	f002 fb12 	bl	40431c <__ssprint_r>
  401cf8:	2800      	cmp	r0, #0
  401cfa:	f47f aa87 	bne.w	40120c <_svfprintf_r+0x1a4>
  401cfe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d00:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401d02:	46c8      	mov	r8, r9
  401d04:	e6ce      	b.n	401aa4 <_svfprintf_r+0xa3c>
  401d06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401d08:	6814      	ldr	r4, [r2, #0]
  401d0a:	4613      	mov	r3, r2
  401d0c:	3304      	adds	r3, #4
  401d0e:	17e5      	asrs	r5, r4, #31
  401d10:	930f      	str	r3, [sp, #60]	; 0x3c
  401d12:	4622      	mov	r2, r4
  401d14:	462b      	mov	r3, r5
  401d16:	e4fa      	b.n	40170e <_svfprintf_r+0x6a6>
  401d18:	3204      	adds	r2, #4
  401d1a:	681c      	ldr	r4, [r3, #0]
  401d1c:	920f      	str	r2, [sp, #60]	; 0x3c
  401d1e:	2301      	movs	r3, #1
  401d20:	2500      	movs	r5, #0
  401d22:	f7ff ba94 	b.w	40124e <_svfprintf_r+0x1e6>
  401d26:	681c      	ldr	r4, [r3, #0]
  401d28:	3304      	adds	r3, #4
  401d2a:	930f      	str	r3, [sp, #60]	; 0x3c
  401d2c:	2500      	movs	r5, #0
  401d2e:	e421      	b.n	401574 <_svfprintf_r+0x50c>
  401d30:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401d32:	460a      	mov	r2, r1
  401d34:	3204      	adds	r2, #4
  401d36:	680c      	ldr	r4, [r1, #0]
  401d38:	920f      	str	r2, [sp, #60]	; 0x3c
  401d3a:	2500      	movs	r5, #0
  401d3c:	f7ff ba87 	b.w	40124e <_svfprintf_r+0x1e6>
  401d40:	4614      	mov	r4, r2
  401d42:	3301      	adds	r3, #1
  401d44:	4434      	add	r4, r6
  401d46:	2b07      	cmp	r3, #7
  401d48:	9427      	str	r4, [sp, #156]	; 0x9c
  401d4a:	9326      	str	r3, [sp, #152]	; 0x98
  401d4c:	e888 0060 	stmia.w	r8, {r5, r6}
  401d50:	f77f ab68 	ble.w	401424 <_svfprintf_r+0x3bc>
  401d54:	e6b3      	b.n	401abe <_svfprintf_r+0xa56>
  401d56:	f8dd b01c 	ldr.w	fp, [sp, #28]
  401d5a:	f8cd b01c 	str.w	fp, [sp, #28]
  401d5e:	ae42      	add	r6, sp, #264	; 0x108
  401d60:	3430      	adds	r4, #48	; 0x30
  401d62:	2301      	movs	r3, #1
  401d64:	f806 4d41 	strb.w	r4, [r6, #-65]!
  401d68:	930e      	str	r3, [sp, #56]	; 0x38
  401d6a:	f7ff ba8d 	b.w	401288 <_svfprintf_r+0x220>
  401d6e:	aa25      	add	r2, sp, #148	; 0x94
  401d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d72:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d74:	f002 fad2 	bl	40431c <__ssprint_r>
  401d78:	2800      	cmp	r0, #0
  401d7a:	f47f aa47 	bne.w	40120c <_svfprintf_r+0x1a4>
  401d7e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d80:	46c8      	mov	r8, r9
  401d82:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401d84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401d86:	429a      	cmp	r2, r3
  401d88:	db44      	blt.n	401e14 <_svfprintf_r+0xdac>
  401d8a:	9b07      	ldr	r3, [sp, #28]
  401d8c:	07d9      	lsls	r1, r3, #31
  401d8e:	d441      	bmi.n	401e14 <_svfprintf_r+0xdac>
  401d90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401d92:	9812      	ldr	r0, [sp, #72]	; 0x48
  401d94:	1a9a      	subs	r2, r3, r2
  401d96:	1a1d      	subs	r5, r3, r0
  401d98:	4295      	cmp	r5, r2
  401d9a:	bfa8      	it	ge
  401d9c:	4615      	movge	r5, r2
  401d9e:	2d00      	cmp	r5, #0
  401da0:	dd0e      	ble.n	401dc0 <_svfprintf_r+0xd58>
  401da2:	9926      	ldr	r1, [sp, #152]	; 0x98
  401da4:	f8c8 5004 	str.w	r5, [r8, #4]
  401da8:	3101      	adds	r1, #1
  401daa:	4406      	add	r6, r0
  401dac:	442c      	add	r4, r5
  401dae:	2907      	cmp	r1, #7
  401db0:	f8c8 6000 	str.w	r6, [r8]
  401db4:	9427      	str	r4, [sp, #156]	; 0x9c
  401db6:	9126      	str	r1, [sp, #152]	; 0x98
  401db8:	f300 823b 	bgt.w	402232 <_svfprintf_r+0x11ca>
  401dbc:	f108 0808 	add.w	r8, r8, #8
  401dc0:	2d00      	cmp	r5, #0
  401dc2:	bfac      	ite	ge
  401dc4:	1b56      	subge	r6, r2, r5
  401dc6:	4616      	movlt	r6, r2
  401dc8:	2e00      	cmp	r6, #0
  401dca:	f77f ab2d 	ble.w	401428 <_svfprintf_r+0x3c0>
  401dce:	2e10      	cmp	r6, #16
  401dd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401dd2:	4db0      	ldr	r5, [pc, #704]	; (402094 <_svfprintf_r+0x102c>)
  401dd4:	ddb5      	ble.n	401d42 <_svfprintf_r+0xcda>
  401dd6:	4622      	mov	r2, r4
  401dd8:	2710      	movs	r7, #16
  401dda:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401dde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401de0:	e004      	b.n	401dec <_svfprintf_r+0xd84>
  401de2:	f108 0808 	add.w	r8, r8, #8
  401de6:	3e10      	subs	r6, #16
  401de8:	2e10      	cmp	r6, #16
  401dea:	dda9      	ble.n	401d40 <_svfprintf_r+0xcd8>
  401dec:	3301      	adds	r3, #1
  401dee:	3210      	adds	r2, #16
  401df0:	2b07      	cmp	r3, #7
  401df2:	9227      	str	r2, [sp, #156]	; 0x9c
  401df4:	9326      	str	r3, [sp, #152]	; 0x98
  401df6:	e888 00a0 	stmia.w	r8, {r5, r7}
  401dfa:	ddf2      	ble.n	401de2 <_svfprintf_r+0xd7a>
  401dfc:	aa25      	add	r2, sp, #148	; 0x94
  401dfe:	4621      	mov	r1, r4
  401e00:	4658      	mov	r0, fp
  401e02:	f002 fa8b 	bl	40431c <__ssprint_r>
  401e06:	2800      	cmp	r0, #0
  401e08:	f47f aa00 	bne.w	40120c <_svfprintf_r+0x1a4>
  401e0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e10:	46c8      	mov	r8, r9
  401e12:	e7e8      	b.n	401de6 <_svfprintf_r+0xd7e>
  401e14:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e16:	9819      	ldr	r0, [sp, #100]	; 0x64
  401e18:	991a      	ldr	r1, [sp, #104]	; 0x68
  401e1a:	f8c8 1000 	str.w	r1, [r8]
  401e1e:	3301      	adds	r3, #1
  401e20:	4404      	add	r4, r0
  401e22:	2b07      	cmp	r3, #7
  401e24:	9427      	str	r4, [sp, #156]	; 0x9c
  401e26:	f8c8 0004 	str.w	r0, [r8, #4]
  401e2a:	9326      	str	r3, [sp, #152]	; 0x98
  401e2c:	f300 81f5 	bgt.w	40221a <_svfprintf_r+0x11b2>
  401e30:	f108 0808 	add.w	r8, r8, #8
  401e34:	e7ac      	b.n	401d90 <_svfprintf_r+0xd28>
  401e36:	9b07      	ldr	r3, [sp, #28]
  401e38:	07da      	lsls	r2, r3, #31
  401e3a:	f53f adfe 	bmi.w	401a3a <_svfprintf_r+0x9d2>
  401e3e:	3701      	adds	r7, #1
  401e40:	3401      	adds	r4, #1
  401e42:	2301      	movs	r3, #1
  401e44:	2f07      	cmp	r7, #7
  401e46:	9427      	str	r4, [sp, #156]	; 0x9c
  401e48:	9726      	str	r7, [sp, #152]	; 0x98
  401e4a:	f8c8 6000 	str.w	r6, [r8]
  401e4e:	f8c8 3004 	str.w	r3, [r8, #4]
  401e52:	f77f ae25 	ble.w	401aa0 <_svfprintf_r+0xa38>
  401e56:	e74a      	b.n	401cee <_svfprintf_r+0xc86>
  401e58:	aa25      	add	r2, sp, #148	; 0x94
  401e5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e5e:	f002 fa5d 	bl	40431c <__ssprint_r>
  401e62:	2800      	cmp	r0, #0
  401e64:	f47f a9d2 	bne.w	40120c <_svfprintf_r+0x1a4>
  401e68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e6a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401e6c:	46c8      	mov	r8, r9
  401e6e:	e5f2      	b.n	401a56 <_svfprintf_r+0x9ee>
  401e70:	aa25      	add	r2, sp, #148	; 0x94
  401e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e74:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e76:	f002 fa51 	bl	40431c <__ssprint_r>
  401e7a:	2800      	cmp	r0, #0
  401e7c:	f47f a9c6 	bne.w	40120c <_svfprintf_r+0x1a4>
  401e80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e82:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401e84:	46c8      	mov	r8, r9
  401e86:	e5f5      	b.n	401a74 <_svfprintf_r+0xa0c>
  401e88:	464e      	mov	r6, r9
  401e8a:	f7ff b9fd 	b.w	401288 <_svfprintf_r+0x220>
  401e8e:	aa25      	add	r2, sp, #148	; 0x94
  401e90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e94:	f002 fa42 	bl	40431c <__ssprint_r>
  401e98:	2800      	cmp	r0, #0
  401e9a:	f47f a9b7 	bne.w	40120c <_svfprintf_r+0x1a4>
  401e9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401ea0:	46c8      	mov	r8, r9
  401ea2:	f7ff ba72 	b.w	40138a <_svfprintf_r+0x322>
  401ea6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  401ea8:	4622      	mov	r2, r4
  401eaa:	4620      	mov	r0, r4
  401eac:	9c14      	ldr	r4, [sp, #80]	; 0x50
  401eae:	4623      	mov	r3, r4
  401eb0:	4621      	mov	r1, r4
  401eb2:	f003 f941 	bl	405138 <__aeabi_dcmpun>
  401eb6:	2800      	cmp	r0, #0
  401eb8:	f040 8286 	bne.w	4023c8 <_svfprintf_r+0x1360>
  401ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ebe:	3301      	adds	r3, #1
  401ec0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ec2:	f023 0320 	bic.w	r3, r3, #32
  401ec6:	930e      	str	r3, [sp, #56]	; 0x38
  401ec8:	f000 81e2 	beq.w	402290 <_svfprintf_r+0x1228>
  401ecc:	2b47      	cmp	r3, #71	; 0x47
  401ece:	f000 811e 	beq.w	40210e <_svfprintf_r+0x10a6>
  401ed2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  401ed6:	9307      	str	r3, [sp, #28]
  401ed8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401eda:	1e1f      	subs	r7, r3, #0
  401edc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401ede:	9308      	str	r3, [sp, #32]
  401ee0:	bfbb      	ittet	lt
  401ee2:	463b      	movlt	r3, r7
  401ee4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  401ee8:	2300      	movge	r3, #0
  401eea:	232d      	movlt	r3, #45	; 0x2d
  401eec:	9310      	str	r3, [sp, #64]	; 0x40
  401eee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ef0:	2b66      	cmp	r3, #102	; 0x66
  401ef2:	f000 81bb 	beq.w	40226c <_svfprintf_r+0x1204>
  401ef6:	2b46      	cmp	r3, #70	; 0x46
  401ef8:	f000 80df 	beq.w	4020ba <_svfprintf_r+0x1052>
  401efc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401efe:	9a08      	ldr	r2, [sp, #32]
  401f00:	2b45      	cmp	r3, #69	; 0x45
  401f02:	bf0c      	ite	eq
  401f04:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  401f06:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  401f08:	a823      	add	r0, sp, #140	; 0x8c
  401f0a:	a920      	add	r1, sp, #128	; 0x80
  401f0c:	bf08      	it	eq
  401f0e:	1c5d      	addeq	r5, r3, #1
  401f10:	9004      	str	r0, [sp, #16]
  401f12:	9103      	str	r1, [sp, #12]
  401f14:	a81f      	add	r0, sp, #124	; 0x7c
  401f16:	2102      	movs	r1, #2
  401f18:	463b      	mov	r3, r7
  401f1a:	9002      	str	r0, [sp, #8]
  401f1c:	9501      	str	r5, [sp, #4]
  401f1e:	9100      	str	r1, [sp, #0]
  401f20:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f22:	f000 fb75 	bl	402610 <_dtoa_r>
  401f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f28:	2b67      	cmp	r3, #103	; 0x67
  401f2a:	4606      	mov	r6, r0
  401f2c:	f040 81e0 	bne.w	4022f0 <_svfprintf_r+0x1288>
  401f30:	f01b 0f01 	tst.w	fp, #1
  401f34:	f000 8246 	beq.w	4023c4 <_svfprintf_r+0x135c>
  401f38:	1974      	adds	r4, r6, r5
  401f3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  401f3c:	9808      	ldr	r0, [sp, #32]
  401f3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401f40:	4639      	mov	r1, r7
  401f42:	f003 f8c7 	bl	4050d4 <__aeabi_dcmpeq>
  401f46:	2800      	cmp	r0, #0
  401f48:	f040 8165 	bne.w	402216 <_svfprintf_r+0x11ae>
  401f4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401f4e:	42a3      	cmp	r3, r4
  401f50:	d206      	bcs.n	401f60 <_svfprintf_r+0xef8>
  401f52:	2130      	movs	r1, #48	; 0x30
  401f54:	1c5a      	adds	r2, r3, #1
  401f56:	9223      	str	r2, [sp, #140]	; 0x8c
  401f58:	7019      	strb	r1, [r3, #0]
  401f5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401f5c:	429c      	cmp	r4, r3
  401f5e:	d8f9      	bhi.n	401f54 <_svfprintf_r+0xeec>
  401f60:	1b9b      	subs	r3, r3, r6
  401f62:	9313      	str	r3, [sp, #76]	; 0x4c
  401f64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401f66:	2b47      	cmp	r3, #71	; 0x47
  401f68:	f000 80e9 	beq.w	40213e <_svfprintf_r+0x10d6>
  401f6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f6e:	2b65      	cmp	r3, #101	; 0x65
  401f70:	f340 81cd 	ble.w	40230e <_svfprintf_r+0x12a6>
  401f74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f76:	2b66      	cmp	r3, #102	; 0x66
  401f78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401f7a:	9312      	str	r3, [sp, #72]	; 0x48
  401f7c:	f000 819e 	beq.w	4022bc <_svfprintf_r+0x1254>
  401f80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401f82:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401f84:	4619      	mov	r1, r3
  401f86:	4291      	cmp	r1, r2
  401f88:	f300 818a 	bgt.w	4022a0 <_svfprintf_r+0x1238>
  401f8c:	f01b 0f01 	tst.w	fp, #1
  401f90:	f040 8213 	bne.w	4023ba <_svfprintf_r+0x1352>
  401f94:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  401f98:	9308      	str	r3, [sp, #32]
  401f9a:	2367      	movs	r3, #103	; 0x67
  401f9c:	920e      	str	r2, [sp, #56]	; 0x38
  401f9e:	9311      	str	r3, [sp, #68]	; 0x44
  401fa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401fa2:	2b00      	cmp	r3, #0
  401fa4:	f040 80c4 	bne.w	402130 <_svfprintf_r+0x10c8>
  401fa8:	930a      	str	r3, [sp, #40]	; 0x28
  401faa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401fae:	f7ff b973 	b.w	401298 <_svfprintf_r+0x230>
  401fb2:	4635      	mov	r5, r6
  401fb4:	460c      	mov	r4, r1
  401fb6:	4646      	mov	r6, r8
  401fb8:	4690      	mov	r8, r2
  401fba:	3301      	adds	r3, #1
  401fbc:	443c      	add	r4, r7
  401fbe:	2b07      	cmp	r3, #7
  401fc0:	9427      	str	r4, [sp, #156]	; 0x9c
  401fc2:	9326      	str	r3, [sp, #152]	; 0x98
  401fc4:	e888 00a0 	stmia.w	r8, {r5, r7}
  401fc8:	f73f aed1 	bgt.w	401d6e <_svfprintf_r+0xd06>
  401fcc:	f108 0808 	add.w	r8, r8, #8
  401fd0:	e6d7      	b.n	401d82 <_svfprintf_r+0xd1a>
  401fd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401fd4:	6813      	ldr	r3, [r2, #0]
  401fd6:	3204      	adds	r2, #4
  401fd8:	920f      	str	r2, [sp, #60]	; 0x3c
  401fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
  401fdc:	601a      	str	r2, [r3, #0]
  401fde:	f7ff b86a 	b.w	4010b6 <_svfprintf_r+0x4e>
  401fe2:	aa25      	add	r2, sp, #148	; 0x94
  401fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fe8:	f002 f998 	bl	40431c <__ssprint_r>
  401fec:	2800      	cmp	r0, #0
  401fee:	f47f a90d 	bne.w	40120c <_svfprintf_r+0x1a4>
  401ff2:	46c8      	mov	r8, r9
  401ff4:	e48d      	b.n	401912 <_svfprintf_r+0x8aa>
  401ff6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ff8:	4a27      	ldr	r2, [pc, #156]	; (402098 <_svfprintf_r+0x1030>)
  401ffa:	f8c8 2000 	str.w	r2, [r8]
  401ffe:	3301      	adds	r3, #1
  402000:	3401      	adds	r4, #1
  402002:	2201      	movs	r2, #1
  402004:	2b07      	cmp	r3, #7
  402006:	9427      	str	r4, [sp, #156]	; 0x9c
  402008:	9326      	str	r3, [sp, #152]	; 0x98
  40200a:	f8c8 2004 	str.w	r2, [r8, #4]
  40200e:	dc72      	bgt.n	4020f6 <_svfprintf_r+0x108e>
  402010:	f108 0808 	add.w	r8, r8, #8
  402014:	b929      	cbnz	r1, 402022 <_svfprintf_r+0xfba>
  402016:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402018:	b91b      	cbnz	r3, 402022 <_svfprintf_r+0xfba>
  40201a:	9b07      	ldr	r3, [sp, #28]
  40201c:	07d8      	lsls	r0, r3, #31
  40201e:	f57f aa03 	bpl.w	401428 <_svfprintf_r+0x3c0>
  402022:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402024:	9819      	ldr	r0, [sp, #100]	; 0x64
  402026:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402028:	f8c8 2000 	str.w	r2, [r8]
  40202c:	3301      	adds	r3, #1
  40202e:	4602      	mov	r2, r0
  402030:	4422      	add	r2, r4
  402032:	2b07      	cmp	r3, #7
  402034:	9227      	str	r2, [sp, #156]	; 0x9c
  402036:	f8c8 0004 	str.w	r0, [r8, #4]
  40203a:	9326      	str	r3, [sp, #152]	; 0x98
  40203c:	f300 818d 	bgt.w	40235a <_svfprintf_r+0x12f2>
  402040:	f108 0808 	add.w	r8, r8, #8
  402044:	2900      	cmp	r1, #0
  402046:	f2c0 8165 	blt.w	402314 <_svfprintf_r+0x12ac>
  40204a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40204c:	f8c8 6000 	str.w	r6, [r8]
  402050:	3301      	adds	r3, #1
  402052:	188c      	adds	r4, r1, r2
  402054:	2b07      	cmp	r3, #7
  402056:	9427      	str	r4, [sp, #156]	; 0x9c
  402058:	9326      	str	r3, [sp, #152]	; 0x98
  40205a:	f8c8 1004 	str.w	r1, [r8, #4]
  40205e:	f77f a9e1 	ble.w	401424 <_svfprintf_r+0x3bc>
  402062:	e52c      	b.n	401abe <_svfprintf_r+0xa56>
  402064:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402066:	9909      	ldr	r1, [sp, #36]	; 0x24
  402068:	6813      	ldr	r3, [r2, #0]
  40206a:	17cd      	asrs	r5, r1, #31
  40206c:	4608      	mov	r0, r1
  40206e:	3204      	adds	r2, #4
  402070:	4629      	mov	r1, r5
  402072:	920f      	str	r2, [sp, #60]	; 0x3c
  402074:	e9c3 0100 	strd	r0, r1, [r3]
  402078:	f7ff b81d 	b.w	4010b6 <_svfprintf_r+0x4e>
  40207c:	aa25      	add	r2, sp, #148	; 0x94
  40207e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402080:	980c      	ldr	r0, [sp, #48]	; 0x30
  402082:	f002 f94b 	bl	40431c <__ssprint_r>
  402086:	2800      	cmp	r0, #0
  402088:	f47f a8c0 	bne.w	40120c <_svfprintf_r+0x1a4>
  40208c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40208e:	46c8      	mov	r8, r9
  402090:	e458      	b.n	401944 <_svfprintf_r+0x8dc>
  402092:	bf00      	nop
  402094:	00405548 	.word	0x00405548
  402098:	00405534 	.word	0x00405534
  40209c:	2140      	movs	r1, #64	; 0x40
  40209e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020a0:	f001 fa0c 	bl	4034bc <_malloc_r>
  4020a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4020a6:	6010      	str	r0, [r2, #0]
  4020a8:	6110      	str	r0, [r2, #16]
  4020aa:	2800      	cmp	r0, #0
  4020ac:	f000 81f2 	beq.w	402494 <_svfprintf_r+0x142c>
  4020b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4020b2:	2340      	movs	r3, #64	; 0x40
  4020b4:	6153      	str	r3, [r2, #20]
  4020b6:	f7fe bfee 	b.w	401096 <_svfprintf_r+0x2e>
  4020ba:	a823      	add	r0, sp, #140	; 0x8c
  4020bc:	a920      	add	r1, sp, #128	; 0x80
  4020be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4020c0:	9004      	str	r0, [sp, #16]
  4020c2:	9103      	str	r1, [sp, #12]
  4020c4:	a81f      	add	r0, sp, #124	; 0x7c
  4020c6:	2103      	movs	r1, #3
  4020c8:	9002      	str	r0, [sp, #8]
  4020ca:	9a08      	ldr	r2, [sp, #32]
  4020cc:	9401      	str	r4, [sp, #4]
  4020ce:	463b      	mov	r3, r7
  4020d0:	9100      	str	r1, [sp, #0]
  4020d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020d4:	f000 fa9c 	bl	402610 <_dtoa_r>
  4020d8:	4625      	mov	r5, r4
  4020da:	4606      	mov	r6, r0
  4020dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4020de:	2b46      	cmp	r3, #70	; 0x46
  4020e0:	eb06 0405 	add.w	r4, r6, r5
  4020e4:	f47f af29 	bne.w	401f3a <_svfprintf_r+0xed2>
  4020e8:	7833      	ldrb	r3, [r6, #0]
  4020ea:	2b30      	cmp	r3, #48	; 0x30
  4020ec:	f000 8178 	beq.w	4023e0 <_svfprintf_r+0x1378>
  4020f0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4020f2:	442c      	add	r4, r5
  4020f4:	e721      	b.n	401f3a <_svfprintf_r+0xed2>
  4020f6:	aa25      	add	r2, sp, #148	; 0x94
  4020f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4020fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4020fc:	f002 f90e 	bl	40431c <__ssprint_r>
  402100:	2800      	cmp	r0, #0
  402102:	f47f a883 	bne.w	40120c <_svfprintf_r+0x1a4>
  402106:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402108:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40210a:	46c8      	mov	r8, r9
  40210c:	e782      	b.n	402014 <_svfprintf_r+0xfac>
  40210e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402110:	2b00      	cmp	r3, #0
  402112:	bf08      	it	eq
  402114:	2301      	moveq	r3, #1
  402116:	930a      	str	r3, [sp, #40]	; 0x28
  402118:	e6db      	b.n	401ed2 <_svfprintf_r+0xe6a>
  40211a:	4630      	mov	r0, r6
  40211c:	940a      	str	r4, [sp, #40]	; 0x28
  40211e:	f002 f88f 	bl	404240 <strlen>
  402122:	950f      	str	r5, [sp, #60]	; 0x3c
  402124:	900e      	str	r0, [sp, #56]	; 0x38
  402126:	f8cd b01c 	str.w	fp, [sp, #28]
  40212a:	4603      	mov	r3, r0
  40212c:	f7ff b9f9 	b.w	401522 <_svfprintf_r+0x4ba>
  402130:	272d      	movs	r7, #45	; 0x2d
  402132:	2300      	movs	r3, #0
  402134:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402138:	930a      	str	r3, [sp, #40]	; 0x28
  40213a:	f7ff b8ae 	b.w	40129a <_svfprintf_r+0x232>
  40213e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402140:	9312      	str	r3, [sp, #72]	; 0x48
  402142:	461a      	mov	r2, r3
  402144:	3303      	adds	r3, #3
  402146:	db04      	blt.n	402152 <_svfprintf_r+0x10ea>
  402148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40214a:	4619      	mov	r1, r3
  40214c:	4291      	cmp	r1, r2
  40214e:	f6bf af17 	bge.w	401f80 <_svfprintf_r+0xf18>
  402152:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402154:	3b02      	subs	r3, #2
  402156:	9311      	str	r3, [sp, #68]	; 0x44
  402158:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40215c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402160:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402162:	3b01      	subs	r3, #1
  402164:	2b00      	cmp	r3, #0
  402166:	931f      	str	r3, [sp, #124]	; 0x7c
  402168:	bfbd      	ittte	lt
  40216a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40216c:	f1c3 0301 	rsblt	r3, r3, #1
  402170:	222d      	movlt	r2, #45	; 0x2d
  402172:	222b      	movge	r2, #43	; 0x2b
  402174:	2b09      	cmp	r3, #9
  402176:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40217a:	f340 8116 	ble.w	4023aa <_svfprintf_r+0x1342>
  40217e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402182:	4620      	mov	r0, r4
  402184:	4dab      	ldr	r5, [pc, #684]	; (402434 <_svfprintf_r+0x13cc>)
  402186:	e000      	b.n	40218a <_svfprintf_r+0x1122>
  402188:	4610      	mov	r0, r2
  40218a:	fb85 1203 	smull	r1, r2, r5, r3
  40218e:	17d9      	asrs	r1, r3, #31
  402190:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402194:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402198:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40219c:	3230      	adds	r2, #48	; 0x30
  40219e:	2909      	cmp	r1, #9
  4021a0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4021a4:	460b      	mov	r3, r1
  4021a6:	f100 32ff 	add.w	r2, r0, #4294967295
  4021aa:	dced      	bgt.n	402188 <_svfprintf_r+0x1120>
  4021ac:	3330      	adds	r3, #48	; 0x30
  4021ae:	3802      	subs	r0, #2
  4021b0:	b2d9      	uxtb	r1, r3
  4021b2:	4284      	cmp	r4, r0
  4021b4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4021b8:	f240 8165 	bls.w	402486 <_svfprintf_r+0x141e>
  4021bc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4021c0:	4613      	mov	r3, r2
  4021c2:	e001      	b.n	4021c8 <_svfprintf_r+0x1160>
  4021c4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4021c8:	f800 1b01 	strb.w	r1, [r0], #1
  4021cc:	42a3      	cmp	r3, r4
  4021ce:	d1f9      	bne.n	4021c4 <_svfprintf_r+0x115c>
  4021d0:	3301      	adds	r3, #1
  4021d2:	1a9b      	subs	r3, r3, r2
  4021d4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4021d8:	4413      	add	r3, r2
  4021da:	aa21      	add	r2, sp, #132	; 0x84
  4021dc:	1a9b      	subs	r3, r3, r2
  4021de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4021e0:	931b      	str	r3, [sp, #108]	; 0x6c
  4021e2:	2a01      	cmp	r2, #1
  4021e4:	4413      	add	r3, r2
  4021e6:	930e      	str	r3, [sp, #56]	; 0x38
  4021e8:	f340 8119 	ble.w	40241e <_svfprintf_r+0x13b6>
  4021ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4021ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4021f0:	4413      	add	r3, r2
  4021f2:	930e      	str	r3, [sp, #56]	; 0x38
  4021f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4021f8:	9308      	str	r3, [sp, #32]
  4021fa:	2300      	movs	r3, #0
  4021fc:	9312      	str	r3, [sp, #72]	; 0x48
  4021fe:	e6cf      	b.n	401fa0 <_svfprintf_r+0xf38>
  402200:	aa25      	add	r2, sp, #148	; 0x94
  402202:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402204:	980c      	ldr	r0, [sp, #48]	; 0x30
  402206:	f002 f889 	bl	40431c <__ssprint_r>
  40220a:	2800      	cmp	r0, #0
  40220c:	f47e affe 	bne.w	40120c <_svfprintf_r+0x1a4>
  402210:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402212:	46c8      	mov	r8, r9
  402214:	e4d7      	b.n	401bc6 <_svfprintf_r+0xb5e>
  402216:	4623      	mov	r3, r4
  402218:	e6a2      	b.n	401f60 <_svfprintf_r+0xef8>
  40221a:	aa25      	add	r2, sp, #148	; 0x94
  40221c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40221e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402220:	f002 f87c 	bl	40431c <__ssprint_r>
  402224:	2800      	cmp	r0, #0
  402226:	f47e aff1 	bne.w	40120c <_svfprintf_r+0x1a4>
  40222a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40222c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40222e:	46c8      	mov	r8, r9
  402230:	e5ae      	b.n	401d90 <_svfprintf_r+0xd28>
  402232:	aa25      	add	r2, sp, #148	; 0x94
  402234:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402236:	980c      	ldr	r0, [sp, #48]	; 0x30
  402238:	f002 f870 	bl	40431c <__ssprint_r>
  40223c:	2800      	cmp	r0, #0
  40223e:	f47e afe5 	bne.w	40120c <_svfprintf_r+0x1a4>
  402242:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402244:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402246:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402248:	1a9a      	subs	r2, r3, r2
  40224a:	46c8      	mov	r8, r9
  40224c:	e5b8      	b.n	401dc0 <_svfprintf_r+0xd58>
  40224e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402250:	9612      	str	r6, [sp, #72]	; 0x48
  402252:	2b06      	cmp	r3, #6
  402254:	bf28      	it	cs
  402256:	2306      	movcs	r3, #6
  402258:	960a      	str	r6, [sp, #40]	; 0x28
  40225a:	4637      	mov	r7, r6
  40225c:	9308      	str	r3, [sp, #32]
  40225e:	950f      	str	r5, [sp, #60]	; 0x3c
  402260:	f8cd b01c 	str.w	fp, [sp, #28]
  402264:	930e      	str	r3, [sp, #56]	; 0x38
  402266:	4e74      	ldr	r6, [pc, #464]	; (402438 <_svfprintf_r+0x13d0>)
  402268:	f7ff b816 	b.w	401298 <_svfprintf_r+0x230>
  40226c:	a823      	add	r0, sp, #140	; 0x8c
  40226e:	a920      	add	r1, sp, #128	; 0x80
  402270:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402272:	9004      	str	r0, [sp, #16]
  402274:	9103      	str	r1, [sp, #12]
  402276:	a81f      	add	r0, sp, #124	; 0x7c
  402278:	2103      	movs	r1, #3
  40227a:	9002      	str	r0, [sp, #8]
  40227c:	9a08      	ldr	r2, [sp, #32]
  40227e:	9501      	str	r5, [sp, #4]
  402280:	463b      	mov	r3, r7
  402282:	9100      	str	r1, [sp, #0]
  402284:	980c      	ldr	r0, [sp, #48]	; 0x30
  402286:	f000 f9c3 	bl	402610 <_dtoa_r>
  40228a:	4606      	mov	r6, r0
  40228c:	1944      	adds	r4, r0, r5
  40228e:	e72b      	b.n	4020e8 <_svfprintf_r+0x1080>
  402290:	2306      	movs	r3, #6
  402292:	930a      	str	r3, [sp, #40]	; 0x28
  402294:	e61d      	b.n	401ed2 <_svfprintf_r+0xe6a>
  402296:	272d      	movs	r7, #45	; 0x2d
  402298:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40229c:	f7ff bacd 	b.w	40183a <_svfprintf_r+0x7d2>
  4022a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4022a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4022a4:	4413      	add	r3, r2
  4022a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4022a8:	930e      	str	r3, [sp, #56]	; 0x38
  4022aa:	2a00      	cmp	r2, #0
  4022ac:	f340 80b0 	ble.w	402410 <_svfprintf_r+0x13a8>
  4022b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4022b4:	9308      	str	r3, [sp, #32]
  4022b6:	2367      	movs	r3, #103	; 0x67
  4022b8:	9311      	str	r3, [sp, #68]	; 0x44
  4022ba:	e671      	b.n	401fa0 <_svfprintf_r+0xf38>
  4022bc:	2b00      	cmp	r3, #0
  4022be:	f340 80c3 	ble.w	402448 <_svfprintf_r+0x13e0>
  4022c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4022c4:	2a00      	cmp	r2, #0
  4022c6:	f040 8099 	bne.w	4023fc <_svfprintf_r+0x1394>
  4022ca:	f01b 0f01 	tst.w	fp, #1
  4022ce:	f040 8095 	bne.w	4023fc <_svfprintf_r+0x1394>
  4022d2:	9308      	str	r3, [sp, #32]
  4022d4:	930e      	str	r3, [sp, #56]	; 0x38
  4022d6:	e663      	b.n	401fa0 <_svfprintf_r+0xf38>
  4022d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4022da:	9308      	str	r3, [sp, #32]
  4022dc:	930e      	str	r3, [sp, #56]	; 0x38
  4022de:	900a      	str	r0, [sp, #40]	; 0x28
  4022e0:	950f      	str	r5, [sp, #60]	; 0x3c
  4022e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4022e6:	9012      	str	r0, [sp, #72]	; 0x48
  4022e8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022ec:	f7fe bfd4 	b.w	401298 <_svfprintf_r+0x230>
  4022f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4022f2:	2b47      	cmp	r3, #71	; 0x47
  4022f4:	f47f ae20 	bne.w	401f38 <_svfprintf_r+0xed0>
  4022f8:	f01b 0f01 	tst.w	fp, #1
  4022fc:	f47f aeee 	bne.w	4020dc <_svfprintf_r+0x1074>
  402300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402302:	1b9b      	subs	r3, r3, r6
  402304:	9313      	str	r3, [sp, #76]	; 0x4c
  402306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402308:	2b47      	cmp	r3, #71	; 0x47
  40230a:	f43f af18 	beq.w	40213e <_svfprintf_r+0x10d6>
  40230e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402310:	9312      	str	r3, [sp, #72]	; 0x48
  402312:	e721      	b.n	402158 <_svfprintf_r+0x10f0>
  402314:	424f      	negs	r7, r1
  402316:	3110      	adds	r1, #16
  402318:	4d48      	ldr	r5, [pc, #288]	; (40243c <_svfprintf_r+0x13d4>)
  40231a:	da2f      	bge.n	40237c <_svfprintf_r+0x1314>
  40231c:	2410      	movs	r4, #16
  40231e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402322:	e004      	b.n	40232e <_svfprintf_r+0x12c6>
  402324:	f108 0808 	add.w	r8, r8, #8
  402328:	3f10      	subs	r7, #16
  40232a:	2f10      	cmp	r7, #16
  40232c:	dd26      	ble.n	40237c <_svfprintf_r+0x1314>
  40232e:	3301      	adds	r3, #1
  402330:	3210      	adds	r2, #16
  402332:	2b07      	cmp	r3, #7
  402334:	9227      	str	r2, [sp, #156]	; 0x9c
  402336:	9326      	str	r3, [sp, #152]	; 0x98
  402338:	f8c8 5000 	str.w	r5, [r8]
  40233c:	f8c8 4004 	str.w	r4, [r8, #4]
  402340:	ddf0      	ble.n	402324 <_svfprintf_r+0x12bc>
  402342:	aa25      	add	r2, sp, #148	; 0x94
  402344:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402346:	4658      	mov	r0, fp
  402348:	f001 ffe8 	bl	40431c <__ssprint_r>
  40234c:	2800      	cmp	r0, #0
  40234e:	f47e af5d 	bne.w	40120c <_svfprintf_r+0x1a4>
  402352:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402354:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402356:	46c8      	mov	r8, r9
  402358:	e7e6      	b.n	402328 <_svfprintf_r+0x12c0>
  40235a:	aa25      	add	r2, sp, #148	; 0x94
  40235c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40235e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402360:	f001 ffdc 	bl	40431c <__ssprint_r>
  402364:	2800      	cmp	r0, #0
  402366:	f47e af51 	bne.w	40120c <_svfprintf_r+0x1a4>
  40236a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40236c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40236e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402370:	46c8      	mov	r8, r9
  402372:	e667      	b.n	402044 <_svfprintf_r+0xfdc>
  402374:	2000      	movs	r0, #0
  402376:	900a      	str	r0, [sp, #40]	; 0x28
  402378:	f7fe bed0 	b.w	40111c <_svfprintf_r+0xb4>
  40237c:	3301      	adds	r3, #1
  40237e:	443a      	add	r2, r7
  402380:	2b07      	cmp	r3, #7
  402382:	e888 00a0 	stmia.w	r8, {r5, r7}
  402386:	9227      	str	r2, [sp, #156]	; 0x9c
  402388:	9326      	str	r3, [sp, #152]	; 0x98
  40238a:	f108 0808 	add.w	r8, r8, #8
  40238e:	f77f ae5c 	ble.w	40204a <_svfprintf_r+0xfe2>
  402392:	aa25      	add	r2, sp, #148	; 0x94
  402394:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402396:	980c      	ldr	r0, [sp, #48]	; 0x30
  402398:	f001 ffc0 	bl	40431c <__ssprint_r>
  40239c:	2800      	cmp	r0, #0
  40239e:	f47e af35 	bne.w	40120c <_svfprintf_r+0x1a4>
  4023a2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4023a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023a6:	46c8      	mov	r8, r9
  4023a8:	e64f      	b.n	40204a <_svfprintf_r+0xfe2>
  4023aa:	3330      	adds	r3, #48	; 0x30
  4023ac:	2230      	movs	r2, #48	; 0x30
  4023ae:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4023b2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4023b6:	ab22      	add	r3, sp, #136	; 0x88
  4023b8:	e70f      	b.n	4021da <_svfprintf_r+0x1172>
  4023ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4023bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4023be:	4413      	add	r3, r2
  4023c0:	930e      	str	r3, [sp, #56]	; 0x38
  4023c2:	e775      	b.n	4022b0 <_svfprintf_r+0x1248>
  4023c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4023c6:	e5cb      	b.n	401f60 <_svfprintf_r+0xef8>
  4023c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4023ca:	4e1d      	ldr	r6, [pc, #116]	; (402440 <_svfprintf_r+0x13d8>)
  4023cc:	2b00      	cmp	r3, #0
  4023ce:	bfb6      	itet	lt
  4023d0:	272d      	movlt	r7, #45	; 0x2d
  4023d2:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4023d6:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4023da:	4b1a      	ldr	r3, [pc, #104]	; (402444 <_svfprintf_r+0x13dc>)
  4023dc:	f7ff ba2f 	b.w	40183e <_svfprintf_r+0x7d6>
  4023e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4023e2:	9808      	ldr	r0, [sp, #32]
  4023e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4023e6:	4639      	mov	r1, r7
  4023e8:	f002 fe74 	bl	4050d4 <__aeabi_dcmpeq>
  4023ec:	2800      	cmp	r0, #0
  4023ee:	f47f ae7f 	bne.w	4020f0 <_svfprintf_r+0x1088>
  4023f2:	f1c5 0501 	rsb	r5, r5, #1
  4023f6:	951f      	str	r5, [sp, #124]	; 0x7c
  4023f8:	442c      	add	r4, r5
  4023fa:	e59e      	b.n	401f3a <_svfprintf_r+0xed2>
  4023fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4023fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402400:	4413      	add	r3, r2
  402402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402404:	441a      	add	r2, r3
  402406:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40240a:	920e      	str	r2, [sp, #56]	; 0x38
  40240c:	9308      	str	r3, [sp, #32]
  40240e:	e5c7      	b.n	401fa0 <_svfprintf_r+0xf38>
  402410:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402414:	f1c3 0301 	rsb	r3, r3, #1
  402418:	441a      	add	r2, r3
  40241a:	4613      	mov	r3, r2
  40241c:	e7d0      	b.n	4023c0 <_svfprintf_r+0x1358>
  40241e:	f01b 0301 	ands.w	r3, fp, #1
  402422:	9312      	str	r3, [sp, #72]	; 0x48
  402424:	f47f aee2 	bne.w	4021ec <_svfprintf_r+0x1184>
  402428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40242a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40242e:	9308      	str	r3, [sp, #32]
  402430:	e5b6      	b.n	401fa0 <_svfprintf_r+0xf38>
  402432:	bf00      	nop
  402434:	66666667 	.word	0x66666667
  402438:	0040552c 	.word	0x0040552c
  40243c:	00405548 	.word	0x00405548
  402440:	00405500 	.word	0x00405500
  402444:	004054fc 	.word	0x004054fc
  402448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40244a:	b913      	cbnz	r3, 402452 <_svfprintf_r+0x13ea>
  40244c:	f01b 0f01 	tst.w	fp, #1
  402450:	d002      	beq.n	402458 <_svfprintf_r+0x13f0>
  402452:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402454:	3301      	adds	r3, #1
  402456:	e7d4      	b.n	402402 <_svfprintf_r+0x139a>
  402458:	2301      	movs	r3, #1
  40245a:	e73a      	b.n	4022d2 <_svfprintf_r+0x126a>
  40245c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40245e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402462:	6828      	ldr	r0, [r5, #0]
  402464:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402468:	900a      	str	r0, [sp, #40]	; 0x28
  40246a:	4628      	mov	r0, r5
  40246c:	3004      	adds	r0, #4
  40246e:	46a2      	mov	sl, r4
  402470:	900f      	str	r0, [sp, #60]	; 0x3c
  402472:	f7fe be51 	b.w	401118 <_svfprintf_r+0xb0>
  402476:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40247a:	f7ff b867 	b.w	40154c <_svfprintf_r+0x4e4>
  40247e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402482:	f7ff ba15 	b.w	4018b0 <_svfprintf_r+0x848>
  402486:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40248a:	e6a6      	b.n	4021da <_svfprintf_r+0x1172>
  40248c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402490:	f7ff b8eb 	b.w	40166a <_svfprintf_r+0x602>
  402494:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402496:	230c      	movs	r3, #12
  402498:	6013      	str	r3, [r2, #0]
  40249a:	f04f 33ff 	mov.w	r3, #4294967295
  40249e:	9309      	str	r3, [sp, #36]	; 0x24
  4024a0:	f7fe bebd 	b.w	40121e <_svfprintf_r+0x1b6>
  4024a4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4024a8:	f7ff b99a 	b.w	4017e0 <_svfprintf_r+0x778>
  4024ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4024b0:	f7ff b976 	b.w	4017a0 <_svfprintf_r+0x738>
  4024b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4024b8:	f7ff b959 	b.w	40176e <_svfprintf_r+0x706>
  4024bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4024c0:	f7ff b912 	b.w	4016e8 <_svfprintf_r+0x680>

004024c4 <register_fini>:
  4024c4:	4b02      	ldr	r3, [pc, #8]	; (4024d0 <register_fini+0xc>)
  4024c6:	b113      	cbz	r3, 4024ce <register_fini+0xa>
  4024c8:	4802      	ldr	r0, [pc, #8]	; (4024d4 <register_fini+0x10>)
  4024ca:	f000 b805 	b.w	4024d8 <atexit>
  4024ce:	4770      	bx	lr
  4024d0:	00000000 	.word	0x00000000
  4024d4:	00403465 	.word	0x00403465

004024d8 <atexit>:
  4024d8:	2300      	movs	r3, #0
  4024da:	4601      	mov	r1, r0
  4024dc:	461a      	mov	r2, r3
  4024de:	4618      	mov	r0, r3
  4024e0:	f001 bf9a 	b.w	404418 <__register_exitproc>

004024e4 <quorem>:
  4024e4:	6902      	ldr	r2, [r0, #16]
  4024e6:	690b      	ldr	r3, [r1, #16]
  4024e8:	4293      	cmp	r3, r2
  4024ea:	f300 808d 	bgt.w	402608 <quorem+0x124>
  4024ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4024f2:	f103 38ff 	add.w	r8, r3, #4294967295
  4024f6:	f101 0714 	add.w	r7, r1, #20
  4024fa:	f100 0b14 	add.w	fp, r0, #20
  4024fe:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402502:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402506:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40250a:	b083      	sub	sp, #12
  40250c:	3201      	adds	r2, #1
  40250e:	fbb3 f9f2 	udiv	r9, r3, r2
  402512:	eb0b 0304 	add.w	r3, fp, r4
  402516:	9400      	str	r4, [sp, #0]
  402518:	eb07 0a04 	add.w	sl, r7, r4
  40251c:	9301      	str	r3, [sp, #4]
  40251e:	f1b9 0f00 	cmp.w	r9, #0
  402522:	d039      	beq.n	402598 <quorem+0xb4>
  402524:	2500      	movs	r5, #0
  402526:	462e      	mov	r6, r5
  402528:	46bc      	mov	ip, r7
  40252a:	46de      	mov	lr, fp
  40252c:	f85c 4b04 	ldr.w	r4, [ip], #4
  402530:	f8de 3000 	ldr.w	r3, [lr]
  402534:	b2a2      	uxth	r2, r4
  402536:	fb09 5502 	mla	r5, r9, r2, r5
  40253a:	0c22      	lsrs	r2, r4, #16
  40253c:	0c2c      	lsrs	r4, r5, #16
  40253e:	fb09 4202 	mla	r2, r9, r2, r4
  402542:	b2ad      	uxth	r5, r5
  402544:	1b75      	subs	r5, r6, r5
  402546:	b296      	uxth	r6, r2
  402548:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40254c:	fa15 f383 	uxtah	r3, r5, r3
  402550:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402554:	b29b      	uxth	r3, r3
  402556:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40255a:	45e2      	cmp	sl, ip
  40255c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402560:	f84e 3b04 	str.w	r3, [lr], #4
  402564:	ea4f 4626 	mov.w	r6, r6, asr #16
  402568:	d2e0      	bcs.n	40252c <quorem+0x48>
  40256a:	9b00      	ldr	r3, [sp, #0]
  40256c:	f85b 3003 	ldr.w	r3, [fp, r3]
  402570:	b993      	cbnz	r3, 402598 <quorem+0xb4>
  402572:	9c01      	ldr	r4, [sp, #4]
  402574:	1f23      	subs	r3, r4, #4
  402576:	459b      	cmp	fp, r3
  402578:	d20c      	bcs.n	402594 <quorem+0xb0>
  40257a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40257e:	b94b      	cbnz	r3, 402594 <quorem+0xb0>
  402580:	f1a4 0308 	sub.w	r3, r4, #8
  402584:	e002      	b.n	40258c <quorem+0xa8>
  402586:	681a      	ldr	r2, [r3, #0]
  402588:	3b04      	subs	r3, #4
  40258a:	b91a      	cbnz	r2, 402594 <quorem+0xb0>
  40258c:	459b      	cmp	fp, r3
  40258e:	f108 38ff 	add.w	r8, r8, #4294967295
  402592:	d3f8      	bcc.n	402586 <quorem+0xa2>
  402594:	f8c0 8010 	str.w	r8, [r0, #16]
  402598:	4604      	mov	r4, r0
  40259a:	f001 fd35 	bl	404008 <__mcmp>
  40259e:	2800      	cmp	r0, #0
  4025a0:	db2e      	blt.n	402600 <quorem+0x11c>
  4025a2:	f109 0901 	add.w	r9, r9, #1
  4025a6:	465d      	mov	r5, fp
  4025a8:	2300      	movs	r3, #0
  4025aa:	f857 1b04 	ldr.w	r1, [r7], #4
  4025ae:	6828      	ldr	r0, [r5, #0]
  4025b0:	b28a      	uxth	r2, r1
  4025b2:	1a9a      	subs	r2, r3, r2
  4025b4:	0c0b      	lsrs	r3, r1, #16
  4025b6:	fa12 f280 	uxtah	r2, r2, r0
  4025ba:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4025be:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4025c2:	b292      	uxth	r2, r2
  4025c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4025c8:	45ba      	cmp	sl, r7
  4025ca:	f845 2b04 	str.w	r2, [r5], #4
  4025ce:	ea4f 4323 	mov.w	r3, r3, asr #16
  4025d2:	d2ea      	bcs.n	4025aa <quorem+0xc6>
  4025d4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4025d8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4025dc:	b982      	cbnz	r2, 402600 <quorem+0x11c>
  4025de:	1f1a      	subs	r2, r3, #4
  4025e0:	4593      	cmp	fp, r2
  4025e2:	d20b      	bcs.n	4025fc <quorem+0x118>
  4025e4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4025e8:	b942      	cbnz	r2, 4025fc <quorem+0x118>
  4025ea:	3b08      	subs	r3, #8
  4025ec:	e002      	b.n	4025f4 <quorem+0x110>
  4025ee:	681a      	ldr	r2, [r3, #0]
  4025f0:	3b04      	subs	r3, #4
  4025f2:	b91a      	cbnz	r2, 4025fc <quorem+0x118>
  4025f4:	459b      	cmp	fp, r3
  4025f6:	f108 38ff 	add.w	r8, r8, #4294967295
  4025fa:	d3f8      	bcc.n	4025ee <quorem+0x10a>
  4025fc:	f8c4 8010 	str.w	r8, [r4, #16]
  402600:	4648      	mov	r0, r9
  402602:	b003      	add	sp, #12
  402604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402608:	2000      	movs	r0, #0
  40260a:	4770      	bx	lr
  40260c:	0000      	movs	r0, r0
	...

00402610 <_dtoa_r>:
  402610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402614:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402616:	b09b      	sub	sp, #108	; 0x6c
  402618:	4604      	mov	r4, r0
  40261a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40261c:	4692      	mov	sl, r2
  40261e:	469b      	mov	fp, r3
  402620:	b141      	cbz	r1, 402634 <_dtoa_r+0x24>
  402622:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402624:	604a      	str	r2, [r1, #4]
  402626:	2301      	movs	r3, #1
  402628:	4093      	lsls	r3, r2
  40262a:	608b      	str	r3, [r1, #8]
  40262c:	f001 fb14 	bl	403c58 <_Bfree>
  402630:	2300      	movs	r3, #0
  402632:	6423      	str	r3, [r4, #64]	; 0x40
  402634:	f1bb 0f00 	cmp.w	fp, #0
  402638:	465d      	mov	r5, fp
  40263a:	db35      	blt.n	4026a8 <_dtoa_r+0x98>
  40263c:	2300      	movs	r3, #0
  40263e:	6033      	str	r3, [r6, #0]
  402640:	4b9d      	ldr	r3, [pc, #628]	; (4028b8 <_dtoa_r+0x2a8>)
  402642:	43ab      	bics	r3, r5
  402644:	d015      	beq.n	402672 <_dtoa_r+0x62>
  402646:	4650      	mov	r0, sl
  402648:	4659      	mov	r1, fp
  40264a:	2200      	movs	r2, #0
  40264c:	2300      	movs	r3, #0
  40264e:	f002 fd41 	bl	4050d4 <__aeabi_dcmpeq>
  402652:	4680      	mov	r8, r0
  402654:	2800      	cmp	r0, #0
  402656:	d02d      	beq.n	4026b4 <_dtoa_r+0xa4>
  402658:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40265a:	2301      	movs	r3, #1
  40265c:	6013      	str	r3, [r2, #0]
  40265e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402660:	2b00      	cmp	r3, #0
  402662:	f000 80bd 	beq.w	4027e0 <_dtoa_r+0x1d0>
  402666:	4895      	ldr	r0, [pc, #596]	; (4028bc <_dtoa_r+0x2ac>)
  402668:	6018      	str	r0, [r3, #0]
  40266a:	3801      	subs	r0, #1
  40266c:	b01b      	add	sp, #108	; 0x6c
  40266e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402672:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402674:	f242 730f 	movw	r3, #9999	; 0x270f
  402678:	6013      	str	r3, [r2, #0]
  40267a:	f1ba 0f00 	cmp.w	sl, #0
  40267e:	d10d      	bne.n	40269c <_dtoa_r+0x8c>
  402680:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402684:	b955      	cbnz	r5, 40269c <_dtoa_r+0x8c>
  402686:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402688:	488d      	ldr	r0, [pc, #564]	; (4028c0 <_dtoa_r+0x2b0>)
  40268a:	2b00      	cmp	r3, #0
  40268c:	d0ee      	beq.n	40266c <_dtoa_r+0x5c>
  40268e:	f100 0308 	add.w	r3, r0, #8
  402692:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402694:	6013      	str	r3, [r2, #0]
  402696:	b01b      	add	sp, #108	; 0x6c
  402698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40269c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40269e:	4889      	ldr	r0, [pc, #548]	; (4028c4 <_dtoa_r+0x2b4>)
  4026a0:	2b00      	cmp	r3, #0
  4026a2:	d0e3      	beq.n	40266c <_dtoa_r+0x5c>
  4026a4:	1cc3      	adds	r3, r0, #3
  4026a6:	e7f4      	b.n	402692 <_dtoa_r+0x82>
  4026a8:	2301      	movs	r3, #1
  4026aa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4026ae:	6033      	str	r3, [r6, #0]
  4026b0:	46ab      	mov	fp, r5
  4026b2:	e7c5      	b.n	402640 <_dtoa_r+0x30>
  4026b4:	aa18      	add	r2, sp, #96	; 0x60
  4026b6:	ab19      	add	r3, sp, #100	; 0x64
  4026b8:	9201      	str	r2, [sp, #4]
  4026ba:	9300      	str	r3, [sp, #0]
  4026bc:	4652      	mov	r2, sl
  4026be:	465b      	mov	r3, fp
  4026c0:	4620      	mov	r0, r4
  4026c2:	f001 fd41 	bl	404148 <__d2b>
  4026c6:	0d2b      	lsrs	r3, r5, #20
  4026c8:	4681      	mov	r9, r0
  4026ca:	d071      	beq.n	4027b0 <_dtoa_r+0x1a0>
  4026cc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4026d0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4026d4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4026d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4026da:	4650      	mov	r0, sl
  4026dc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4026e0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4026e4:	2200      	movs	r2, #0
  4026e6:	4b78      	ldr	r3, [pc, #480]	; (4028c8 <_dtoa_r+0x2b8>)
  4026e8:	f7fe fa6e 	bl	400bc8 <__aeabi_dsub>
  4026ec:	a36c      	add	r3, pc, #432	; (adr r3, 4028a0 <_dtoa_r+0x290>)
  4026ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026f2:	f002 fa87 	bl	404c04 <__aeabi_dmul>
  4026f6:	a36c      	add	r3, pc, #432	; (adr r3, 4028a8 <_dtoa_r+0x298>)
  4026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4026fc:	f7fe fa66 	bl	400bcc <__adddf3>
  402700:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402704:	4630      	mov	r0, r6
  402706:	f7fe fbad 	bl	400e64 <__aeabi_i2d>
  40270a:	a369      	add	r3, pc, #420	; (adr r3, 4028b0 <_dtoa_r+0x2a0>)
  40270c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402710:	f002 fa78 	bl	404c04 <__aeabi_dmul>
  402714:	4602      	mov	r2, r0
  402716:	460b      	mov	r3, r1
  402718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40271c:	f7fe fa56 	bl	400bcc <__adddf3>
  402720:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402724:	f002 fd1e 	bl	405164 <__aeabi_d2iz>
  402728:	2200      	movs	r2, #0
  40272a:	9002      	str	r0, [sp, #8]
  40272c:	2300      	movs	r3, #0
  40272e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402732:	f002 fcd9 	bl	4050e8 <__aeabi_dcmplt>
  402736:	2800      	cmp	r0, #0
  402738:	f040 8173 	bne.w	402a22 <_dtoa_r+0x412>
  40273c:	9d02      	ldr	r5, [sp, #8]
  40273e:	2d16      	cmp	r5, #22
  402740:	f200 815d 	bhi.w	4029fe <_dtoa_r+0x3ee>
  402744:	4b61      	ldr	r3, [pc, #388]	; (4028cc <_dtoa_r+0x2bc>)
  402746:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40274a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40274e:	4652      	mov	r2, sl
  402750:	465b      	mov	r3, fp
  402752:	f002 fce7 	bl	405124 <__aeabi_dcmpgt>
  402756:	2800      	cmp	r0, #0
  402758:	f000 81c5 	beq.w	402ae6 <_dtoa_r+0x4d6>
  40275c:	1e6b      	subs	r3, r5, #1
  40275e:	9302      	str	r3, [sp, #8]
  402760:	2300      	movs	r3, #0
  402762:	930e      	str	r3, [sp, #56]	; 0x38
  402764:	1bbf      	subs	r7, r7, r6
  402766:	1e7b      	subs	r3, r7, #1
  402768:	9306      	str	r3, [sp, #24]
  40276a:	f100 8154 	bmi.w	402a16 <_dtoa_r+0x406>
  40276e:	2300      	movs	r3, #0
  402770:	9308      	str	r3, [sp, #32]
  402772:	9b02      	ldr	r3, [sp, #8]
  402774:	2b00      	cmp	r3, #0
  402776:	f2c0 8145 	blt.w	402a04 <_dtoa_r+0x3f4>
  40277a:	9a06      	ldr	r2, [sp, #24]
  40277c:	930d      	str	r3, [sp, #52]	; 0x34
  40277e:	4611      	mov	r1, r2
  402780:	4419      	add	r1, r3
  402782:	2300      	movs	r3, #0
  402784:	9106      	str	r1, [sp, #24]
  402786:	930c      	str	r3, [sp, #48]	; 0x30
  402788:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40278a:	2b09      	cmp	r3, #9
  40278c:	d82a      	bhi.n	4027e4 <_dtoa_r+0x1d4>
  40278e:	2b05      	cmp	r3, #5
  402790:	f340 865b 	ble.w	40344a <_dtoa_r+0xe3a>
  402794:	3b04      	subs	r3, #4
  402796:	9324      	str	r3, [sp, #144]	; 0x90
  402798:	2500      	movs	r5, #0
  40279a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40279c:	3b02      	subs	r3, #2
  40279e:	2b03      	cmp	r3, #3
  4027a0:	f200 8642 	bhi.w	403428 <_dtoa_r+0xe18>
  4027a4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4027a8:	02c903d4 	.word	0x02c903d4
  4027ac:	046103df 	.word	0x046103df
  4027b0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4027b2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4027b4:	443e      	add	r6, r7
  4027b6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4027ba:	2b20      	cmp	r3, #32
  4027bc:	f340 818e 	ble.w	402adc <_dtoa_r+0x4cc>
  4027c0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4027c4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4027c8:	409d      	lsls	r5, r3
  4027ca:	fa2a f000 	lsr.w	r0, sl, r0
  4027ce:	4328      	orrs	r0, r5
  4027d0:	f7fe fb38 	bl	400e44 <__aeabi_ui2d>
  4027d4:	2301      	movs	r3, #1
  4027d6:	3e01      	subs	r6, #1
  4027d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4027dc:	9314      	str	r3, [sp, #80]	; 0x50
  4027de:	e781      	b.n	4026e4 <_dtoa_r+0xd4>
  4027e0:	483b      	ldr	r0, [pc, #236]	; (4028d0 <_dtoa_r+0x2c0>)
  4027e2:	e743      	b.n	40266c <_dtoa_r+0x5c>
  4027e4:	2100      	movs	r1, #0
  4027e6:	6461      	str	r1, [r4, #68]	; 0x44
  4027e8:	4620      	mov	r0, r4
  4027ea:	9125      	str	r1, [sp, #148]	; 0x94
  4027ec:	f001 fa0e 	bl	403c0c <_Balloc>
  4027f0:	f04f 33ff 	mov.w	r3, #4294967295
  4027f4:	930a      	str	r3, [sp, #40]	; 0x28
  4027f6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4027f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4027fa:	2301      	movs	r3, #1
  4027fc:	9004      	str	r0, [sp, #16]
  4027fe:	6420      	str	r0, [r4, #64]	; 0x40
  402800:	9224      	str	r2, [sp, #144]	; 0x90
  402802:	930b      	str	r3, [sp, #44]	; 0x2c
  402804:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402806:	2b00      	cmp	r3, #0
  402808:	f2c0 80d9 	blt.w	4029be <_dtoa_r+0x3ae>
  40280c:	9a02      	ldr	r2, [sp, #8]
  40280e:	2a0e      	cmp	r2, #14
  402810:	f300 80d5 	bgt.w	4029be <_dtoa_r+0x3ae>
  402814:	4b2d      	ldr	r3, [pc, #180]	; (4028cc <_dtoa_r+0x2bc>)
  402816:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40281a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40281e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402822:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402824:	2b00      	cmp	r3, #0
  402826:	f2c0 83ba 	blt.w	402f9e <_dtoa_r+0x98e>
  40282a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40282e:	4650      	mov	r0, sl
  402830:	462a      	mov	r2, r5
  402832:	4633      	mov	r3, r6
  402834:	4659      	mov	r1, fp
  402836:	f002 fb0f 	bl	404e58 <__aeabi_ddiv>
  40283a:	f002 fc93 	bl	405164 <__aeabi_d2iz>
  40283e:	4680      	mov	r8, r0
  402840:	f7fe fb10 	bl	400e64 <__aeabi_i2d>
  402844:	462a      	mov	r2, r5
  402846:	4633      	mov	r3, r6
  402848:	f002 f9dc 	bl	404c04 <__aeabi_dmul>
  40284c:	460b      	mov	r3, r1
  40284e:	4602      	mov	r2, r0
  402850:	4659      	mov	r1, fp
  402852:	4650      	mov	r0, sl
  402854:	f7fe f9b8 	bl	400bc8 <__aeabi_dsub>
  402858:	9d04      	ldr	r5, [sp, #16]
  40285a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40285e:	702b      	strb	r3, [r5, #0]
  402860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402862:	2b01      	cmp	r3, #1
  402864:	4606      	mov	r6, r0
  402866:	460f      	mov	r7, r1
  402868:	f105 0501 	add.w	r5, r5, #1
  40286c:	d068      	beq.n	402940 <_dtoa_r+0x330>
  40286e:	2200      	movs	r2, #0
  402870:	4b18      	ldr	r3, [pc, #96]	; (4028d4 <_dtoa_r+0x2c4>)
  402872:	f002 f9c7 	bl	404c04 <__aeabi_dmul>
  402876:	2200      	movs	r2, #0
  402878:	2300      	movs	r3, #0
  40287a:	4606      	mov	r6, r0
  40287c:	460f      	mov	r7, r1
  40287e:	f002 fc29 	bl	4050d4 <__aeabi_dcmpeq>
  402882:	2800      	cmp	r0, #0
  402884:	f040 8088 	bne.w	402998 <_dtoa_r+0x388>
  402888:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40288c:	f04f 0a00 	mov.w	sl, #0
  402890:	f8df b040 	ldr.w	fp, [pc, #64]	; 4028d4 <_dtoa_r+0x2c4>
  402894:	940c      	str	r4, [sp, #48]	; 0x30
  402896:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40289a:	e028      	b.n	4028ee <_dtoa_r+0x2de>
  40289c:	f3af 8000 	nop.w
  4028a0:	636f4361 	.word	0x636f4361
  4028a4:	3fd287a7 	.word	0x3fd287a7
  4028a8:	8b60c8b3 	.word	0x8b60c8b3
  4028ac:	3fc68a28 	.word	0x3fc68a28
  4028b0:	509f79fb 	.word	0x509f79fb
  4028b4:	3fd34413 	.word	0x3fd34413
  4028b8:	7ff00000 	.word	0x7ff00000
  4028bc:	00405535 	.word	0x00405535
  4028c0:	00405558 	.word	0x00405558
  4028c4:	00405564 	.word	0x00405564
  4028c8:	3ff80000 	.word	0x3ff80000
  4028cc:	00405590 	.word	0x00405590
  4028d0:	00405534 	.word	0x00405534
  4028d4:	40240000 	.word	0x40240000
  4028d8:	f002 f994 	bl	404c04 <__aeabi_dmul>
  4028dc:	2200      	movs	r2, #0
  4028de:	2300      	movs	r3, #0
  4028e0:	4606      	mov	r6, r0
  4028e2:	460f      	mov	r7, r1
  4028e4:	f002 fbf6 	bl	4050d4 <__aeabi_dcmpeq>
  4028e8:	2800      	cmp	r0, #0
  4028ea:	f040 83c1 	bne.w	403070 <_dtoa_r+0xa60>
  4028ee:	4642      	mov	r2, r8
  4028f0:	464b      	mov	r3, r9
  4028f2:	4630      	mov	r0, r6
  4028f4:	4639      	mov	r1, r7
  4028f6:	f002 faaf 	bl	404e58 <__aeabi_ddiv>
  4028fa:	f002 fc33 	bl	405164 <__aeabi_d2iz>
  4028fe:	4604      	mov	r4, r0
  402900:	f7fe fab0 	bl	400e64 <__aeabi_i2d>
  402904:	4642      	mov	r2, r8
  402906:	464b      	mov	r3, r9
  402908:	f002 f97c 	bl	404c04 <__aeabi_dmul>
  40290c:	4602      	mov	r2, r0
  40290e:	460b      	mov	r3, r1
  402910:	4630      	mov	r0, r6
  402912:	4639      	mov	r1, r7
  402914:	f7fe f958 	bl	400bc8 <__aeabi_dsub>
  402918:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40291c:	9e04      	ldr	r6, [sp, #16]
  40291e:	f805 eb01 	strb.w	lr, [r5], #1
  402922:	eba5 0e06 	sub.w	lr, r5, r6
  402926:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402928:	45b6      	cmp	lr, r6
  40292a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40292e:	4652      	mov	r2, sl
  402930:	465b      	mov	r3, fp
  402932:	d1d1      	bne.n	4028d8 <_dtoa_r+0x2c8>
  402934:	46a0      	mov	r8, r4
  402936:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40293a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40293c:	4606      	mov	r6, r0
  40293e:	460f      	mov	r7, r1
  402940:	4632      	mov	r2, r6
  402942:	463b      	mov	r3, r7
  402944:	4630      	mov	r0, r6
  402946:	4639      	mov	r1, r7
  402948:	f7fe f940 	bl	400bcc <__adddf3>
  40294c:	4606      	mov	r6, r0
  40294e:	460f      	mov	r7, r1
  402950:	4602      	mov	r2, r0
  402952:	460b      	mov	r3, r1
  402954:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402958:	f002 fbc6 	bl	4050e8 <__aeabi_dcmplt>
  40295c:	b948      	cbnz	r0, 402972 <_dtoa_r+0x362>
  40295e:	4632      	mov	r2, r6
  402960:	463b      	mov	r3, r7
  402962:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402966:	f002 fbb5 	bl	4050d4 <__aeabi_dcmpeq>
  40296a:	b1a8      	cbz	r0, 402998 <_dtoa_r+0x388>
  40296c:	f018 0f01 	tst.w	r8, #1
  402970:	d012      	beq.n	402998 <_dtoa_r+0x388>
  402972:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402976:	9a04      	ldr	r2, [sp, #16]
  402978:	1e6b      	subs	r3, r5, #1
  40297a:	e004      	b.n	402986 <_dtoa_r+0x376>
  40297c:	429a      	cmp	r2, r3
  40297e:	f000 8401 	beq.w	403184 <_dtoa_r+0xb74>
  402982:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40298a:	f103 0501 	add.w	r5, r3, #1
  40298e:	d0f5      	beq.n	40297c <_dtoa_r+0x36c>
  402990:	f108 0801 	add.w	r8, r8, #1
  402994:	f883 8000 	strb.w	r8, [r3]
  402998:	4649      	mov	r1, r9
  40299a:	4620      	mov	r0, r4
  40299c:	f001 f95c 	bl	403c58 <_Bfree>
  4029a0:	2200      	movs	r2, #0
  4029a2:	9b02      	ldr	r3, [sp, #8]
  4029a4:	702a      	strb	r2, [r5, #0]
  4029a6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4029a8:	3301      	adds	r3, #1
  4029aa:	6013      	str	r3, [r2, #0]
  4029ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4029ae:	2b00      	cmp	r3, #0
  4029b0:	f000 839e 	beq.w	4030f0 <_dtoa_r+0xae0>
  4029b4:	9804      	ldr	r0, [sp, #16]
  4029b6:	601d      	str	r5, [r3, #0]
  4029b8:	b01b      	add	sp, #108	; 0x6c
  4029ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4029c0:	2a00      	cmp	r2, #0
  4029c2:	d03e      	beq.n	402a42 <_dtoa_r+0x432>
  4029c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4029c6:	2a01      	cmp	r2, #1
  4029c8:	f340 8311 	ble.w	402fee <_dtoa_r+0x9de>
  4029cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4029d0:	1e5f      	subs	r7, r3, #1
  4029d2:	42ba      	cmp	r2, r7
  4029d4:	f2c0 838f 	blt.w	4030f6 <_dtoa_r+0xae6>
  4029d8:	1bd7      	subs	r7, r2, r7
  4029da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029dc:	2b00      	cmp	r3, #0
  4029de:	f2c0 848b 	blt.w	4032f8 <_dtoa_r+0xce8>
  4029e2:	9d08      	ldr	r5, [sp, #32]
  4029e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029e6:	9a08      	ldr	r2, [sp, #32]
  4029e8:	441a      	add	r2, r3
  4029ea:	9208      	str	r2, [sp, #32]
  4029ec:	9a06      	ldr	r2, [sp, #24]
  4029ee:	2101      	movs	r1, #1
  4029f0:	441a      	add	r2, r3
  4029f2:	4620      	mov	r0, r4
  4029f4:	9206      	str	r2, [sp, #24]
  4029f6:	f001 f9c9 	bl	403d8c <__i2b>
  4029fa:	4606      	mov	r6, r0
  4029fc:	e024      	b.n	402a48 <_dtoa_r+0x438>
  4029fe:	2301      	movs	r3, #1
  402a00:	930e      	str	r3, [sp, #56]	; 0x38
  402a02:	e6af      	b.n	402764 <_dtoa_r+0x154>
  402a04:	9a08      	ldr	r2, [sp, #32]
  402a06:	9b02      	ldr	r3, [sp, #8]
  402a08:	1ad2      	subs	r2, r2, r3
  402a0a:	425b      	negs	r3, r3
  402a0c:	930c      	str	r3, [sp, #48]	; 0x30
  402a0e:	2300      	movs	r3, #0
  402a10:	9208      	str	r2, [sp, #32]
  402a12:	930d      	str	r3, [sp, #52]	; 0x34
  402a14:	e6b8      	b.n	402788 <_dtoa_r+0x178>
  402a16:	f1c7 0301 	rsb	r3, r7, #1
  402a1a:	9308      	str	r3, [sp, #32]
  402a1c:	2300      	movs	r3, #0
  402a1e:	9306      	str	r3, [sp, #24]
  402a20:	e6a7      	b.n	402772 <_dtoa_r+0x162>
  402a22:	9d02      	ldr	r5, [sp, #8]
  402a24:	4628      	mov	r0, r5
  402a26:	f7fe fa1d 	bl	400e64 <__aeabi_i2d>
  402a2a:	4602      	mov	r2, r0
  402a2c:	460b      	mov	r3, r1
  402a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402a32:	f002 fb4f 	bl	4050d4 <__aeabi_dcmpeq>
  402a36:	2800      	cmp	r0, #0
  402a38:	f47f ae80 	bne.w	40273c <_dtoa_r+0x12c>
  402a3c:	1e6b      	subs	r3, r5, #1
  402a3e:	9302      	str	r3, [sp, #8]
  402a40:	e67c      	b.n	40273c <_dtoa_r+0x12c>
  402a42:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402a44:	9d08      	ldr	r5, [sp, #32]
  402a46:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  402a48:	2d00      	cmp	r5, #0
  402a4a:	dd0c      	ble.n	402a66 <_dtoa_r+0x456>
  402a4c:	9906      	ldr	r1, [sp, #24]
  402a4e:	2900      	cmp	r1, #0
  402a50:	460b      	mov	r3, r1
  402a52:	dd08      	ble.n	402a66 <_dtoa_r+0x456>
  402a54:	42a9      	cmp	r1, r5
  402a56:	9a08      	ldr	r2, [sp, #32]
  402a58:	bfa8      	it	ge
  402a5a:	462b      	movge	r3, r5
  402a5c:	1ad2      	subs	r2, r2, r3
  402a5e:	1aed      	subs	r5, r5, r3
  402a60:	1acb      	subs	r3, r1, r3
  402a62:	9208      	str	r2, [sp, #32]
  402a64:	9306      	str	r3, [sp, #24]
  402a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402a68:	b1d3      	cbz	r3, 402aa0 <_dtoa_r+0x490>
  402a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402a6c:	2b00      	cmp	r3, #0
  402a6e:	f000 82b7 	beq.w	402fe0 <_dtoa_r+0x9d0>
  402a72:	2f00      	cmp	r7, #0
  402a74:	dd10      	ble.n	402a98 <_dtoa_r+0x488>
  402a76:	4631      	mov	r1, r6
  402a78:	463a      	mov	r2, r7
  402a7a:	4620      	mov	r0, r4
  402a7c:	f001 fa22 	bl	403ec4 <__pow5mult>
  402a80:	464a      	mov	r2, r9
  402a82:	4601      	mov	r1, r0
  402a84:	4606      	mov	r6, r0
  402a86:	4620      	mov	r0, r4
  402a88:	f001 f98a 	bl	403da0 <__multiply>
  402a8c:	4649      	mov	r1, r9
  402a8e:	4680      	mov	r8, r0
  402a90:	4620      	mov	r0, r4
  402a92:	f001 f8e1 	bl	403c58 <_Bfree>
  402a96:	46c1      	mov	r9, r8
  402a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402a9a:	1bda      	subs	r2, r3, r7
  402a9c:	f040 82a1 	bne.w	402fe2 <_dtoa_r+0x9d2>
  402aa0:	2101      	movs	r1, #1
  402aa2:	4620      	mov	r0, r4
  402aa4:	f001 f972 	bl	403d8c <__i2b>
  402aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402aaa:	2b00      	cmp	r3, #0
  402aac:	4680      	mov	r8, r0
  402aae:	dd1c      	ble.n	402aea <_dtoa_r+0x4da>
  402ab0:	4601      	mov	r1, r0
  402ab2:	461a      	mov	r2, r3
  402ab4:	4620      	mov	r0, r4
  402ab6:	f001 fa05 	bl	403ec4 <__pow5mult>
  402aba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402abc:	2b01      	cmp	r3, #1
  402abe:	4680      	mov	r8, r0
  402ac0:	f340 8254 	ble.w	402f6c <_dtoa_r+0x95c>
  402ac4:	2300      	movs	r3, #0
  402ac6:	930c      	str	r3, [sp, #48]	; 0x30
  402ac8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  402acc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  402ad0:	6918      	ldr	r0, [r3, #16]
  402ad2:	f001 f90b 	bl	403cec <__hi0bits>
  402ad6:	f1c0 0020 	rsb	r0, r0, #32
  402ada:	e010      	b.n	402afe <_dtoa_r+0x4ee>
  402adc:	f1c3 0520 	rsb	r5, r3, #32
  402ae0:	fa0a f005 	lsl.w	r0, sl, r5
  402ae4:	e674      	b.n	4027d0 <_dtoa_r+0x1c0>
  402ae6:	900e      	str	r0, [sp, #56]	; 0x38
  402ae8:	e63c      	b.n	402764 <_dtoa_r+0x154>
  402aea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402aec:	2b01      	cmp	r3, #1
  402aee:	f340 8287 	ble.w	403000 <_dtoa_r+0x9f0>
  402af2:	2300      	movs	r3, #0
  402af4:	930c      	str	r3, [sp, #48]	; 0x30
  402af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402af8:	2001      	movs	r0, #1
  402afa:	2b00      	cmp	r3, #0
  402afc:	d1e4      	bne.n	402ac8 <_dtoa_r+0x4b8>
  402afe:	9a06      	ldr	r2, [sp, #24]
  402b00:	4410      	add	r0, r2
  402b02:	f010 001f 	ands.w	r0, r0, #31
  402b06:	f000 80a1 	beq.w	402c4c <_dtoa_r+0x63c>
  402b0a:	f1c0 0320 	rsb	r3, r0, #32
  402b0e:	2b04      	cmp	r3, #4
  402b10:	f340 849e 	ble.w	403450 <_dtoa_r+0xe40>
  402b14:	9b08      	ldr	r3, [sp, #32]
  402b16:	f1c0 001c 	rsb	r0, r0, #28
  402b1a:	4403      	add	r3, r0
  402b1c:	9308      	str	r3, [sp, #32]
  402b1e:	4613      	mov	r3, r2
  402b20:	4403      	add	r3, r0
  402b22:	4405      	add	r5, r0
  402b24:	9306      	str	r3, [sp, #24]
  402b26:	9b08      	ldr	r3, [sp, #32]
  402b28:	2b00      	cmp	r3, #0
  402b2a:	dd05      	ble.n	402b38 <_dtoa_r+0x528>
  402b2c:	4649      	mov	r1, r9
  402b2e:	461a      	mov	r2, r3
  402b30:	4620      	mov	r0, r4
  402b32:	f001 fa17 	bl	403f64 <__lshift>
  402b36:	4681      	mov	r9, r0
  402b38:	9b06      	ldr	r3, [sp, #24]
  402b3a:	2b00      	cmp	r3, #0
  402b3c:	dd05      	ble.n	402b4a <_dtoa_r+0x53a>
  402b3e:	4641      	mov	r1, r8
  402b40:	461a      	mov	r2, r3
  402b42:	4620      	mov	r0, r4
  402b44:	f001 fa0e 	bl	403f64 <__lshift>
  402b48:	4680      	mov	r8, r0
  402b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b4c:	2b00      	cmp	r3, #0
  402b4e:	f040 8086 	bne.w	402c5e <_dtoa_r+0x64e>
  402b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b54:	2b00      	cmp	r3, #0
  402b56:	f340 8266 	ble.w	403026 <_dtoa_r+0xa16>
  402b5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402b5c:	2b00      	cmp	r3, #0
  402b5e:	f000 8098 	beq.w	402c92 <_dtoa_r+0x682>
  402b62:	2d00      	cmp	r5, #0
  402b64:	dd05      	ble.n	402b72 <_dtoa_r+0x562>
  402b66:	4631      	mov	r1, r6
  402b68:	462a      	mov	r2, r5
  402b6a:	4620      	mov	r0, r4
  402b6c:	f001 f9fa 	bl	403f64 <__lshift>
  402b70:	4606      	mov	r6, r0
  402b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402b74:	2b00      	cmp	r3, #0
  402b76:	f040 8337 	bne.w	4031e8 <_dtoa_r+0xbd8>
  402b7a:	9606      	str	r6, [sp, #24]
  402b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b7e:	9a04      	ldr	r2, [sp, #16]
  402b80:	f8dd b018 	ldr.w	fp, [sp, #24]
  402b84:	3b01      	subs	r3, #1
  402b86:	18d3      	adds	r3, r2, r3
  402b88:	930b      	str	r3, [sp, #44]	; 0x2c
  402b8a:	f00a 0301 	and.w	r3, sl, #1
  402b8e:	930c      	str	r3, [sp, #48]	; 0x30
  402b90:	4617      	mov	r7, r2
  402b92:	46c2      	mov	sl, r8
  402b94:	4651      	mov	r1, sl
  402b96:	4648      	mov	r0, r9
  402b98:	f7ff fca4 	bl	4024e4 <quorem>
  402b9c:	4631      	mov	r1, r6
  402b9e:	4605      	mov	r5, r0
  402ba0:	4648      	mov	r0, r9
  402ba2:	f001 fa31 	bl	404008 <__mcmp>
  402ba6:	465a      	mov	r2, fp
  402ba8:	900a      	str	r0, [sp, #40]	; 0x28
  402baa:	4651      	mov	r1, sl
  402bac:	4620      	mov	r0, r4
  402bae:	f001 fa47 	bl	404040 <__mdiff>
  402bb2:	68c2      	ldr	r2, [r0, #12]
  402bb4:	4680      	mov	r8, r0
  402bb6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  402bba:	2a00      	cmp	r2, #0
  402bbc:	f040 822b 	bne.w	403016 <_dtoa_r+0xa06>
  402bc0:	4601      	mov	r1, r0
  402bc2:	4648      	mov	r0, r9
  402bc4:	9308      	str	r3, [sp, #32]
  402bc6:	f001 fa1f 	bl	404008 <__mcmp>
  402bca:	4641      	mov	r1, r8
  402bcc:	9006      	str	r0, [sp, #24]
  402bce:	4620      	mov	r0, r4
  402bd0:	f001 f842 	bl	403c58 <_Bfree>
  402bd4:	9a06      	ldr	r2, [sp, #24]
  402bd6:	9b08      	ldr	r3, [sp, #32]
  402bd8:	b932      	cbnz	r2, 402be8 <_dtoa_r+0x5d8>
  402bda:	9924      	ldr	r1, [sp, #144]	; 0x90
  402bdc:	b921      	cbnz	r1, 402be8 <_dtoa_r+0x5d8>
  402bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402be0:	2a00      	cmp	r2, #0
  402be2:	f000 83ef 	beq.w	4033c4 <_dtoa_r+0xdb4>
  402be6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402be8:	990a      	ldr	r1, [sp, #40]	; 0x28
  402bea:	2900      	cmp	r1, #0
  402bec:	f2c0 829f 	blt.w	40312e <_dtoa_r+0xb1e>
  402bf0:	d105      	bne.n	402bfe <_dtoa_r+0x5ee>
  402bf2:	9924      	ldr	r1, [sp, #144]	; 0x90
  402bf4:	b919      	cbnz	r1, 402bfe <_dtoa_r+0x5ee>
  402bf6:	990c      	ldr	r1, [sp, #48]	; 0x30
  402bf8:	2900      	cmp	r1, #0
  402bfa:	f000 8298 	beq.w	40312e <_dtoa_r+0xb1e>
  402bfe:	2a00      	cmp	r2, #0
  402c00:	f300 8306 	bgt.w	403210 <_dtoa_r+0xc00>
  402c04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402c06:	703b      	strb	r3, [r7, #0]
  402c08:	f107 0801 	add.w	r8, r7, #1
  402c0c:	4297      	cmp	r7, r2
  402c0e:	4645      	mov	r5, r8
  402c10:	f000 830c 	beq.w	40322c <_dtoa_r+0xc1c>
  402c14:	4649      	mov	r1, r9
  402c16:	2300      	movs	r3, #0
  402c18:	220a      	movs	r2, #10
  402c1a:	4620      	mov	r0, r4
  402c1c:	f001 f826 	bl	403c6c <__multadd>
  402c20:	455e      	cmp	r6, fp
  402c22:	4681      	mov	r9, r0
  402c24:	4631      	mov	r1, r6
  402c26:	f04f 0300 	mov.w	r3, #0
  402c2a:	f04f 020a 	mov.w	r2, #10
  402c2e:	4620      	mov	r0, r4
  402c30:	f000 81eb 	beq.w	40300a <_dtoa_r+0x9fa>
  402c34:	f001 f81a 	bl	403c6c <__multadd>
  402c38:	4659      	mov	r1, fp
  402c3a:	4606      	mov	r6, r0
  402c3c:	2300      	movs	r3, #0
  402c3e:	220a      	movs	r2, #10
  402c40:	4620      	mov	r0, r4
  402c42:	f001 f813 	bl	403c6c <__multadd>
  402c46:	4647      	mov	r7, r8
  402c48:	4683      	mov	fp, r0
  402c4a:	e7a3      	b.n	402b94 <_dtoa_r+0x584>
  402c4c:	201c      	movs	r0, #28
  402c4e:	9b08      	ldr	r3, [sp, #32]
  402c50:	4403      	add	r3, r0
  402c52:	9308      	str	r3, [sp, #32]
  402c54:	9b06      	ldr	r3, [sp, #24]
  402c56:	4403      	add	r3, r0
  402c58:	4405      	add	r5, r0
  402c5a:	9306      	str	r3, [sp, #24]
  402c5c:	e763      	b.n	402b26 <_dtoa_r+0x516>
  402c5e:	4641      	mov	r1, r8
  402c60:	4648      	mov	r0, r9
  402c62:	f001 f9d1 	bl	404008 <__mcmp>
  402c66:	2800      	cmp	r0, #0
  402c68:	f6bf af73 	bge.w	402b52 <_dtoa_r+0x542>
  402c6c:	9f02      	ldr	r7, [sp, #8]
  402c6e:	4649      	mov	r1, r9
  402c70:	2300      	movs	r3, #0
  402c72:	220a      	movs	r2, #10
  402c74:	4620      	mov	r0, r4
  402c76:	3f01      	subs	r7, #1
  402c78:	9702      	str	r7, [sp, #8]
  402c7a:	f000 fff7 	bl	403c6c <__multadd>
  402c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402c80:	4681      	mov	r9, r0
  402c82:	2b00      	cmp	r3, #0
  402c84:	f040 83b6 	bne.w	4033f4 <_dtoa_r+0xde4>
  402c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402c8a:	2b00      	cmp	r3, #0
  402c8c:	f340 83bf 	ble.w	40340e <_dtoa_r+0xdfe>
  402c90:	930a      	str	r3, [sp, #40]	; 0x28
  402c92:	f8dd b010 	ldr.w	fp, [sp, #16]
  402c96:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402c98:	465d      	mov	r5, fp
  402c9a:	e002      	b.n	402ca2 <_dtoa_r+0x692>
  402c9c:	f000 ffe6 	bl	403c6c <__multadd>
  402ca0:	4681      	mov	r9, r0
  402ca2:	4641      	mov	r1, r8
  402ca4:	4648      	mov	r0, r9
  402ca6:	f7ff fc1d 	bl	4024e4 <quorem>
  402caa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  402cae:	f805 ab01 	strb.w	sl, [r5], #1
  402cb2:	eba5 030b 	sub.w	r3, r5, fp
  402cb6:	42bb      	cmp	r3, r7
  402cb8:	f04f 020a 	mov.w	r2, #10
  402cbc:	f04f 0300 	mov.w	r3, #0
  402cc0:	4649      	mov	r1, r9
  402cc2:	4620      	mov	r0, r4
  402cc4:	dbea      	blt.n	402c9c <_dtoa_r+0x68c>
  402cc6:	9b04      	ldr	r3, [sp, #16]
  402cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402cca:	2a01      	cmp	r2, #1
  402ccc:	bfac      	ite	ge
  402cce:	189b      	addge	r3, r3, r2
  402cd0:	3301      	addlt	r3, #1
  402cd2:	461d      	mov	r5, r3
  402cd4:	f04f 0b00 	mov.w	fp, #0
  402cd8:	4649      	mov	r1, r9
  402cda:	2201      	movs	r2, #1
  402cdc:	4620      	mov	r0, r4
  402cde:	f001 f941 	bl	403f64 <__lshift>
  402ce2:	4641      	mov	r1, r8
  402ce4:	4681      	mov	r9, r0
  402ce6:	f001 f98f 	bl	404008 <__mcmp>
  402cea:	2800      	cmp	r0, #0
  402cec:	f340 823d 	ble.w	40316a <_dtoa_r+0xb5a>
  402cf0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  402cf4:	9904      	ldr	r1, [sp, #16]
  402cf6:	1e6b      	subs	r3, r5, #1
  402cf8:	e004      	b.n	402d04 <_dtoa_r+0x6f4>
  402cfa:	428b      	cmp	r3, r1
  402cfc:	f000 81ae 	beq.w	40305c <_dtoa_r+0xa4c>
  402d00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  402d04:	2a39      	cmp	r2, #57	; 0x39
  402d06:	f103 0501 	add.w	r5, r3, #1
  402d0a:	d0f6      	beq.n	402cfa <_dtoa_r+0x6ea>
  402d0c:	3201      	adds	r2, #1
  402d0e:	701a      	strb	r2, [r3, #0]
  402d10:	4641      	mov	r1, r8
  402d12:	4620      	mov	r0, r4
  402d14:	f000 ffa0 	bl	403c58 <_Bfree>
  402d18:	2e00      	cmp	r6, #0
  402d1a:	f43f ae3d 	beq.w	402998 <_dtoa_r+0x388>
  402d1e:	f1bb 0f00 	cmp.w	fp, #0
  402d22:	d005      	beq.n	402d30 <_dtoa_r+0x720>
  402d24:	45b3      	cmp	fp, r6
  402d26:	d003      	beq.n	402d30 <_dtoa_r+0x720>
  402d28:	4659      	mov	r1, fp
  402d2a:	4620      	mov	r0, r4
  402d2c:	f000 ff94 	bl	403c58 <_Bfree>
  402d30:	4631      	mov	r1, r6
  402d32:	4620      	mov	r0, r4
  402d34:	f000 ff90 	bl	403c58 <_Bfree>
  402d38:	e62e      	b.n	402998 <_dtoa_r+0x388>
  402d3a:	2300      	movs	r3, #0
  402d3c:	930b      	str	r3, [sp, #44]	; 0x2c
  402d3e:	9b02      	ldr	r3, [sp, #8]
  402d40:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402d42:	4413      	add	r3, r2
  402d44:	930f      	str	r3, [sp, #60]	; 0x3c
  402d46:	3301      	adds	r3, #1
  402d48:	2b01      	cmp	r3, #1
  402d4a:	461f      	mov	r7, r3
  402d4c:	461e      	mov	r6, r3
  402d4e:	930a      	str	r3, [sp, #40]	; 0x28
  402d50:	bfb8      	it	lt
  402d52:	2701      	movlt	r7, #1
  402d54:	2100      	movs	r1, #0
  402d56:	2f17      	cmp	r7, #23
  402d58:	6461      	str	r1, [r4, #68]	; 0x44
  402d5a:	d90a      	bls.n	402d72 <_dtoa_r+0x762>
  402d5c:	2201      	movs	r2, #1
  402d5e:	2304      	movs	r3, #4
  402d60:	005b      	lsls	r3, r3, #1
  402d62:	f103 0014 	add.w	r0, r3, #20
  402d66:	4287      	cmp	r7, r0
  402d68:	4611      	mov	r1, r2
  402d6a:	f102 0201 	add.w	r2, r2, #1
  402d6e:	d2f7      	bcs.n	402d60 <_dtoa_r+0x750>
  402d70:	6461      	str	r1, [r4, #68]	; 0x44
  402d72:	4620      	mov	r0, r4
  402d74:	f000 ff4a 	bl	403c0c <_Balloc>
  402d78:	2e0e      	cmp	r6, #14
  402d7a:	9004      	str	r0, [sp, #16]
  402d7c:	6420      	str	r0, [r4, #64]	; 0x40
  402d7e:	f63f ad41 	bhi.w	402804 <_dtoa_r+0x1f4>
  402d82:	2d00      	cmp	r5, #0
  402d84:	f43f ad3e 	beq.w	402804 <_dtoa_r+0x1f4>
  402d88:	9902      	ldr	r1, [sp, #8]
  402d8a:	2900      	cmp	r1, #0
  402d8c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  402d90:	f340 8202 	ble.w	403198 <_dtoa_r+0xb88>
  402d94:	4bb8      	ldr	r3, [pc, #736]	; (403078 <_dtoa_r+0xa68>)
  402d96:	f001 020f 	and.w	r2, r1, #15
  402d9a:	110d      	asrs	r5, r1, #4
  402d9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402da0:	06e9      	lsls	r1, r5, #27
  402da2:	e9d3 6700 	ldrd	r6, r7, [r3]
  402da6:	f140 81ae 	bpl.w	403106 <_dtoa_r+0xaf6>
  402daa:	4bb4      	ldr	r3, [pc, #720]	; (40307c <_dtoa_r+0xa6c>)
  402dac:	4650      	mov	r0, sl
  402dae:	4659      	mov	r1, fp
  402db0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  402db4:	f002 f850 	bl	404e58 <__aeabi_ddiv>
  402db8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  402dbc:	f005 050f 	and.w	r5, r5, #15
  402dc0:	f04f 0a03 	mov.w	sl, #3
  402dc4:	b18d      	cbz	r5, 402dea <_dtoa_r+0x7da>
  402dc6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40307c <_dtoa_r+0xa6c>
  402dca:	07ea      	lsls	r2, r5, #31
  402dcc:	d509      	bpl.n	402de2 <_dtoa_r+0x7d2>
  402dce:	4630      	mov	r0, r6
  402dd0:	4639      	mov	r1, r7
  402dd2:	e9d8 2300 	ldrd	r2, r3, [r8]
  402dd6:	f001 ff15 	bl	404c04 <__aeabi_dmul>
  402dda:	f10a 0a01 	add.w	sl, sl, #1
  402dde:	4606      	mov	r6, r0
  402de0:	460f      	mov	r7, r1
  402de2:	106d      	asrs	r5, r5, #1
  402de4:	f108 0808 	add.w	r8, r8, #8
  402de8:	d1ef      	bne.n	402dca <_dtoa_r+0x7ba>
  402dea:	463b      	mov	r3, r7
  402dec:	4632      	mov	r2, r6
  402dee:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  402df2:	f002 f831 	bl	404e58 <__aeabi_ddiv>
  402df6:	4607      	mov	r7, r0
  402df8:	4688      	mov	r8, r1
  402dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402dfc:	b143      	cbz	r3, 402e10 <_dtoa_r+0x800>
  402dfe:	2200      	movs	r2, #0
  402e00:	4b9f      	ldr	r3, [pc, #636]	; (403080 <_dtoa_r+0xa70>)
  402e02:	4638      	mov	r0, r7
  402e04:	4641      	mov	r1, r8
  402e06:	f002 f96f 	bl	4050e8 <__aeabi_dcmplt>
  402e0a:	2800      	cmp	r0, #0
  402e0c:	f040 8286 	bne.w	40331c <_dtoa_r+0xd0c>
  402e10:	4650      	mov	r0, sl
  402e12:	f7fe f827 	bl	400e64 <__aeabi_i2d>
  402e16:	463a      	mov	r2, r7
  402e18:	4643      	mov	r3, r8
  402e1a:	f001 fef3 	bl	404c04 <__aeabi_dmul>
  402e1e:	4b99      	ldr	r3, [pc, #612]	; (403084 <_dtoa_r+0xa74>)
  402e20:	2200      	movs	r2, #0
  402e22:	f7fd fed3 	bl	400bcc <__adddf3>
  402e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e28:	4605      	mov	r5, r0
  402e2a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402e2e:	2b00      	cmp	r3, #0
  402e30:	f000 813e 	beq.w	4030b0 <_dtoa_r+0xaa0>
  402e34:	9b02      	ldr	r3, [sp, #8]
  402e36:	9315      	str	r3, [sp, #84]	; 0x54
  402e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e3a:	9312      	str	r3, [sp, #72]	; 0x48
  402e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402e3e:	2b00      	cmp	r3, #0
  402e40:	f000 81fa 	beq.w	403238 <_dtoa_r+0xc28>
  402e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402e46:	4b8c      	ldr	r3, [pc, #560]	; (403078 <_dtoa_r+0xa68>)
  402e48:	498f      	ldr	r1, [pc, #572]	; (403088 <_dtoa_r+0xa78>)
  402e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402e4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  402e52:	2000      	movs	r0, #0
  402e54:	f002 f800 	bl	404e58 <__aeabi_ddiv>
  402e58:	462a      	mov	r2, r5
  402e5a:	4633      	mov	r3, r6
  402e5c:	f7fd feb4 	bl	400bc8 <__aeabi_dsub>
  402e60:	4682      	mov	sl, r0
  402e62:	468b      	mov	fp, r1
  402e64:	4638      	mov	r0, r7
  402e66:	4641      	mov	r1, r8
  402e68:	f002 f97c 	bl	405164 <__aeabi_d2iz>
  402e6c:	4605      	mov	r5, r0
  402e6e:	f7fd fff9 	bl	400e64 <__aeabi_i2d>
  402e72:	4602      	mov	r2, r0
  402e74:	460b      	mov	r3, r1
  402e76:	4638      	mov	r0, r7
  402e78:	4641      	mov	r1, r8
  402e7a:	f7fd fea5 	bl	400bc8 <__aeabi_dsub>
  402e7e:	3530      	adds	r5, #48	; 0x30
  402e80:	fa5f f885 	uxtb.w	r8, r5
  402e84:	9d04      	ldr	r5, [sp, #16]
  402e86:	4606      	mov	r6, r0
  402e88:	460f      	mov	r7, r1
  402e8a:	f885 8000 	strb.w	r8, [r5]
  402e8e:	4602      	mov	r2, r0
  402e90:	460b      	mov	r3, r1
  402e92:	4650      	mov	r0, sl
  402e94:	4659      	mov	r1, fp
  402e96:	3501      	adds	r5, #1
  402e98:	f002 f944 	bl	405124 <__aeabi_dcmpgt>
  402e9c:	2800      	cmp	r0, #0
  402e9e:	d154      	bne.n	402f4a <_dtoa_r+0x93a>
  402ea0:	4632      	mov	r2, r6
  402ea2:	463b      	mov	r3, r7
  402ea4:	2000      	movs	r0, #0
  402ea6:	4976      	ldr	r1, [pc, #472]	; (403080 <_dtoa_r+0xa70>)
  402ea8:	f7fd fe8e 	bl	400bc8 <__aeabi_dsub>
  402eac:	4602      	mov	r2, r0
  402eae:	460b      	mov	r3, r1
  402eb0:	4650      	mov	r0, sl
  402eb2:	4659      	mov	r1, fp
  402eb4:	f002 f936 	bl	405124 <__aeabi_dcmpgt>
  402eb8:	2800      	cmp	r0, #0
  402eba:	f040 8270 	bne.w	40339e <_dtoa_r+0xd8e>
  402ebe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402ec0:	2a01      	cmp	r2, #1
  402ec2:	f000 8111 	beq.w	4030e8 <_dtoa_r+0xad8>
  402ec6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ec8:	9a04      	ldr	r2, [sp, #16]
  402eca:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  402ece:	4413      	add	r3, r2
  402ed0:	4699      	mov	r9, r3
  402ed2:	e00d      	b.n	402ef0 <_dtoa_r+0x8e0>
  402ed4:	2000      	movs	r0, #0
  402ed6:	496a      	ldr	r1, [pc, #424]	; (403080 <_dtoa_r+0xa70>)
  402ed8:	f7fd fe76 	bl	400bc8 <__aeabi_dsub>
  402edc:	4652      	mov	r2, sl
  402ede:	465b      	mov	r3, fp
  402ee0:	f002 f902 	bl	4050e8 <__aeabi_dcmplt>
  402ee4:	2800      	cmp	r0, #0
  402ee6:	f040 8258 	bne.w	40339a <_dtoa_r+0xd8a>
  402eea:	454d      	cmp	r5, r9
  402eec:	f000 80fa 	beq.w	4030e4 <_dtoa_r+0xad4>
  402ef0:	4650      	mov	r0, sl
  402ef2:	4659      	mov	r1, fp
  402ef4:	2200      	movs	r2, #0
  402ef6:	4b65      	ldr	r3, [pc, #404]	; (40308c <_dtoa_r+0xa7c>)
  402ef8:	f001 fe84 	bl	404c04 <__aeabi_dmul>
  402efc:	2200      	movs	r2, #0
  402efe:	4b63      	ldr	r3, [pc, #396]	; (40308c <_dtoa_r+0xa7c>)
  402f00:	4682      	mov	sl, r0
  402f02:	468b      	mov	fp, r1
  402f04:	4630      	mov	r0, r6
  402f06:	4639      	mov	r1, r7
  402f08:	f001 fe7c 	bl	404c04 <__aeabi_dmul>
  402f0c:	460f      	mov	r7, r1
  402f0e:	4606      	mov	r6, r0
  402f10:	f002 f928 	bl	405164 <__aeabi_d2iz>
  402f14:	4680      	mov	r8, r0
  402f16:	f7fd ffa5 	bl	400e64 <__aeabi_i2d>
  402f1a:	4602      	mov	r2, r0
  402f1c:	460b      	mov	r3, r1
  402f1e:	4630      	mov	r0, r6
  402f20:	4639      	mov	r1, r7
  402f22:	f7fd fe51 	bl	400bc8 <__aeabi_dsub>
  402f26:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402f2a:	fa5f f888 	uxtb.w	r8, r8
  402f2e:	4652      	mov	r2, sl
  402f30:	465b      	mov	r3, fp
  402f32:	f805 8b01 	strb.w	r8, [r5], #1
  402f36:	4606      	mov	r6, r0
  402f38:	460f      	mov	r7, r1
  402f3a:	f002 f8d5 	bl	4050e8 <__aeabi_dcmplt>
  402f3e:	4632      	mov	r2, r6
  402f40:	463b      	mov	r3, r7
  402f42:	2800      	cmp	r0, #0
  402f44:	d0c6      	beq.n	402ed4 <_dtoa_r+0x8c4>
  402f46:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402f4c:	9302      	str	r3, [sp, #8]
  402f4e:	e523      	b.n	402998 <_dtoa_r+0x388>
  402f50:	2300      	movs	r3, #0
  402f52:	930b      	str	r3, [sp, #44]	; 0x2c
  402f54:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402f56:	2b00      	cmp	r3, #0
  402f58:	f340 80dc 	ble.w	403114 <_dtoa_r+0xb04>
  402f5c:	461f      	mov	r7, r3
  402f5e:	461e      	mov	r6, r3
  402f60:	930f      	str	r3, [sp, #60]	; 0x3c
  402f62:	930a      	str	r3, [sp, #40]	; 0x28
  402f64:	e6f6      	b.n	402d54 <_dtoa_r+0x744>
  402f66:	2301      	movs	r3, #1
  402f68:	930b      	str	r3, [sp, #44]	; 0x2c
  402f6a:	e7f3      	b.n	402f54 <_dtoa_r+0x944>
  402f6c:	f1ba 0f00 	cmp.w	sl, #0
  402f70:	f47f ada8 	bne.w	402ac4 <_dtoa_r+0x4b4>
  402f74:	f3cb 0313 	ubfx	r3, fp, #0, #20
  402f78:	2b00      	cmp	r3, #0
  402f7a:	f47f adba 	bne.w	402af2 <_dtoa_r+0x4e2>
  402f7e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  402f82:	0d3f      	lsrs	r7, r7, #20
  402f84:	053f      	lsls	r7, r7, #20
  402f86:	2f00      	cmp	r7, #0
  402f88:	f000 820d 	beq.w	4033a6 <_dtoa_r+0xd96>
  402f8c:	9b08      	ldr	r3, [sp, #32]
  402f8e:	3301      	adds	r3, #1
  402f90:	9308      	str	r3, [sp, #32]
  402f92:	9b06      	ldr	r3, [sp, #24]
  402f94:	3301      	adds	r3, #1
  402f96:	9306      	str	r3, [sp, #24]
  402f98:	2301      	movs	r3, #1
  402f9a:	930c      	str	r3, [sp, #48]	; 0x30
  402f9c:	e5ab      	b.n	402af6 <_dtoa_r+0x4e6>
  402f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fa0:	2b00      	cmp	r3, #0
  402fa2:	f73f ac42 	bgt.w	40282a <_dtoa_r+0x21a>
  402fa6:	f040 8221 	bne.w	4033ec <_dtoa_r+0xddc>
  402faa:	2200      	movs	r2, #0
  402fac:	4b38      	ldr	r3, [pc, #224]	; (403090 <_dtoa_r+0xa80>)
  402fae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402fb2:	f001 fe27 	bl	404c04 <__aeabi_dmul>
  402fb6:	4652      	mov	r2, sl
  402fb8:	465b      	mov	r3, fp
  402fba:	f002 f8a9 	bl	405110 <__aeabi_dcmpge>
  402fbe:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  402fc2:	4646      	mov	r6, r8
  402fc4:	2800      	cmp	r0, #0
  402fc6:	d041      	beq.n	40304c <_dtoa_r+0xa3c>
  402fc8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402fca:	9d04      	ldr	r5, [sp, #16]
  402fcc:	43db      	mvns	r3, r3
  402fce:	9302      	str	r3, [sp, #8]
  402fd0:	4641      	mov	r1, r8
  402fd2:	4620      	mov	r0, r4
  402fd4:	f000 fe40 	bl	403c58 <_Bfree>
  402fd8:	2e00      	cmp	r6, #0
  402fda:	f43f acdd 	beq.w	402998 <_dtoa_r+0x388>
  402fde:	e6a7      	b.n	402d30 <_dtoa_r+0x720>
  402fe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402fe2:	4649      	mov	r1, r9
  402fe4:	4620      	mov	r0, r4
  402fe6:	f000 ff6d 	bl	403ec4 <__pow5mult>
  402fea:	4681      	mov	r9, r0
  402fec:	e558      	b.n	402aa0 <_dtoa_r+0x490>
  402fee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  402ff0:	2a00      	cmp	r2, #0
  402ff2:	f000 8187 	beq.w	403304 <_dtoa_r+0xcf4>
  402ff6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  402ffa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402ffc:	9d08      	ldr	r5, [sp, #32]
  402ffe:	e4f2      	b.n	4029e6 <_dtoa_r+0x3d6>
  403000:	f1ba 0f00 	cmp.w	sl, #0
  403004:	f47f ad75 	bne.w	402af2 <_dtoa_r+0x4e2>
  403008:	e7b4      	b.n	402f74 <_dtoa_r+0x964>
  40300a:	f000 fe2f 	bl	403c6c <__multadd>
  40300e:	4647      	mov	r7, r8
  403010:	4606      	mov	r6, r0
  403012:	4683      	mov	fp, r0
  403014:	e5be      	b.n	402b94 <_dtoa_r+0x584>
  403016:	4601      	mov	r1, r0
  403018:	4620      	mov	r0, r4
  40301a:	9306      	str	r3, [sp, #24]
  40301c:	f000 fe1c 	bl	403c58 <_Bfree>
  403020:	2201      	movs	r2, #1
  403022:	9b06      	ldr	r3, [sp, #24]
  403024:	e5e0      	b.n	402be8 <_dtoa_r+0x5d8>
  403026:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403028:	2b02      	cmp	r3, #2
  40302a:	f77f ad96 	ble.w	402b5a <_dtoa_r+0x54a>
  40302e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403030:	2b00      	cmp	r3, #0
  403032:	d1c9      	bne.n	402fc8 <_dtoa_r+0x9b8>
  403034:	4641      	mov	r1, r8
  403036:	2205      	movs	r2, #5
  403038:	4620      	mov	r0, r4
  40303a:	f000 fe17 	bl	403c6c <__multadd>
  40303e:	4601      	mov	r1, r0
  403040:	4680      	mov	r8, r0
  403042:	4648      	mov	r0, r9
  403044:	f000 ffe0 	bl	404008 <__mcmp>
  403048:	2800      	cmp	r0, #0
  40304a:	ddbd      	ble.n	402fc8 <_dtoa_r+0x9b8>
  40304c:	9a02      	ldr	r2, [sp, #8]
  40304e:	9904      	ldr	r1, [sp, #16]
  403050:	2331      	movs	r3, #49	; 0x31
  403052:	3201      	adds	r2, #1
  403054:	9202      	str	r2, [sp, #8]
  403056:	700b      	strb	r3, [r1, #0]
  403058:	1c4d      	adds	r5, r1, #1
  40305a:	e7b9      	b.n	402fd0 <_dtoa_r+0x9c0>
  40305c:	9a02      	ldr	r2, [sp, #8]
  40305e:	3201      	adds	r2, #1
  403060:	9202      	str	r2, [sp, #8]
  403062:	9a04      	ldr	r2, [sp, #16]
  403064:	2331      	movs	r3, #49	; 0x31
  403066:	7013      	strb	r3, [r2, #0]
  403068:	e652      	b.n	402d10 <_dtoa_r+0x700>
  40306a:	2301      	movs	r3, #1
  40306c:	930b      	str	r3, [sp, #44]	; 0x2c
  40306e:	e666      	b.n	402d3e <_dtoa_r+0x72e>
  403070:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403074:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403076:	e48f      	b.n	402998 <_dtoa_r+0x388>
  403078:	00405590 	.word	0x00405590
  40307c:	00405568 	.word	0x00405568
  403080:	3ff00000 	.word	0x3ff00000
  403084:	401c0000 	.word	0x401c0000
  403088:	3fe00000 	.word	0x3fe00000
  40308c:	40240000 	.word	0x40240000
  403090:	40140000 	.word	0x40140000
  403094:	4650      	mov	r0, sl
  403096:	f7fd fee5 	bl	400e64 <__aeabi_i2d>
  40309a:	463a      	mov	r2, r7
  40309c:	4643      	mov	r3, r8
  40309e:	f001 fdb1 	bl	404c04 <__aeabi_dmul>
  4030a2:	2200      	movs	r2, #0
  4030a4:	4bc1      	ldr	r3, [pc, #772]	; (4033ac <_dtoa_r+0xd9c>)
  4030a6:	f7fd fd91 	bl	400bcc <__adddf3>
  4030aa:	4605      	mov	r5, r0
  4030ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4030b0:	4641      	mov	r1, r8
  4030b2:	2200      	movs	r2, #0
  4030b4:	4bbe      	ldr	r3, [pc, #760]	; (4033b0 <_dtoa_r+0xda0>)
  4030b6:	4638      	mov	r0, r7
  4030b8:	f7fd fd86 	bl	400bc8 <__aeabi_dsub>
  4030bc:	462a      	mov	r2, r5
  4030be:	4633      	mov	r3, r6
  4030c0:	4682      	mov	sl, r0
  4030c2:	468b      	mov	fp, r1
  4030c4:	f002 f82e 	bl	405124 <__aeabi_dcmpgt>
  4030c8:	4680      	mov	r8, r0
  4030ca:	2800      	cmp	r0, #0
  4030cc:	f040 8110 	bne.w	4032f0 <_dtoa_r+0xce0>
  4030d0:	462a      	mov	r2, r5
  4030d2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4030d6:	4650      	mov	r0, sl
  4030d8:	4659      	mov	r1, fp
  4030da:	f002 f805 	bl	4050e8 <__aeabi_dcmplt>
  4030de:	b118      	cbz	r0, 4030e8 <_dtoa_r+0xad8>
  4030e0:	4646      	mov	r6, r8
  4030e2:	e771      	b.n	402fc8 <_dtoa_r+0x9b8>
  4030e4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4030e8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4030ec:	f7ff bb8a 	b.w	402804 <_dtoa_r+0x1f4>
  4030f0:	9804      	ldr	r0, [sp, #16]
  4030f2:	f7ff babb 	b.w	40266c <_dtoa_r+0x5c>
  4030f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4030f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4030fa:	970c      	str	r7, [sp, #48]	; 0x30
  4030fc:	1afb      	subs	r3, r7, r3
  4030fe:	441a      	add	r2, r3
  403100:	920d      	str	r2, [sp, #52]	; 0x34
  403102:	2700      	movs	r7, #0
  403104:	e469      	b.n	4029da <_dtoa_r+0x3ca>
  403106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40310a:	f04f 0a02 	mov.w	sl, #2
  40310e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403112:	e657      	b.n	402dc4 <_dtoa_r+0x7b4>
  403114:	2100      	movs	r1, #0
  403116:	2301      	movs	r3, #1
  403118:	6461      	str	r1, [r4, #68]	; 0x44
  40311a:	4620      	mov	r0, r4
  40311c:	9325      	str	r3, [sp, #148]	; 0x94
  40311e:	f000 fd75 	bl	403c0c <_Balloc>
  403122:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403124:	9004      	str	r0, [sp, #16]
  403126:	6420      	str	r0, [r4, #64]	; 0x40
  403128:	930a      	str	r3, [sp, #40]	; 0x28
  40312a:	930f      	str	r3, [sp, #60]	; 0x3c
  40312c:	e629      	b.n	402d82 <_dtoa_r+0x772>
  40312e:	2a00      	cmp	r2, #0
  403130:	46d0      	mov	r8, sl
  403132:	f8cd b018 	str.w	fp, [sp, #24]
  403136:	469a      	mov	sl, r3
  403138:	dd11      	ble.n	40315e <_dtoa_r+0xb4e>
  40313a:	4649      	mov	r1, r9
  40313c:	2201      	movs	r2, #1
  40313e:	4620      	mov	r0, r4
  403140:	f000 ff10 	bl	403f64 <__lshift>
  403144:	4641      	mov	r1, r8
  403146:	4681      	mov	r9, r0
  403148:	f000 ff5e 	bl	404008 <__mcmp>
  40314c:	2800      	cmp	r0, #0
  40314e:	f340 8146 	ble.w	4033de <_dtoa_r+0xdce>
  403152:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403156:	f000 8106 	beq.w	403366 <_dtoa_r+0xd56>
  40315a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40315e:	46b3      	mov	fp, r6
  403160:	f887 a000 	strb.w	sl, [r7]
  403164:	1c7d      	adds	r5, r7, #1
  403166:	9e06      	ldr	r6, [sp, #24]
  403168:	e5d2      	b.n	402d10 <_dtoa_r+0x700>
  40316a:	d104      	bne.n	403176 <_dtoa_r+0xb66>
  40316c:	f01a 0f01 	tst.w	sl, #1
  403170:	d001      	beq.n	403176 <_dtoa_r+0xb66>
  403172:	e5bd      	b.n	402cf0 <_dtoa_r+0x6e0>
  403174:	4615      	mov	r5, r2
  403176:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40317a:	2b30      	cmp	r3, #48	; 0x30
  40317c:	f105 32ff 	add.w	r2, r5, #4294967295
  403180:	d0f8      	beq.n	403174 <_dtoa_r+0xb64>
  403182:	e5c5      	b.n	402d10 <_dtoa_r+0x700>
  403184:	9904      	ldr	r1, [sp, #16]
  403186:	2230      	movs	r2, #48	; 0x30
  403188:	700a      	strb	r2, [r1, #0]
  40318a:	9a02      	ldr	r2, [sp, #8]
  40318c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403190:	3201      	adds	r2, #1
  403192:	9202      	str	r2, [sp, #8]
  403194:	f7ff bbfc 	b.w	402990 <_dtoa_r+0x380>
  403198:	f000 80bb 	beq.w	403312 <_dtoa_r+0xd02>
  40319c:	9b02      	ldr	r3, [sp, #8]
  40319e:	425d      	negs	r5, r3
  4031a0:	4b84      	ldr	r3, [pc, #528]	; (4033b4 <_dtoa_r+0xda4>)
  4031a2:	f005 020f 	and.w	r2, r5, #15
  4031a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4031aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4031b2:	f001 fd27 	bl	404c04 <__aeabi_dmul>
  4031b6:	112d      	asrs	r5, r5, #4
  4031b8:	4607      	mov	r7, r0
  4031ba:	4688      	mov	r8, r1
  4031bc:	f000 812c 	beq.w	403418 <_dtoa_r+0xe08>
  4031c0:	4e7d      	ldr	r6, [pc, #500]	; (4033b8 <_dtoa_r+0xda8>)
  4031c2:	f04f 0a02 	mov.w	sl, #2
  4031c6:	07eb      	lsls	r3, r5, #31
  4031c8:	d509      	bpl.n	4031de <_dtoa_r+0xbce>
  4031ca:	4638      	mov	r0, r7
  4031cc:	4641      	mov	r1, r8
  4031ce:	e9d6 2300 	ldrd	r2, r3, [r6]
  4031d2:	f001 fd17 	bl	404c04 <__aeabi_dmul>
  4031d6:	f10a 0a01 	add.w	sl, sl, #1
  4031da:	4607      	mov	r7, r0
  4031dc:	4688      	mov	r8, r1
  4031de:	106d      	asrs	r5, r5, #1
  4031e0:	f106 0608 	add.w	r6, r6, #8
  4031e4:	d1ef      	bne.n	4031c6 <_dtoa_r+0xbb6>
  4031e6:	e608      	b.n	402dfa <_dtoa_r+0x7ea>
  4031e8:	6871      	ldr	r1, [r6, #4]
  4031ea:	4620      	mov	r0, r4
  4031ec:	f000 fd0e 	bl	403c0c <_Balloc>
  4031f0:	6933      	ldr	r3, [r6, #16]
  4031f2:	3302      	adds	r3, #2
  4031f4:	009a      	lsls	r2, r3, #2
  4031f6:	4605      	mov	r5, r0
  4031f8:	f106 010c 	add.w	r1, r6, #12
  4031fc:	300c      	adds	r0, #12
  4031fe:	f000 fc5f 	bl	403ac0 <memcpy>
  403202:	4629      	mov	r1, r5
  403204:	2201      	movs	r2, #1
  403206:	4620      	mov	r0, r4
  403208:	f000 feac 	bl	403f64 <__lshift>
  40320c:	9006      	str	r0, [sp, #24]
  40320e:	e4b5      	b.n	402b7c <_dtoa_r+0x56c>
  403210:	2b39      	cmp	r3, #57	; 0x39
  403212:	f8cd b018 	str.w	fp, [sp, #24]
  403216:	46d0      	mov	r8, sl
  403218:	f000 80a5 	beq.w	403366 <_dtoa_r+0xd56>
  40321c:	f103 0a01 	add.w	sl, r3, #1
  403220:	46b3      	mov	fp, r6
  403222:	f887 a000 	strb.w	sl, [r7]
  403226:	1c7d      	adds	r5, r7, #1
  403228:	9e06      	ldr	r6, [sp, #24]
  40322a:	e571      	b.n	402d10 <_dtoa_r+0x700>
  40322c:	465a      	mov	r2, fp
  40322e:	46d0      	mov	r8, sl
  403230:	46b3      	mov	fp, r6
  403232:	469a      	mov	sl, r3
  403234:	4616      	mov	r6, r2
  403236:	e54f      	b.n	402cd8 <_dtoa_r+0x6c8>
  403238:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40323a:	495e      	ldr	r1, [pc, #376]	; (4033b4 <_dtoa_r+0xda4>)
  40323c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403240:	462a      	mov	r2, r5
  403242:	4633      	mov	r3, r6
  403244:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403248:	f001 fcdc 	bl	404c04 <__aeabi_dmul>
  40324c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403250:	4638      	mov	r0, r7
  403252:	4641      	mov	r1, r8
  403254:	f001 ff86 	bl	405164 <__aeabi_d2iz>
  403258:	4605      	mov	r5, r0
  40325a:	f7fd fe03 	bl	400e64 <__aeabi_i2d>
  40325e:	460b      	mov	r3, r1
  403260:	4602      	mov	r2, r0
  403262:	4641      	mov	r1, r8
  403264:	4638      	mov	r0, r7
  403266:	f7fd fcaf 	bl	400bc8 <__aeabi_dsub>
  40326a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40326c:	460f      	mov	r7, r1
  40326e:	9904      	ldr	r1, [sp, #16]
  403270:	3530      	adds	r5, #48	; 0x30
  403272:	2b01      	cmp	r3, #1
  403274:	700d      	strb	r5, [r1, #0]
  403276:	4606      	mov	r6, r0
  403278:	f101 0501 	add.w	r5, r1, #1
  40327c:	d026      	beq.n	4032cc <_dtoa_r+0xcbc>
  40327e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403280:	9a04      	ldr	r2, [sp, #16]
  403282:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4033c0 <_dtoa_r+0xdb0>
  403286:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40328a:	4413      	add	r3, r2
  40328c:	f04f 0a00 	mov.w	sl, #0
  403290:	4699      	mov	r9, r3
  403292:	4652      	mov	r2, sl
  403294:	465b      	mov	r3, fp
  403296:	4630      	mov	r0, r6
  403298:	4639      	mov	r1, r7
  40329a:	f001 fcb3 	bl	404c04 <__aeabi_dmul>
  40329e:	460f      	mov	r7, r1
  4032a0:	4606      	mov	r6, r0
  4032a2:	f001 ff5f 	bl	405164 <__aeabi_d2iz>
  4032a6:	4680      	mov	r8, r0
  4032a8:	f7fd fddc 	bl	400e64 <__aeabi_i2d>
  4032ac:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4032b0:	4602      	mov	r2, r0
  4032b2:	460b      	mov	r3, r1
  4032b4:	4630      	mov	r0, r6
  4032b6:	4639      	mov	r1, r7
  4032b8:	f7fd fc86 	bl	400bc8 <__aeabi_dsub>
  4032bc:	f805 8b01 	strb.w	r8, [r5], #1
  4032c0:	454d      	cmp	r5, r9
  4032c2:	4606      	mov	r6, r0
  4032c4:	460f      	mov	r7, r1
  4032c6:	d1e4      	bne.n	403292 <_dtoa_r+0xc82>
  4032c8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4032cc:	4b3b      	ldr	r3, [pc, #236]	; (4033bc <_dtoa_r+0xdac>)
  4032ce:	2200      	movs	r2, #0
  4032d0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4032d4:	f7fd fc7a 	bl	400bcc <__adddf3>
  4032d8:	4632      	mov	r2, r6
  4032da:	463b      	mov	r3, r7
  4032dc:	f001 ff04 	bl	4050e8 <__aeabi_dcmplt>
  4032e0:	2800      	cmp	r0, #0
  4032e2:	d046      	beq.n	403372 <_dtoa_r+0xd62>
  4032e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4032e6:	9302      	str	r3, [sp, #8]
  4032e8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4032ec:	f7ff bb43 	b.w	402976 <_dtoa_r+0x366>
  4032f0:	f04f 0800 	mov.w	r8, #0
  4032f4:	4646      	mov	r6, r8
  4032f6:	e6a9      	b.n	40304c <_dtoa_r+0xa3c>
  4032f8:	9b08      	ldr	r3, [sp, #32]
  4032fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032fc:	1a9d      	subs	r5, r3, r2
  4032fe:	2300      	movs	r3, #0
  403300:	f7ff bb71 	b.w	4029e6 <_dtoa_r+0x3d6>
  403304:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403306:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403308:	9d08      	ldr	r5, [sp, #32]
  40330a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40330e:	f7ff bb6a 	b.w	4029e6 <_dtoa_r+0x3d6>
  403312:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403316:	f04f 0a02 	mov.w	sl, #2
  40331a:	e56e      	b.n	402dfa <_dtoa_r+0x7ea>
  40331c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40331e:	2b00      	cmp	r3, #0
  403320:	f43f aeb8 	beq.w	403094 <_dtoa_r+0xa84>
  403324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403326:	2b00      	cmp	r3, #0
  403328:	f77f aede 	ble.w	4030e8 <_dtoa_r+0xad8>
  40332c:	2200      	movs	r2, #0
  40332e:	4b24      	ldr	r3, [pc, #144]	; (4033c0 <_dtoa_r+0xdb0>)
  403330:	4638      	mov	r0, r7
  403332:	4641      	mov	r1, r8
  403334:	f001 fc66 	bl	404c04 <__aeabi_dmul>
  403338:	4607      	mov	r7, r0
  40333a:	4688      	mov	r8, r1
  40333c:	f10a 0001 	add.w	r0, sl, #1
  403340:	f7fd fd90 	bl	400e64 <__aeabi_i2d>
  403344:	463a      	mov	r2, r7
  403346:	4643      	mov	r3, r8
  403348:	f001 fc5c 	bl	404c04 <__aeabi_dmul>
  40334c:	2200      	movs	r2, #0
  40334e:	4b17      	ldr	r3, [pc, #92]	; (4033ac <_dtoa_r+0xd9c>)
  403350:	f7fd fc3c 	bl	400bcc <__adddf3>
  403354:	9a02      	ldr	r2, [sp, #8]
  403356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403358:	9312      	str	r3, [sp, #72]	; 0x48
  40335a:	3a01      	subs	r2, #1
  40335c:	4605      	mov	r5, r0
  40335e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403362:	9215      	str	r2, [sp, #84]	; 0x54
  403364:	e56a      	b.n	402e3c <_dtoa_r+0x82c>
  403366:	2239      	movs	r2, #57	; 0x39
  403368:	46b3      	mov	fp, r6
  40336a:	703a      	strb	r2, [r7, #0]
  40336c:	9e06      	ldr	r6, [sp, #24]
  40336e:	1c7d      	adds	r5, r7, #1
  403370:	e4c0      	b.n	402cf4 <_dtoa_r+0x6e4>
  403372:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403376:	2000      	movs	r0, #0
  403378:	4910      	ldr	r1, [pc, #64]	; (4033bc <_dtoa_r+0xdac>)
  40337a:	f7fd fc25 	bl	400bc8 <__aeabi_dsub>
  40337e:	4632      	mov	r2, r6
  403380:	463b      	mov	r3, r7
  403382:	f001 fecf 	bl	405124 <__aeabi_dcmpgt>
  403386:	b908      	cbnz	r0, 40338c <_dtoa_r+0xd7c>
  403388:	e6ae      	b.n	4030e8 <_dtoa_r+0xad8>
  40338a:	4615      	mov	r5, r2
  40338c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403390:	2b30      	cmp	r3, #48	; 0x30
  403392:	f105 32ff 	add.w	r2, r5, #4294967295
  403396:	d0f8      	beq.n	40338a <_dtoa_r+0xd7a>
  403398:	e5d7      	b.n	402f4a <_dtoa_r+0x93a>
  40339a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40339e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4033a0:	9302      	str	r3, [sp, #8]
  4033a2:	f7ff bae8 	b.w	402976 <_dtoa_r+0x366>
  4033a6:	970c      	str	r7, [sp, #48]	; 0x30
  4033a8:	f7ff bba5 	b.w	402af6 <_dtoa_r+0x4e6>
  4033ac:	401c0000 	.word	0x401c0000
  4033b0:	40140000 	.word	0x40140000
  4033b4:	00405590 	.word	0x00405590
  4033b8:	00405568 	.word	0x00405568
  4033bc:	3fe00000 	.word	0x3fe00000
  4033c0:	40240000 	.word	0x40240000
  4033c4:	2b39      	cmp	r3, #57	; 0x39
  4033c6:	f8cd b018 	str.w	fp, [sp, #24]
  4033ca:	46d0      	mov	r8, sl
  4033cc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4033d0:	469a      	mov	sl, r3
  4033d2:	d0c8      	beq.n	403366 <_dtoa_r+0xd56>
  4033d4:	f1bb 0f00 	cmp.w	fp, #0
  4033d8:	f73f aebf 	bgt.w	40315a <_dtoa_r+0xb4a>
  4033dc:	e6bf      	b.n	40315e <_dtoa_r+0xb4e>
  4033de:	f47f aebe 	bne.w	40315e <_dtoa_r+0xb4e>
  4033e2:	f01a 0f01 	tst.w	sl, #1
  4033e6:	f43f aeba 	beq.w	40315e <_dtoa_r+0xb4e>
  4033ea:	e6b2      	b.n	403152 <_dtoa_r+0xb42>
  4033ec:	f04f 0800 	mov.w	r8, #0
  4033f0:	4646      	mov	r6, r8
  4033f2:	e5e9      	b.n	402fc8 <_dtoa_r+0x9b8>
  4033f4:	4631      	mov	r1, r6
  4033f6:	2300      	movs	r3, #0
  4033f8:	220a      	movs	r2, #10
  4033fa:	4620      	mov	r0, r4
  4033fc:	f000 fc36 	bl	403c6c <__multadd>
  403400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403402:	2b00      	cmp	r3, #0
  403404:	4606      	mov	r6, r0
  403406:	dd0a      	ble.n	40341e <_dtoa_r+0xe0e>
  403408:	930a      	str	r3, [sp, #40]	; 0x28
  40340a:	f7ff bbaa 	b.w	402b62 <_dtoa_r+0x552>
  40340e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403410:	2b02      	cmp	r3, #2
  403412:	dc23      	bgt.n	40345c <_dtoa_r+0xe4c>
  403414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403416:	e43b      	b.n	402c90 <_dtoa_r+0x680>
  403418:	f04f 0a02 	mov.w	sl, #2
  40341c:	e4ed      	b.n	402dfa <_dtoa_r+0x7ea>
  40341e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403420:	2b02      	cmp	r3, #2
  403422:	dc1b      	bgt.n	40345c <_dtoa_r+0xe4c>
  403424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403426:	e7ef      	b.n	403408 <_dtoa_r+0xdf8>
  403428:	2500      	movs	r5, #0
  40342a:	6465      	str	r5, [r4, #68]	; 0x44
  40342c:	4629      	mov	r1, r5
  40342e:	4620      	mov	r0, r4
  403430:	f000 fbec 	bl	403c0c <_Balloc>
  403434:	f04f 33ff 	mov.w	r3, #4294967295
  403438:	930a      	str	r3, [sp, #40]	; 0x28
  40343a:	930f      	str	r3, [sp, #60]	; 0x3c
  40343c:	2301      	movs	r3, #1
  40343e:	9004      	str	r0, [sp, #16]
  403440:	9525      	str	r5, [sp, #148]	; 0x94
  403442:	6420      	str	r0, [r4, #64]	; 0x40
  403444:	930b      	str	r3, [sp, #44]	; 0x2c
  403446:	f7ff b9dd 	b.w	402804 <_dtoa_r+0x1f4>
  40344a:	2501      	movs	r5, #1
  40344c:	f7ff b9a5 	b.w	40279a <_dtoa_r+0x18a>
  403450:	f43f ab69 	beq.w	402b26 <_dtoa_r+0x516>
  403454:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403458:	f7ff bbf9 	b.w	402c4e <_dtoa_r+0x63e>
  40345c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40345e:	930a      	str	r3, [sp, #40]	; 0x28
  403460:	e5e5      	b.n	40302e <_dtoa_r+0xa1e>
  403462:	bf00      	nop

00403464 <__libc_fini_array>:
  403464:	b538      	push	{r3, r4, r5, lr}
  403466:	4c0a      	ldr	r4, [pc, #40]	; (403490 <__libc_fini_array+0x2c>)
  403468:	4d0a      	ldr	r5, [pc, #40]	; (403494 <__libc_fini_array+0x30>)
  40346a:	1b64      	subs	r4, r4, r5
  40346c:	10a4      	asrs	r4, r4, #2
  40346e:	d00a      	beq.n	403486 <__libc_fini_array+0x22>
  403470:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403474:	3b01      	subs	r3, #1
  403476:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40347a:	3c01      	subs	r4, #1
  40347c:	f855 3904 	ldr.w	r3, [r5], #-4
  403480:	4798      	blx	r3
  403482:	2c00      	cmp	r4, #0
  403484:	d1f9      	bne.n	40347a <__libc_fini_array+0x16>
  403486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40348a:	f002 b97f 	b.w	40578c <_fini>
  40348e:	bf00      	nop
  403490:	0040579c 	.word	0x0040579c
  403494:	00405798 	.word	0x00405798

00403498 <_localeconv_r>:
  403498:	4a04      	ldr	r2, [pc, #16]	; (4034ac <_localeconv_r+0x14>)
  40349a:	4b05      	ldr	r3, [pc, #20]	; (4034b0 <_localeconv_r+0x18>)
  40349c:	6812      	ldr	r2, [r2, #0]
  40349e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4034a0:	2800      	cmp	r0, #0
  4034a2:	bf08      	it	eq
  4034a4:	4618      	moveq	r0, r3
  4034a6:	30f0      	adds	r0, #240	; 0xf0
  4034a8:	4770      	bx	lr
  4034aa:	bf00      	nop
  4034ac:	20000010 	.word	0x20000010
  4034b0:	20000854 	.word	0x20000854

004034b4 <__retarget_lock_acquire_recursive>:
  4034b4:	4770      	bx	lr
  4034b6:	bf00      	nop

004034b8 <__retarget_lock_release_recursive>:
  4034b8:	4770      	bx	lr
  4034ba:	bf00      	nop

004034bc <_malloc_r>:
  4034bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034c0:	f101 060b 	add.w	r6, r1, #11
  4034c4:	2e16      	cmp	r6, #22
  4034c6:	b083      	sub	sp, #12
  4034c8:	4605      	mov	r5, r0
  4034ca:	f240 809e 	bls.w	40360a <_malloc_r+0x14e>
  4034ce:	f036 0607 	bics.w	r6, r6, #7
  4034d2:	f100 80bd 	bmi.w	403650 <_malloc_r+0x194>
  4034d6:	42b1      	cmp	r1, r6
  4034d8:	f200 80ba 	bhi.w	403650 <_malloc_r+0x194>
  4034dc:	f000 fb8a 	bl	403bf4 <__malloc_lock>
  4034e0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4034e4:	f0c0 8293 	bcc.w	403a0e <_malloc_r+0x552>
  4034e8:	0a73      	lsrs	r3, r6, #9
  4034ea:	f000 80b8 	beq.w	40365e <_malloc_r+0x1a2>
  4034ee:	2b04      	cmp	r3, #4
  4034f0:	f200 8179 	bhi.w	4037e6 <_malloc_r+0x32a>
  4034f4:	09b3      	lsrs	r3, r6, #6
  4034f6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4034fa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4034fe:	00c3      	lsls	r3, r0, #3
  403500:	4fbf      	ldr	r7, [pc, #764]	; (403800 <_malloc_r+0x344>)
  403502:	443b      	add	r3, r7
  403504:	f1a3 0108 	sub.w	r1, r3, #8
  403508:	685c      	ldr	r4, [r3, #4]
  40350a:	42a1      	cmp	r1, r4
  40350c:	d106      	bne.n	40351c <_malloc_r+0x60>
  40350e:	e00c      	b.n	40352a <_malloc_r+0x6e>
  403510:	2a00      	cmp	r2, #0
  403512:	f280 80aa 	bge.w	40366a <_malloc_r+0x1ae>
  403516:	68e4      	ldr	r4, [r4, #12]
  403518:	42a1      	cmp	r1, r4
  40351a:	d006      	beq.n	40352a <_malloc_r+0x6e>
  40351c:	6863      	ldr	r3, [r4, #4]
  40351e:	f023 0303 	bic.w	r3, r3, #3
  403522:	1b9a      	subs	r2, r3, r6
  403524:	2a0f      	cmp	r2, #15
  403526:	ddf3      	ble.n	403510 <_malloc_r+0x54>
  403528:	4670      	mov	r0, lr
  40352a:	693c      	ldr	r4, [r7, #16]
  40352c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403814 <_malloc_r+0x358>
  403530:	4574      	cmp	r4, lr
  403532:	f000 81ab 	beq.w	40388c <_malloc_r+0x3d0>
  403536:	6863      	ldr	r3, [r4, #4]
  403538:	f023 0303 	bic.w	r3, r3, #3
  40353c:	1b9a      	subs	r2, r3, r6
  40353e:	2a0f      	cmp	r2, #15
  403540:	f300 8190 	bgt.w	403864 <_malloc_r+0x3a8>
  403544:	2a00      	cmp	r2, #0
  403546:	f8c7 e014 	str.w	lr, [r7, #20]
  40354a:	f8c7 e010 	str.w	lr, [r7, #16]
  40354e:	f280 809d 	bge.w	40368c <_malloc_r+0x1d0>
  403552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403556:	f080 8161 	bcs.w	40381c <_malloc_r+0x360>
  40355a:	08db      	lsrs	r3, r3, #3
  40355c:	f103 0c01 	add.w	ip, r3, #1
  403560:	1099      	asrs	r1, r3, #2
  403562:	687a      	ldr	r2, [r7, #4]
  403564:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403568:	f8c4 8008 	str.w	r8, [r4, #8]
  40356c:	2301      	movs	r3, #1
  40356e:	408b      	lsls	r3, r1
  403570:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403574:	4313      	orrs	r3, r2
  403576:	3908      	subs	r1, #8
  403578:	60e1      	str	r1, [r4, #12]
  40357a:	607b      	str	r3, [r7, #4]
  40357c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403580:	f8c8 400c 	str.w	r4, [r8, #12]
  403584:	1082      	asrs	r2, r0, #2
  403586:	2401      	movs	r4, #1
  403588:	4094      	lsls	r4, r2
  40358a:	429c      	cmp	r4, r3
  40358c:	f200 808b 	bhi.w	4036a6 <_malloc_r+0x1ea>
  403590:	421c      	tst	r4, r3
  403592:	d106      	bne.n	4035a2 <_malloc_r+0xe6>
  403594:	f020 0003 	bic.w	r0, r0, #3
  403598:	0064      	lsls	r4, r4, #1
  40359a:	421c      	tst	r4, r3
  40359c:	f100 0004 	add.w	r0, r0, #4
  4035a0:	d0fa      	beq.n	403598 <_malloc_r+0xdc>
  4035a2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4035a6:	46cc      	mov	ip, r9
  4035a8:	4680      	mov	r8, r0
  4035aa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4035ae:	459c      	cmp	ip, r3
  4035b0:	d107      	bne.n	4035c2 <_malloc_r+0x106>
  4035b2:	e16d      	b.n	403890 <_malloc_r+0x3d4>
  4035b4:	2a00      	cmp	r2, #0
  4035b6:	f280 817b 	bge.w	4038b0 <_malloc_r+0x3f4>
  4035ba:	68db      	ldr	r3, [r3, #12]
  4035bc:	459c      	cmp	ip, r3
  4035be:	f000 8167 	beq.w	403890 <_malloc_r+0x3d4>
  4035c2:	6859      	ldr	r1, [r3, #4]
  4035c4:	f021 0103 	bic.w	r1, r1, #3
  4035c8:	1b8a      	subs	r2, r1, r6
  4035ca:	2a0f      	cmp	r2, #15
  4035cc:	ddf2      	ble.n	4035b4 <_malloc_r+0xf8>
  4035ce:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4035d2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4035d6:	9300      	str	r3, [sp, #0]
  4035d8:	199c      	adds	r4, r3, r6
  4035da:	4628      	mov	r0, r5
  4035dc:	f046 0601 	orr.w	r6, r6, #1
  4035e0:	f042 0501 	orr.w	r5, r2, #1
  4035e4:	605e      	str	r6, [r3, #4]
  4035e6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4035ea:	f8cc 8008 	str.w	r8, [ip, #8]
  4035ee:	617c      	str	r4, [r7, #20]
  4035f0:	613c      	str	r4, [r7, #16]
  4035f2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4035f6:	f8c4 e008 	str.w	lr, [r4, #8]
  4035fa:	6065      	str	r5, [r4, #4]
  4035fc:	505a      	str	r2, [r3, r1]
  4035fe:	f000 faff 	bl	403c00 <__malloc_unlock>
  403602:	9b00      	ldr	r3, [sp, #0]
  403604:	f103 0408 	add.w	r4, r3, #8
  403608:	e01e      	b.n	403648 <_malloc_r+0x18c>
  40360a:	2910      	cmp	r1, #16
  40360c:	d820      	bhi.n	403650 <_malloc_r+0x194>
  40360e:	f000 faf1 	bl	403bf4 <__malloc_lock>
  403612:	2610      	movs	r6, #16
  403614:	2318      	movs	r3, #24
  403616:	2002      	movs	r0, #2
  403618:	4f79      	ldr	r7, [pc, #484]	; (403800 <_malloc_r+0x344>)
  40361a:	443b      	add	r3, r7
  40361c:	f1a3 0208 	sub.w	r2, r3, #8
  403620:	685c      	ldr	r4, [r3, #4]
  403622:	4294      	cmp	r4, r2
  403624:	f000 813d 	beq.w	4038a2 <_malloc_r+0x3e6>
  403628:	6863      	ldr	r3, [r4, #4]
  40362a:	68e1      	ldr	r1, [r4, #12]
  40362c:	68a6      	ldr	r6, [r4, #8]
  40362e:	f023 0303 	bic.w	r3, r3, #3
  403632:	4423      	add	r3, r4
  403634:	4628      	mov	r0, r5
  403636:	685a      	ldr	r2, [r3, #4]
  403638:	60f1      	str	r1, [r6, #12]
  40363a:	f042 0201 	orr.w	r2, r2, #1
  40363e:	608e      	str	r6, [r1, #8]
  403640:	605a      	str	r2, [r3, #4]
  403642:	f000 fadd 	bl	403c00 <__malloc_unlock>
  403646:	3408      	adds	r4, #8
  403648:	4620      	mov	r0, r4
  40364a:	b003      	add	sp, #12
  40364c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403650:	2400      	movs	r4, #0
  403652:	230c      	movs	r3, #12
  403654:	4620      	mov	r0, r4
  403656:	602b      	str	r3, [r5, #0]
  403658:	b003      	add	sp, #12
  40365a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40365e:	2040      	movs	r0, #64	; 0x40
  403660:	f44f 7300 	mov.w	r3, #512	; 0x200
  403664:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403668:	e74a      	b.n	403500 <_malloc_r+0x44>
  40366a:	4423      	add	r3, r4
  40366c:	68e1      	ldr	r1, [r4, #12]
  40366e:	685a      	ldr	r2, [r3, #4]
  403670:	68a6      	ldr	r6, [r4, #8]
  403672:	f042 0201 	orr.w	r2, r2, #1
  403676:	60f1      	str	r1, [r6, #12]
  403678:	4628      	mov	r0, r5
  40367a:	608e      	str	r6, [r1, #8]
  40367c:	605a      	str	r2, [r3, #4]
  40367e:	f000 fabf 	bl	403c00 <__malloc_unlock>
  403682:	3408      	adds	r4, #8
  403684:	4620      	mov	r0, r4
  403686:	b003      	add	sp, #12
  403688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40368c:	4423      	add	r3, r4
  40368e:	4628      	mov	r0, r5
  403690:	685a      	ldr	r2, [r3, #4]
  403692:	f042 0201 	orr.w	r2, r2, #1
  403696:	605a      	str	r2, [r3, #4]
  403698:	f000 fab2 	bl	403c00 <__malloc_unlock>
  40369c:	3408      	adds	r4, #8
  40369e:	4620      	mov	r0, r4
  4036a0:	b003      	add	sp, #12
  4036a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036a6:	68bc      	ldr	r4, [r7, #8]
  4036a8:	6863      	ldr	r3, [r4, #4]
  4036aa:	f023 0803 	bic.w	r8, r3, #3
  4036ae:	45b0      	cmp	r8, r6
  4036b0:	d304      	bcc.n	4036bc <_malloc_r+0x200>
  4036b2:	eba8 0306 	sub.w	r3, r8, r6
  4036b6:	2b0f      	cmp	r3, #15
  4036b8:	f300 8085 	bgt.w	4037c6 <_malloc_r+0x30a>
  4036bc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403818 <_malloc_r+0x35c>
  4036c0:	4b50      	ldr	r3, [pc, #320]	; (403804 <_malloc_r+0x348>)
  4036c2:	f8d9 2000 	ldr.w	r2, [r9]
  4036c6:	681b      	ldr	r3, [r3, #0]
  4036c8:	3201      	adds	r2, #1
  4036ca:	4433      	add	r3, r6
  4036cc:	eb04 0a08 	add.w	sl, r4, r8
  4036d0:	f000 8155 	beq.w	40397e <_malloc_r+0x4c2>
  4036d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4036d8:	330f      	adds	r3, #15
  4036da:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4036de:	f02b 0b0f 	bic.w	fp, fp, #15
  4036e2:	4659      	mov	r1, fp
  4036e4:	4628      	mov	r0, r5
  4036e6:	f000 fd8b 	bl	404200 <_sbrk_r>
  4036ea:	1c41      	adds	r1, r0, #1
  4036ec:	4602      	mov	r2, r0
  4036ee:	f000 80fc 	beq.w	4038ea <_malloc_r+0x42e>
  4036f2:	4582      	cmp	sl, r0
  4036f4:	f200 80f7 	bhi.w	4038e6 <_malloc_r+0x42a>
  4036f8:	4b43      	ldr	r3, [pc, #268]	; (403808 <_malloc_r+0x34c>)
  4036fa:	6819      	ldr	r1, [r3, #0]
  4036fc:	4459      	add	r1, fp
  4036fe:	6019      	str	r1, [r3, #0]
  403700:	f000 814d 	beq.w	40399e <_malloc_r+0x4e2>
  403704:	f8d9 0000 	ldr.w	r0, [r9]
  403708:	3001      	adds	r0, #1
  40370a:	bf1b      	ittet	ne
  40370c:	eba2 0a0a 	subne.w	sl, r2, sl
  403710:	4451      	addne	r1, sl
  403712:	f8c9 2000 	streq.w	r2, [r9]
  403716:	6019      	strne	r1, [r3, #0]
  403718:	f012 0107 	ands.w	r1, r2, #7
  40371c:	f000 8115 	beq.w	40394a <_malloc_r+0x48e>
  403720:	f1c1 0008 	rsb	r0, r1, #8
  403724:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403728:	4402      	add	r2, r0
  40372a:	3108      	adds	r1, #8
  40372c:	eb02 090b 	add.w	r9, r2, fp
  403730:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403734:	eba1 0909 	sub.w	r9, r1, r9
  403738:	4649      	mov	r1, r9
  40373a:	4628      	mov	r0, r5
  40373c:	9301      	str	r3, [sp, #4]
  40373e:	9200      	str	r2, [sp, #0]
  403740:	f000 fd5e 	bl	404200 <_sbrk_r>
  403744:	1c43      	adds	r3, r0, #1
  403746:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40374a:	f000 8143 	beq.w	4039d4 <_malloc_r+0x518>
  40374e:	1a80      	subs	r0, r0, r2
  403750:	4448      	add	r0, r9
  403752:	f040 0001 	orr.w	r0, r0, #1
  403756:	6819      	ldr	r1, [r3, #0]
  403758:	60ba      	str	r2, [r7, #8]
  40375a:	4449      	add	r1, r9
  40375c:	42bc      	cmp	r4, r7
  40375e:	6050      	str	r0, [r2, #4]
  403760:	6019      	str	r1, [r3, #0]
  403762:	d017      	beq.n	403794 <_malloc_r+0x2d8>
  403764:	f1b8 0f0f 	cmp.w	r8, #15
  403768:	f240 80fb 	bls.w	403962 <_malloc_r+0x4a6>
  40376c:	6860      	ldr	r0, [r4, #4]
  40376e:	f1a8 020c 	sub.w	r2, r8, #12
  403772:	f022 0207 	bic.w	r2, r2, #7
  403776:	eb04 0e02 	add.w	lr, r4, r2
  40377a:	f000 0001 	and.w	r0, r0, #1
  40377e:	f04f 0c05 	mov.w	ip, #5
  403782:	4310      	orrs	r0, r2
  403784:	2a0f      	cmp	r2, #15
  403786:	6060      	str	r0, [r4, #4]
  403788:	f8ce c004 	str.w	ip, [lr, #4]
  40378c:	f8ce c008 	str.w	ip, [lr, #8]
  403790:	f200 8117 	bhi.w	4039c2 <_malloc_r+0x506>
  403794:	4b1d      	ldr	r3, [pc, #116]	; (40380c <_malloc_r+0x350>)
  403796:	68bc      	ldr	r4, [r7, #8]
  403798:	681a      	ldr	r2, [r3, #0]
  40379a:	4291      	cmp	r1, r2
  40379c:	bf88      	it	hi
  40379e:	6019      	strhi	r1, [r3, #0]
  4037a0:	4b1b      	ldr	r3, [pc, #108]	; (403810 <_malloc_r+0x354>)
  4037a2:	681a      	ldr	r2, [r3, #0]
  4037a4:	4291      	cmp	r1, r2
  4037a6:	6862      	ldr	r2, [r4, #4]
  4037a8:	bf88      	it	hi
  4037aa:	6019      	strhi	r1, [r3, #0]
  4037ac:	f022 0203 	bic.w	r2, r2, #3
  4037b0:	4296      	cmp	r6, r2
  4037b2:	eba2 0306 	sub.w	r3, r2, r6
  4037b6:	d801      	bhi.n	4037bc <_malloc_r+0x300>
  4037b8:	2b0f      	cmp	r3, #15
  4037ba:	dc04      	bgt.n	4037c6 <_malloc_r+0x30a>
  4037bc:	4628      	mov	r0, r5
  4037be:	f000 fa1f 	bl	403c00 <__malloc_unlock>
  4037c2:	2400      	movs	r4, #0
  4037c4:	e740      	b.n	403648 <_malloc_r+0x18c>
  4037c6:	19a2      	adds	r2, r4, r6
  4037c8:	f043 0301 	orr.w	r3, r3, #1
  4037cc:	f046 0601 	orr.w	r6, r6, #1
  4037d0:	6066      	str	r6, [r4, #4]
  4037d2:	4628      	mov	r0, r5
  4037d4:	60ba      	str	r2, [r7, #8]
  4037d6:	6053      	str	r3, [r2, #4]
  4037d8:	f000 fa12 	bl	403c00 <__malloc_unlock>
  4037dc:	3408      	adds	r4, #8
  4037de:	4620      	mov	r0, r4
  4037e0:	b003      	add	sp, #12
  4037e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037e6:	2b14      	cmp	r3, #20
  4037e8:	d971      	bls.n	4038ce <_malloc_r+0x412>
  4037ea:	2b54      	cmp	r3, #84	; 0x54
  4037ec:	f200 80a3 	bhi.w	403936 <_malloc_r+0x47a>
  4037f0:	0b33      	lsrs	r3, r6, #12
  4037f2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4037f6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4037fa:	00c3      	lsls	r3, r0, #3
  4037fc:	e680      	b.n	403500 <_malloc_r+0x44>
  4037fe:	bf00      	nop
  403800:	20000444 	.word	0x20000444
  403804:	20000a84 	.word	0x20000a84
  403808:	20000a54 	.word	0x20000a54
  40380c:	20000a7c 	.word	0x20000a7c
  403810:	20000a80 	.word	0x20000a80
  403814:	2000044c 	.word	0x2000044c
  403818:	2000084c 	.word	0x2000084c
  40381c:	0a5a      	lsrs	r2, r3, #9
  40381e:	2a04      	cmp	r2, #4
  403820:	d95b      	bls.n	4038da <_malloc_r+0x41e>
  403822:	2a14      	cmp	r2, #20
  403824:	f200 80ae 	bhi.w	403984 <_malloc_r+0x4c8>
  403828:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40382c:	00c9      	lsls	r1, r1, #3
  40382e:	325b      	adds	r2, #91	; 0x5b
  403830:	eb07 0c01 	add.w	ip, r7, r1
  403834:	5879      	ldr	r1, [r7, r1]
  403836:	f1ac 0c08 	sub.w	ip, ip, #8
  40383a:	458c      	cmp	ip, r1
  40383c:	f000 8088 	beq.w	403950 <_malloc_r+0x494>
  403840:	684a      	ldr	r2, [r1, #4]
  403842:	f022 0203 	bic.w	r2, r2, #3
  403846:	4293      	cmp	r3, r2
  403848:	d273      	bcs.n	403932 <_malloc_r+0x476>
  40384a:	6889      	ldr	r1, [r1, #8]
  40384c:	458c      	cmp	ip, r1
  40384e:	d1f7      	bne.n	403840 <_malloc_r+0x384>
  403850:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403854:	687b      	ldr	r3, [r7, #4]
  403856:	60e2      	str	r2, [r4, #12]
  403858:	f8c4 c008 	str.w	ip, [r4, #8]
  40385c:	6094      	str	r4, [r2, #8]
  40385e:	f8cc 400c 	str.w	r4, [ip, #12]
  403862:	e68f      	b.n	403584 <_malloc_r+0xc8>
  403864:	19a1      	adds	r1, r4, r6
  403866:	f046 0c01 	orr.w	ip, r6, #1
  40386a:	f042 0601 	orr.w	r6, r2, #1
  40386e:	f8c4 c004 	str.w	ip, [r4, #4]
  403872:	4628      	mov	r0, r5
  403874:	6179      	str	r1, [r7, #20]
  403876:	6139      	str	r1, [r7, #16]
  403878:	f8c1 e00c 	str.w	lr, [r1, #12]
  40387c:	f8c1 e008 	str.w	lr, [r1, #8]
  403880:	604e      	str	r6, [r1, #4]
  403882:	50e2      	str	r2, [r4, r3]
  403884:	f000 f9bc 	bl	403c00 <__malloc_unlock>
  403888:	3408      	adds	r4, #8
  40388a:	e6dd      	b.n	403648 <_malloc_r+0x18c>
  40388c:	687b      	ldr	r3, [r7, #4]
  40388e:	e679      	b.n	403584 <_malloc_r+0xc8>
  403890:	f108 0801 	add.w	r8, r8, #1
  403894:	f018 0f03 	tst.w	r8, #3
  403898:	f10c 0c08 	add.w	ip, ip, #8
  40389c:	f47f ae85 	bne.w	4035aa <_malloc_r+0xee>
  4038a0:	e02d      	b.n	4038fe <_malloc_r+0x442>
  4038a2:	68dc      	ldr	r4, [r3, #12]
  4038a4:	42a3      	cmp	r3, r4
  4038a6:	bf08      	it	eq
  4038a8:	3002      	addeq	r0, #2
  4038aa:	f43f ae3e 	beq.w	40352a <_malloc_r+0x6e>
  4038ae:	e6bb      	b.n	403628 <_malloc_r+0x16c>
  4038b0:	4419      	add	r1, r3
  4038b2:	461c      	mov	r4, r3
  4038b4:	684a      	ldr	r2, [r1, #4]
  4038b6:	68db      	ldr	r3, [r3, #12]
  4038b8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4038bc:	f042 0201 	orr.w	r2, r2, #1
  4038c0:	604a      	str	r2, [r1, #4]
  4038c2:	4628      	mov	r0, r5
  4038c4:	60f3      	str	r3, [r6, #12]
  4038c6:	609e      	str	r6, [r3, #8]
  4038c8:	f000 f99a 	bl	403c00 <__malloc_unlock>
  4038cc:	e6bc      	b.n	403648 <_malloc_r+0x18c>
  4038ce:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4038d2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4038d6:	00c3      	lsls	r3, r0, #3
  4038d8:	e612      	b.n	403500 <_malloc_r+0x44>
  4038da:	099a      	lsrs	r2, r3, #6
  4038dc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4038e0:	00c9      	lsls	r1, r1, #3
  4038e2:	3238      	adds	r2, #56	; 0x38
  4038e4:	e7a4      	b.n	403830 <_malloc_r+0x374>
  4038e6:	42bc      	cmp	r4, r7
  4038e8:	d054      	beq.n	403994 <_malloc_r+0x4d8>
  4038ea:	68bc      	ldr	r4, [r7, #8]
  4038ec:	6862      	ldr	r2, [r4, #4]
  4038ee:	f022 0203 	bic.w	r2, r2, #3
  4038f2:	e75d      	b.n	4037b0 <_malloc_r+0x2f4>
  4038f4:	f859 3908 	ldr.w	r3, [r9], #-8
  4038f8:	4599      	cmp	r9, r3
  4038fa:	f040 8086 	bne.w	403a0a <_malloc_r+0x54e>
  4038fe:	f010 0f03 	tst.w	r0, #3
  403902:	f100 30ff 	add.w	r0, r0, #4294967295
  403906:	d1f5      	bne.n	4038f4 <_malloc_r+0x438>
  403908:	687b      	ldr	r3, [r7, #4]
  40390a:	ea23 0304 	bic.w	r3, r3, r4
  40390e:	607b      	str	r3, [r7, #4]
  403910:	0064      	lsls	r4, r4, #1
  403912:	429c      	cmp	r4, r3
  403914:	f63f aec7 	bhi.w	4036a6 <_malloc_r+0x1ea>
  403918:	2c00      	cmp	r4, #0
  40391a:	f43f aec4 	beq.w	4036a6 <_malloc_r+0x1ea>
  40391e:	421c      	tst	r4, r3
  403920:	4640      	mov	r0, r8
  403922:	f47f ae3e 	bne.w	4035a2 <_malloc_r+0xe6>
  403926:	0064      	lsls	r4, r4, #1
  403928:	421c      	tst	r4, r3
  40392a:	f100 0004 	add.w	r0, r0, #4
  40392e:	d0fa      	beq.n	403926 <_malloc_r+0x46a>
  403930:	e637      	b.n	4035a2 <_malloc_r+0xe6>
  403932:	468c      	mov	ip, r1
  403934:	e78c      	b.n	403850 <_malloc_r+0x394>
  403936:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40393a:	d815      	bhi.n	403968 <_malloc_r+0x4ac>
  40393c:	0bf3      	lsrs	r3, r6, #15
  40393e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403942:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403946:	00c3      	lsls	r3, r0, #3
  403948:	e5da      	b.n	403500 <_malloc_r+0x44>
  40394a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40394e:	e6ed      	b.n	40372c <_malloc_r+0x270>
  403950:	687b      	ldr	r3, [r7, #4]
  403952:	1092      	asrs	r2, r2, #2
  403954:	2101      	movs	r1, #1
  403956:	fa01 f202 	lsl.w	r2, r1, r2
  40395a:	4313      	orrs	r3, r2
  40395c:	607b      	str	r3, [r7, #4]
  40395e:	4662      	mov	r2, ip
  403960:	e779      	b.n	403856 <_malloc_r+0x39a>
  403962:	2301      	movs	r3, #1
  403964:	6053      	str	r3, [r2, #4]
  403966:	e729      	b.n	4037bc <_malloc_r+0x300>
  403968:	f240 5254 	movw	r2, #1364	; 0x554
  40396c:	4293      	cmp	r3, r2
  40396e:	d822      	bhi.n	4039b6 <_malloc_r+0x4fa>
  403970:	0cb3      	lsrs	r3, r6, #18
  403972:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403976:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40397a:	00c3      	lsls	r3, r0, #3
  40397c:	e5c0      	b.n	403500 <_malloc_r+0x44>
  40397e:	f103 0b10 	add.w	fp, r3, #16
  403982:	e6ae      	b.n	4036e2 <_malloc_r+0x226>
  403984:	2a54      	cmp	r2, #84	; 0x54
  403986:	d829      	bhi.n	4039dc <_malloc_r+0x520>
  403988:	0b1a      	lsrs	r2, r3, #12
  40398a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40398e:	00c9      	lsls	r1, r1, #3
  403990:	326e      	adds	r2, #110	; 0x6e
  403992:	e74d      	b.n	403830 <_malloc_r+0x374>
  403994:	4b20      	ldr	r3, [pc, #128]	; (403a18 <_malloc_r+0x55c>)
  403996:	6819      	ldr	r1, [r3, #0]
  403998:	4459      	add	r1, fp
  40399a:	6019      	str	r1, [r3, #0]
  40399c:	e6b2      	b.n	403704 <_malloc_r+0x248>
  40399e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4039a2:	2800      	cmp	r0, #0
  4039a4:	f47f aeae 	bne.w	403704 <_malloc_r+0x248>
  4039a8:	eb08 030b 	add.w	r3, r8, fp
  4039ac:	68ba      	ldr	r2, [r7, #8]
  4039ae:	f043 0301 	orr.w	r3, r3, #1
  4039b2:	6053      	str	r3, [r2, #4]
  4039b4:	e6ee      	b.n	403794 <_malloc_r+0x2d8>
  4039b6:	207f      	movs	r0, #127	; 0x7f
  4039b8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4039bc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4039c0:	e59e      	b.n	403500 <_malloc_r+0x44>
  4039c2:	f104 0108 	add.w	r1, r4, #8
  4039c6:	4628      	mov	r0, r5
  4039c8:	9300      	str	r3, [sp, #0]
  4039ca:	f000 fe07 	bl	4045dc <_free_r>
  4039ce:	9b00      	ldr	r3, [sp, #0]
  4039d0:	6819      	ldr	r1, [r3, #0]
  4039d2:	e6df      	b.n	403794 <_malloc_r+0x2d8>
  4039d4:	2001      	movs	r0, #1
  4039d6:	f04f 0900 	mov.w	r9, #0
  4039da:	e6bc      	b.n	403756 <_malloc_r+0x29a>
  4039dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4039e0:	d805      	bhi.n	4039ee <_malloc_r+0x532>
  4039e2:	0bda      	lsrs	r2, r3, #15
  4039e4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4039e8:	00c9      	lsls	r1, r1, #3
  4039ea:	3277      	adds	r2, #119	; 0x77
  4039ec:	e720      	b.n	403830 <_malloc_r+0x374>
  4039ee:	f240 5154 	movw	r1, #1364	; 0x554
  4039f2:	428a      	cmp	r2, r1
  4039f4:	d805      	bhi.n	403a02 <_malloc_r+0x546>
  4039f6:	0c9a      	lsrs	r2, r3, #18
  4039f8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4039fc:	00c9      	lsls	r1, r1, #3
  4039fe:	327c      	adds	r2, #124	; 0x7c
  403a00:	e716      	b.n	403830 <_malloc_r+0x374>
  403a02:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403a06:	227e      	movs	r2, #126	; 0x7e
  403a08:	e712      	b.n	403830 <_malloc_r+0x374>
  403a0a:	687b      	ldr	r3, [r7, #4]
  403a0c:	e780      	b.n	403910 <_malloc_r+0x454>
  403a0e:	08f0      	lsrs	r0, r6, #3
  403a10:	f106 0308 	add.w	r3, r6, #8
  403a14:	e600      	b.n	403618 <_malloc_r+0x15c>
  403a16:	bf00      	nop
  403a18:	20000a54 	.word	0x20000a54
  403a1c:	00000000 	.word	0x00000000

00403a20 <memchr>:
  403a20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403a24:	2a10      	cmp	r2, #16
  403a26:	db2b      	blt.n	403a80 <memchr+0x60>
  403a28:	f010 0f07 	tst.w	r0, #7
  403a2c:	d008      	beq.n	403a40 <memchr+0x20>
  403a2e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403a32:	3a01      	subs	r2, #1
  403a34:	428b      	cmp	r3, r1
  403a36:	d02d      	beq.n	403a94 <memchr+0x74>
  403a38:	f010 0f07 	tst.w	r0, #7
  403a3c:	b342      	cbz	r2, 403a90 <memchr+0x70>
  403a3e:	d1f6      	bne.n	403a2e <memchr+0xe>
  403a40:	b4f0      	push	{r4, r5, r6, r7}
  403a42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403a46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403a4a:	f022 0407 	bic.w	r4, r2, #7
  403a4e:	f07f 0700 	mvns.w	r7, #0
  403a52:	2300      	movs	r3, #0
  403a54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403a58:	3c08      	subs	r4, #8
  403a5a:	ea85 0501 	eor.w	r5, r5, r1
  403a5e:	ea86 0601 	eor.w	r6, r6, r1
  403a62:	fa85 f547 	uadd8	r5, r5, r7
  403a66:	faa3 f587 	sel	r5, r3, r7
  403a6a:	fa86 f647 	uadd8	r6, r6, r7
  403a6e:	faa5 f687 	sel	r6, r5, r7
  403a72:	b98e      	cbnz	r6, 403a98 <memchr+0x78>
  403a74:	d1ee      	bne.n	403a54 <memchr+0x34>
  403a76:	bcf0      	pop	{r4, r5, r6, r7}
  403a78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403a7c:	f002 0207 	and.w	r2, r2, #7
  403a80:	b132      	cbz	r2, 403a90 <memchr+0x70>
  403a82:	f810 3b01 	ldrb.w	r3, [r0], #1
  403a86:	3a01      	subs	r2, #1
  403a88:	ea83 0301 	eor.w	r3, r3, r1
  403a8c:	b113      	cbz	r3, 403a94 <memchr+0x74>
  403a8e:	d1f8      	bne.n	403a82 <memchr+0x62>
  403a90:	2000      	movs	r0, #0
  403a92:	4770      	bx	lr
  403a94:	3801      	subs	r0, #1
  403a96:	4770      	bx	lr
  403a98:	2d00      	cmp	r5, #0
  403a9a:	bf06      	itte	eq
  403a9c:	4635      	moveq	r5, r6
  403a9e:	3803      	subeq	r0, #3
  403aa0:	3807      	subne	r0, #7
  403aa2:	f015 0f01 	tst.w	r5, #1
  403aa6:	d107      	bne.n	403ab8 <memchr+0x98>
  403aa8:	3001      	adds	r0, #1
  403aaa:	f415 7f80 	tst.w	r5, #256	; 0x100
  403aae:	bf02      	ittt	eq
  403ab0:	3001      	addeq	r0, #1
  403ab2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403ab6:	3001      	addeq	r0, #1
  403ab8:	bcf0      	pop	{r4, r5, r6, r7}
  403aba:	3801      	subs	r0, #1
  403abc:	4770      	bx	lr
  403abe:	bf00      	nop

00403ac0 <memcpy>:
  403ac0:	4684      	mov	ip, r0
  403ac2:	ea41 0300 	orr.w	r3, r1, r0
  403ac6:	f013 0303 	ands.w	r3, r3, #3
  403aca:	d16d      	bne.n	403ba8 <memcpy+0xe8>
  403acc:	3a40      	subs	r2, #64	; 0x40
  403ace:	d341      	bcc.n	403b54 <memcpy+0x94>
  403ad0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ad4:	f840 3b04 	str.w	r3, [r0], #4
  403ad8:	f851 3b04 	ldr.w	r3, [r1], #4
  403adc:	f840 3b04 	str.w	r3, [r0], #4
  403ae0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ae4:	f840 3b04 	str.w	r3, [r0], #4
  403ae8:	f851 3b04 	ldr.w	r3, [r1], #4
  403aec:	f840 3b04 	str.w	r3, [r0], #4
  403af0:	f851 3b04 	ldr.w	r3, [r1], #4
  403af4:	f840 3b04 	str.w	r3, [r0], #4
  403af8:	f851 3b04 	ldr.w	r3, [r1], #4
  403afc:	f840 3b04 	str.w	r3, [r0], #4
  403b00:	f851 3b04 	ldr.w	r3, [r1], #4
  403b04:	f840 3b04 	str.w	r3, [r0], #4
  403b08:	f851 3b04 	ldr.w	r3, [r1], #4
  403b0c:	f840 3b04 	str.w	r3, [r0], #4
  403b10:	f851 3b04 	ldr.w	r3, [r1], #4
  403b14:	f840 3b04 	str.w	r3, [r0], #4
  403b18:	f851 3b04 	ldr.w	r3, [r1], #4
  403b1c:	f840 3b04 	str.w	r3, [r0], #4
  403b20:	f851 3b04 	ldr.w	r3, [r1], #4
  403b24:	f840 3b04 	str.w	r3, [r0], #4
  403b28:	f851 3b04 	ldr.w	r3, [r1], #4
  403b2c:	f840 3b04 	str.w	r3, [r0], #4
  403b30:	f851 3b04 	ldr.w	r3, [r1], #4
  403b34:	f840 3b04 	str.w	r3, [r0], #4
  403b38:	f851 3b04 	ldr.w	r3, [r1], #4
  403b3c:	f840 3b04 	str.w	r3, [r0], #4
  403b40:	f851 3b04 	ldr.w	r3, [r1], #4
  403b44:	f840 3b04 	str.w	r3, [r0], #4
  403b48:	f851 3b04 	ldr.w	r3, [r1], #4
  403b4c:	f840 3b04 	str.w	r3, [r0], #4
  403b50:	3a40      	subs	r2, #64	; 0x40
  403b52:	d2bd      	bcs.n	403ad0 <memcpy+0x10>
  403b54:	3230      	adds	r2, #48	; 0x30
  403b56:	d311      	bcc.n	403b7c <memcpy+0xbc>
  403b58:	f851 3b04 	ldr.w	r3, [r1], #4
  403b5c:	f840 3b04 	str.w	r3, [r0], #4
  403b60:	f851 3b04 	ldr.w	r3, [r1], #4
  403b64:	f840 3b04 	str.w	r3, [r0], #4
  403b68:	f851 3b04 	ldr.w	r3, [r1], #4
  403b6c:	f840 3b04 	str.w	r3, [r0], #4
  403b70:	f851 3b04 	ldr.w	r3, [r1], #4
  403b74:	f840 3b04 	str.w	r3, [r0], #4
  403b78:	3a10      	subs	r2, #16
  403b7a:	d2ed      	bcs.n	403b58 <memcpy+0x98>
  403b7c:	320c      	adds	r2, #12
  403b7e:	d305      	bcc.n	403b8c <memcpy+0xcc>
  403b80:	f851 3b04 	ldr.w	r3, [r1], #4
  403b84:	f840 3b04 	str.w	r3, [r0], #4
  403b88:	3a04      	subs	r2, #4
  403b8a:	d2f9      	bcs.n	403b80 <memcpy+0xc0>
  403b8c:	3204      	adds	r2, #4
  403b8e:	d008      	beq.n	403ba2 <memcpy+0xe2>
  403b90:	07d2      	lsls	r2, r2, #31
  403b92:	bf1c      	itt	ne
  403b94:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403b98:	f800 3b01 	strbne.w	r3, [r0], #1
  403b9c:	d301      	bcc.n	403ba2 <memcpy+0xe2>
  403b9e:	880b      	ldrh	r3, [r1, #0]
  403ba0:	8003      	strh	r3, [r0, #0]
  403ba2:	4660      	mov	r0, ip
  403ba4:	4770      	bx	lr
  403ba6:	bf00      	nop
  403ba8:	2a08      	cmp	r2, #8
  403baa:	d313      	bcc.n	403bd4 <memcpy+0x114>
  403bac:	078b      	lsls	r3, r1, #30
  403bae:	d08d      	beq.n	403acc <memcpy+0xc>
  403bb0:	f010 0303 	ands.w	r3, r0, #3
  403bb4:	d08a      	beq.n	403acc <memcpy+0xc>
  403bb6:	f1c3 0304 	rsb	r3, r3, #4
  403bba:	1ad2      	subs	r2, r2, r3
  403bbc:	07db      	lsls	r3, r3, #31
  403bbe:	bf1c      	itt	ne
  403bc0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403bc4:	f800 3b01 	strbne.w	r3, [r0], #1
  403bc8:	d380      	bcc.n	403acc <memcpy+0xc>
  403bca:	f831 3b02 	ldrh.w	r3, [r1], #2
  403bce:	f820 3b02 	strh.w	r3, [r0], #2
  403bd2:	e77b      	b.n	403acc <memcpy+0xc>
  403bd4:	3a04      	subs	r2, #4
  403bd6:	d3d9      	bcc.n	403b8c <memcpy+0xcc>
  403bd8:	3a01      	subs	r2, #1
  403bda:	f811 3b01 	ldrb.w	r3, [r1], #1
  403bde:	f800 3b01 	strb.w	r3, [r0], #1
  403be2:	d2f9      	bcs.n	403bd8 <memcpy+0x118>
  403be4:	780b      	ldrb	r3, [r1, #0]
  403be6:	7003      	strb	r3, [r0, #0]
  403be8:	784b      	ldrb	r3, [r1, #1]
  403bea:	7043      	strb	r3, [r0, #1]
  403bec:	788b      	ldrb	r3, [r1, #2]
  403bee:	7083      	strb	r3, [r0, #2]
  403bf0:	4660      	mov	r0, ip
  403bf2:	4770      	bx	lr

00403bf4 <__malloc_lock>:
  403bf4:	4801      	ldr	r0, [pc, #4]	; (403bfc <__malloc_lock+0x8>)
  403bf6:	f7ff bc5d 	b.w	4034b4 <__retarget_lock_acquire_recursive>
  403bfa:	bf00      	nop
  403bfc:	20000a9c 	.word	0x20000a9c

00403c00 <__malloc_unlock>:
  403c00:	4801      	ldr	r0, [pc, #4]	; (403c08 <__malloc_unlock+0x8>)
  403c02:	f7ff bc59 	b.w	4034b8 <__retarget_lock_release_recursive>
  403c06:	bf00      	nop
  403c08:	20000a9c 	.word	0x20000a9c

00403c0c <_Balloc>:
  403c0c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403c0e:	b570      	push	{r4, r5, r6, lr}
  403c10:	4605      	mov	r5, r0
  403c12:	460c      	mov	r4, r1
  403c14:	b14b      	cbz	r3, 403c2a <_Balloc+0x1e>
  403c16:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  403c1a:	b180      	cbz	r0, 403c3e <_Balloc+0x32>
  403c1c:	6802      	ldr	r2, [r0, #0]
  403c1e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  403c22:	2300      	movs	r3, #0
  403c24:	6103      	str	r3, [r0, #16]
  403c26:	60c3      	str	r3, [r0, #12]
  403c28:	bd70      	pop	{r4, r5, r6, pc}
  403c2a:	2221      	movs	r2, #33	; 0x21
  403c2c:	2104      	movs	r1, #4
  403c2e:	f000 fc55 	bl	4044dc <_calloc_r>
  403c32:	64e8      	str	r0, [r5, #76]	; 0x4c
  403c34:	4603      	mov	r3, r0
  403c36:	2800      	cmp	r0, #0
  403c38:	d1ed      	bne.n	403c16 <_Balloc+0xa>
  403c3a:	2000      	movs	r0, #0
  403c3c:	bd70      	pop	{r4, r5, r6, pc}
  403c3e:	2101      	movs	r1, #1
  403c40:	fa01 f604 	lsl.w	r6, r1, r4
  403c44:	1d72      	adds	r2, r6, #5
  403c46:	4628      	mov	r0, r5
  403c48:	0092      	lsls	r2, r2, #2
  403c4a:	f000 fc47 	bl	4044dc <_calloc_r>
  403c4e:	2800      	cmp	r0, #0
  403c50:	d0f3      	beq.n	403c3a <_Balloc+0x2e>
  403c52:	6044      	str	r4, [r0, #4]
  403c54:	6086      	str	r6, [r0, #8]
  403c56:	e7e4      	b.n	403c22 <_Balloc+0x16>

00403c58 <_Bfree>:
  403c58:	b131      	cbz	r1, 403c68 <_Bfree+0x10>
  403c5a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  403c5c:	684a      	ldr	r2, [r1, #4]
  403c5e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  403c62:	6008      	str	r0, [r1, #0]
  403c64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403c68:	4770      	bx	lr
  403c6a:	bf00      	nop

00403c6c <__multadd>:
  403c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
  403c6e:	690c      	ldr	r4, [r1, #16]
  403c70:	b083      	sub	sp, #12
  403c72:	460d      	mov	r5, r1
  403c74:	4606      	mov	r6, r0
  403c76:	f101 0e14 	add.w	lr, r1, #20
  403c7a:	2700      	movs	r7, #0
  403c7c:	f8de 0000 	ldr.w	r0, [lr]
  403c80:	b281      	uxth	r1, r0
  403c82:	fb02 3301 	mla	r3, r2, r1, r3
  403c86:	0c01      	lsrs	r1, r0, #16
  403c88:	0c18      	lsrs	r0, r3, #16
  403c8a:	fb02 0101 	mla	r1, r2, r1, r0
  403c8e:	b29b      	uxth	r3, r3
  403c90:	3701      	adds	r7, #1
  403c92:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  403c96:	42bc      	cmp	r4, r7
  403c98:	f84e 3b04 	str.w	r3, [lr], #4
  403c9c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  403ca0:	dcec      	bgt.n	403c7c <__multadd+0x10>
  403ca2:	b13b      	cbz	r3, 403cb4 <__multadd+0x48>
  403ca4:	68aa      	ldr	r2, [r5, #8]
  403ca6:	4294      	cmp	r4, r2
  403ca8:	da07      	bge.n	403cba <__multadd+0x4e>
  403caa:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  403cae:	3401      	adds	r4, #1
  403cb0:	6153      	str	r3, [r2, #20]
  403cb2:	612c      	str	r4, [r5, #16]
  403cb4:	4628      	mov	r0, r5
  403cb6:	b003      	add	sp, #12
  403cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403cba:	6869      	ldr	r1, [r5, #4]
  403cbc:	9301      	str	r3, [sp, #4]
  403cbe:	3101      	adds	r1, #1
  403cc0:	4630      	mov	r0, r6
  403cc2:	f7ff ffa3 	bl	403c0c <_Balloc>
  403cc6:	692a      	ldr	r2, [r5, #16]
  403cc8:	3202      	adds	r2, #2
  403cca:	f105 010c 	add.w	r1, r5, #12
  403cce:	4607      	mov	r7, r0
  403cd0:	0092      	lsls	r2, r2, #2
  403cd2:	300c      	adds	r0, #12
  403cd4:	f7ff fef4 	bl	403ac0 <memcpy>
  403cd8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  403cda:	6869      	ldr	r1, [r5, #4]
  403cdc:	9b01      	ldr	r3, [sp, #4]
  403cde:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  403ce2:	6028      	str	r0, [r5, #0]
  403ce4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  403ce8:	463d      	mov	r5, r7
  403cea:	e7de      	b.n	403caa <__multadd+0x3e>

00403cec <__hi0bits>:
  403cec:	0c02      	lsrs	r2, r0, #16
  403cee:	0412      	lsls	r2, r2, #16
  403cf0:	4603      	mov	r3, r0
  403cf2:	b9b2      	cbnz	r2, 403d22 <__hi0bits+0x36>
  403cf4:	0403      	lsls	r3, r0, #16
  403cf6:	2010      	movs	r0, #16
  403cf8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  403cfc:	bf04      	itt	eq
  403cfe:	021b      	lsleq	r3, r3, #8
  403d00:	3008      	addeq	r0, #8
  403d02:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  403d06:	bf04      	itt	eq
  403d08:	011b      	lsleq	r3, r3, #4
  403d0a:	3004      	addeq	r0, #4
  403d0c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  403d10:	bf04      	itt	eq
  403d12:	009b      	lsleq	r3, r3, #2
  403d14:	3002      	addeq	r0, #2
  403d16:	2b00      	cmp	r3, #0
  403d18:	db02      	blt.n	403d20 <__hi0bits+0x34>
  403d1a:	005b      	lsls	r3, r3, #1
  403d1c:	d403      	bmi.n	403d26 <__hi0bits+0x3a>
  403d1e:	2020      	movs	r0, #32
  403d20:	4770      	bx	lr
  403d22:	2000      	movs	r0, #0
  403d24:	e7e8      	b.n	403cf8 <__hi0bits+0xc>
  403d26:	3001      	adds	r0, #1
  403d28:	4770      	bx	lr
  403d2a:	bf00      	nop

00403d2c <__lo0bits>:
  403d2c:	6803      	ldr	r3, [r0, #0]
  403d2e:	f013 0207 	ands.w	r2, r3, #7
  403d32:	4601      	mov	r1, r0
  403d34:	d007      	beq.n	403d46 <__lo0bits+0x1a>
  403d36:	07da      	lsls	r2, r3, #31
  403d38:	d421      	bmi.n	403d7e <__lo0bits+0x52>
  403d3a:	0798      	lsls	r0, r3, #30
  403d3c:	d421      	bmi.n	403d82 <__lo0bits+0x56>
  403d3e:	089b      	lsrs	r3, r3, #2
  403d40:	600b      	str	r3, [r1, #0]
  403d42:	2002      	movs	r0, #2
  403d44:	4770      	bx	lr
  403d46:	b298      	uxth	r0, r3
  403d48:	b198      	cbz	r0, 403d72 <__lo0bits+0x46>
  403d4a:	4610      	mov	r0, r2
  403d4c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403d50:	bf04      	itt	eq
  403d52:	0a1b      	lsreq	r3, r3, #8
  403d54:	3008      	addeq	r0, #8
  403d56:	071a      	lsls	r2, r3, #28
  403d58:	bf04      	itt	eq
  403d5a:	091b      	lsreq	r3, r3, #4
  403d5c:	3004      	addeq	r0, #4
  403d5e:	079a      	lsls	r2, r3, #30
  403d60:	bf04      	itt	eq
  403d62:	089b      	lsreq	r3, r3, #2
  403d64:	3002      	addeq	r0, #2
  403d66:	07da      	lsls	r2, r3, #31
  403d68:	d407      	bmi.n	403d7a <__lo0bits+0x4e>
  403d6a:	085b      	lsrs	r3, r3, #1
  403d6c:	d104      	bne.n	403d78 <__lo0bits+0x4c>
  403d6e:	2020      	movs	r0, #32
  403d70:	4770      	bx	lr
  403d72:	0c1b      	lsrs	r3, r3, #16
  403d74:	2010      	movs	r0, #16
  403d76:	e7e9      	b.n	403d4c <__lo0bits+0x20>
  403d78:	3001      	adds	r0, #1
  403d7a:	600b      	str	r3, [r1, #0]
  403d7c:	4770      	bx	lr
  403d7e:	2000      	movs	r0, #0
  403d80:	4770      	bx	lr
  403d82:	085b      	lsrs	r3, r3, #1
  403d84:	600b      	str	r3, [r1, #0]
  403d86:	2001      	movs	r0, #1
  403d88:	4770      	bx	lr
  403d8a:	bf00      	nop

00403d8c <__i2b>:
  403d8c:	b510      	push	{r4, lr}
  403d8e:	460c      	mov	r4, r1
  403d90:	2101      	movs	r1, #1
  403d92:	f7ff ff3b 	bl	403c0c <_Balloc>
  403d96:	2201      	movs	r2, #1
  403d98:	6144      	str	r4, [r0, #20]
  403d9a:	6102      	str	r2, [r0, #16]
  403d9c:	bd10      	pop	{r4, pc}
  403d9e:	bf00      	nop

00403da0 <__multiply>:
  403da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403da4:	690c      	ldr	r4, [r1, #16]
  403da6:	6915      	ldr	r5, [r2, #16]
  403da8:	42ac      	cmp	r4, r5
  403daa:	b083      	sub	sp, #12
  403dac:	468b      	mov	fp, r1
  403dae:	4616      	mov	r6, r2
  403db0:	da04      	bge.n	403dbc <__multiply+0x1c>
  403db2:	4622      	mov	r2, r4
  403db4:	46b3      	mov	fp, r6
  403db6:	462c      	mov	r4, r5
  403db8:	460e      	mov	r6, r1
  403dba:	4615      	mov	r5, r2
  403dbc:	f8db 3008 	ldr.w	r3, [fp, #8]
  403dc0:	f8db 1004 	ldr.w	r1, [fp, #4]
  403dc4:	eb04 0805 	add.w	r8, r4, r5
  403dc8:	4598      	cmp	r8, r3
  403dca:	bfc8      	it	gt
  403dcc:	3101      	addgt	r1, #1
  403dce:	f7ff ff1d 	bl	403c0c <_Balloc>
  403dd2:	f100 0914 	add.w	r9, r0, #20
  403dd6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  403dda:	45d1      	cmp	r9, sl
  403ddc:	9000      	str	r0, [sp, #0]
  403dde:	d205      	bcs.n	403dec <__multiply+0x4c>
  403de0:	464b      	mov	r3, r9
  403de2:	2100      	movs	r1, #0
  403de4:	f843 1b04 	str.w	r1, [r3], #4
  403de8:	459a      	cmp	sl, r3
  403dea:	d8fb      	bhi.n	403de4 <__multiply+0x44>
  403dec:	f106 0c14 	add.w	ip, r6, #20
  403df0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  403df4:	f10b 0b14 	add.w	fp, fp, #20
  403df8:	459c      	cmp	ip, r3
  403dfa:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  403dfe:	d24c      	bcs.n	403e9a <__multiply+0xfa>
  403e00:	f8cd a004 	str.w	sl, [sp, #4]
  403e04:	469a      	mov	sl, r3
  403e06:	f8dc 5000 	ldr.w	r5, [ip]
  403e0a:	b2af      	uxth	r7, r5
  403e0c:	b1ef      	cbz	r7, 403e4a <__multiply+0xaa>
  403e0e:	2100      	movs	r1, #0
  403e10:	464d      	mov	r5, r9
  403e12:	465e      	mov	r6, fp
  403e14:	460c      	mov	r4, r1
  403e16:	f856 2b04 	ldr.w	r2, [r6], #4
  403e1a:	6828      	ldr	r0, [r5, #0]
  403e1c:	b293      	uxth	r3, r2
  403e1e:	b281      	uxth	r1, r0
  403e20:	fb07 1303 	mla	r3, r7, r3, r1
  403e24:	0c12      	lsrs	r2, r2, #16
  403e26:	0c01      	lsrs	r1, r0, #16
  403e28:	4423      	add	r3, r4
  403e2a:	fb07 1102 	mla	r1, r7, r2, r1
  403e2e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  403e32:	b29b      	uxth	r3, r3
  403e34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403e38:	45b6      	cmp	lr, r6
  403e3a:	f845 3b04 	str.w	r3, [r5], #4
  403e3e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  403e42:	d8e8      	bhi.n	403e16 <__multiply+0x76>
  403e44:	602c      	str	r4, [r5, #0]
  403e46:	f8dc 5000 	ldr.w	r5, [ip]
  403e4a:	0c2d      	lsrs	r5, r5, #16
  403e4c:	d01d      	beq.n	403e8a <__multiply+0xea>
  403e4e:	f8d9 3000 	ldr.w	r3, [r9]
  403e52:	4648      	mov	r0, r9
  403e54:	461c      	mov	r4, r3
  403e56:	4659      	mov	r1, fp
  403e58:	2200      	movs	r2, #0
  403e5a:	880e      	ldrh	r6, [r1, #0]
  403e5c:	0c24      	lsrs	r4, r4, #16
  403e5e:	fb05 4406 	mla	r4, r5, r6, r4
  403e62:	4422      	add	r2, r4
  403e64:	b29b      	uxth	r3, r3
  403e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403e6a:	f840 3b04 	str.w	r3, [r0], #4
  403e6e:	f851 3b04 	ldr.w	r3, [r1], #4
  403e72:	6804      	ldr	r4, [r0, #0]
  403e74:	0c1b      	lsrs	r3, r3, #16
  403e76:	b2a6      	uxth	r6, r4
  403e78:	fb05 6303 	mla	r3, r5, r3, r6
  403e7c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  403e80:	458e      	cmp	lr, r1
  403e82:	ea4f 4213 	mov.w	r2, r3, lsr #16
  403e86:	d8e8      	bhi.n	403e5a <__multiply+0xba>
  403e88:	6003      	str	r3, [r0, #0]
  403e8a:	f10c 0c04 	add.w	ip, ip, #4
  403e8e:	45e2      	cmp	sl, ip
  403e90:	f109 0904 	add.w	r9, r9, #4
  403e94:	d8b7      	bhi.n	403e06 <__multiply+0x66>
  403e96:	f8dd a004 	ldr.w	sl, [sp, #4]
  403e9a:	f1b8 0f00 	cmp.w	r8, #0
  403e9e:	dd0b      	ble.n	403eb8 <__multiply+0x118>
  403ea0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  403ea4:	f1aa 0a04 	sub.w	sl, sl, #4
  403ea8:	b11b      	cbz	r3, 403eb2 <__multiply+0x112>
  403eaa:	e005      	b.n	403eb8 <__multiply+0x118>
  403eac:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  403eb0:	b913      	cbnz	r3, 403eb8 <__multiply+0x118>
  403eb2:	f1b8 0801 	subs.w	r8, r8, #1
  403eb6:	d1f9      	bne.n	403eac <__multiply+0x10c>
  403eb8:	9800      	ldr	r0, [sp, #0]
  403eba:	f8c0 8010 	str.w	r8, [r0, #16]
  403ebe:	b003      	add	sp, #12
  403ec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403ec4 <__pow5mult>:
  403ec4:	f012 0303 	ands.w	r3, r2, #3
  403ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403ecc:	4614      	mov	r4, r2
  403ece:	4607      	mov	r7, r0
  403ed0:	d12e      	bne.n	403f30 <__pow5mult+0x6c>
  403ed2:	460d      	mov	r5, r1
  403ed4:	10a4      	asrs	r4, r4, #2
  403ed6:	d01c      	beq.n	403f12 <__pow5mult+0x4e>
  403ed8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  403eda:	b396      	cbz	r6, 403f42 <__pow5mult+0x7e>
  403edc:	07e3      	lsls	r3, r4, #31
  403ede:	f04f 0800 	mov.w	r8, #0
  403ee2:	d406      	bmi.n	403ef2 <__pow5mult+0x2e>
  403ee4:	1064      	asrs	r4, r4, #1
  403ee6:	d014      	beq.n	403f12 <__pow5mult+0x4e>
  403ee8:	6830      	ldr	r0, [r6, #0]
  403eea:	b1a8      	cbz	r0, 403f18 <__pow5mult+0x54>
  403eec:	4606      	mov	r6, r0
  403eee:	07e3      	lsls	r3, r4, #31
  403ef0:	d5f8      	bpl.n	403ee4 <__pow5mult+0x20>
  403ef2:	4632      	mov	r2, r6
  403ef4:	4629      	mov	r1, r5
  403ef6:	4638      	mov	r0, r7
  403ef8:	f7ff ff52 	bl	403da0 <__multiply>
  403efc:	b1b5      	cbz	r5, 403f2c <__pow5mult+0x68>
  403efe:	686a      	ldr	r2, [r5, #4]
  403f00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403f02:	1064      	asrs	r4, r4, #1
  403f04:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  403f08:	6029      	str	r1, [r5, #0]
  403f0a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  403f0e:	4605      	mov	r5, r0
  403f10:	d1ea      	bne.n	403ee8 <__pow5mult+0x24>
  403f12:	4628      	mov	r0, r5
  403f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403f18:	4632      	mov	r2, r6
  403f1a:	4631      	mov	r1, r6
  403f1c:	4638      	mov	r0, r7
  403f1e:	f7ff ff3f 	bl	403da0 <__multiply>
  403f22:	6030      	str	r0, [r6, #0]
  403f24:	f8c0 8000 	str.w	r8, [r0]
  403f28:	4606      	mov	r6, r0
  403f2a:	e7e0      	b.n	403eee <__pow5mult+0x2a>
  403f2c:	4605      	mov	r5, r0
  403f2e:	e7d9      	b.n	403ee4 <__pow5mult+0x20>
  403f30:	1e5a      	subs	r2, r3, #1
  403f32:	4d0b      	ldr	r5, [pc, #44]	; (403f60 <__pow5mult+0x9c>)
  403f34:	2300      	movs	r3, #0
  403f36:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  403f3a:	f7ff fe97 	bl	403c6c <__multadd>
  403f3e:	4605      	mov	r5, r0
  403f40:	e7c8      	b.n	403ed4 <__pow5mult+0x10>
  403f42:	2101      	movs	r1, #1
  403f44:	4638      	mov	r0, r7
  403f46:	f7ff fe61 	bl	403c0c <_Balloc>
  403f4a:	f240 2171 	movw	r1, #625	; 0x271
  403f4e:	2201      	movs	r2, #1
  403f50:	2300      	movs	r3, #0
  403f52:	6141      	str	r1, [r0, #20]
  403f54:	6102      	str	r2, [r0, #16]
  403f56:	4606      	mov	r6, r0
  403f58:	64b8      	str	r0, [r7, #72]	; 0x48
  403f5a:	6003      	str	r3, [r0, #0]
  403f5c:	e7be      	b.n	403edc <__pow5mult+0x18>
  403f5e:	bf00      	nop
  403f60:	00405658 	.word	0x00405658

00403f64 <__lshift>:
  403f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403f68:	4691      	mov	r9, r2
  403f6a:	690a      	ldr	r2, [r1, #16]
  403f6c:	688b      	ldr	r3, [r1, #8]
  403f6e:	ea4f 1469 	mov.w	r4, r9, asr #5
  403f72:	eb04 0802 	add.w	r8, r4, r2
  403f76:	f108 0501 	add.w	r5, r8, #1
  403f7a:	429d      	cmp	r5, r3
  403f7c:	460e      	mov	r6, r1
  403f7e:	4607      	mov	r7, r0
  403f80:	6849      	ldr	r1, [r1, #4]
  403f82:	dd04      	ble.n	403f8e <__lshift+0x2a>
  403f84:	005b      	lsls	r3, r3, #1
  403f86:	429d      	cmp	r5, r3
  403f88:	f101 0101 	add.w	r1, r1, #1
  403f8c:	dcfa      	bgt.n	403f84 <__lshift+0x20>
  403f8e:	4638      	mov	r0, r7
  403f90:	f7ff fe3c 	bl	403c0c <_Balloc>
  403f94:	2c00      	cmp	r4, #0
  403f96:	f100 0314 	add.w	r3, r0, #20
  403f9a:	dd06      	ble.n	403faa <__lshift+0x46>
  403f9c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  403fa0:	2100      	movs	r1, #0
  403fa2:	f843 1b04 	str.w	r1, [r3], #4
  403fa6:	429a      	cmp	r2, r3
  403fa8:	d1fb      	bne.n	403fa2 <__lshift+0x3e>
  403faa:	6934      	ldr	r4, [r6, #16]
  403fac:	f106 0114 	add.w	r1, r6, #20
  403fb0:	f019 091f 	ands.w	r9, r9, #31
  403fb4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  403fb8:	d01d      	beq.n	403ff6 <__lshift+0x92>
  403fba:	f1c9 0c20 	rsb	ip, r9, #32
  403fbe:	2200      	movs	r2, #0
  403fc0:	680c      	ldr	r4, [r1, #0]
  403fc2:	fa04 f409 	lsl.w	r4, r4, r9
  403fc6:	4314      	orrs	r4, r2
  403fc8:	f843 4b04 	str.w	r4, [r3], #4
  403fcc:	f851 2b04 	ldr.w	r2, [r1], #4
  403fd0:	458e      	cmp	lr, r1
  403fd2:	fa22 f20c 	lsr.w	r2, r2, ip
  403fd6:	d8f3      	bhi.n	403fc0 <__lshift+0x5c>
  403fd8:	601a      	str	r2, [r3, #0]
  403fda:	b10a      	cbz	r2, 403fe0 <__lshift+0x7c>
  403fdc:	f108 0502 	add.w	r5, r8, #2
  403fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  403fe2:	6872      	ldr	r2, [r6, #4]
  403fe4:	3d01      	subs	r5, #1
  403fe6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  403fea:	6105      	str	r5, [r0, #16]
  403fec:	6031      	str	r1, [r6, #0]
  403fee:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  403ff2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ff6:	3b04      	subs	r3, #4
  403ff8:	f851 2b04 	ldr.w	r2, [r1], #4
  403ffc:	f843 2f04 	str.w	r2, [r3, #4]!
  404000:	458e      	cmp	lr, r1
  404002:	d8f9      	bhi.n	403ff8 <__lshift+0x94>
  404004:	e7ec      	b.n	403fe0 <__lshift+0x7c>
  404006:	bf00      	nop

00404008 <__mcmp>:
  404008:	b430      	push	{r4, r5}
  40400a:	690b      	ldr	r3, [r1, #16]
  40400c:	4605      	mov	r5, r0
  40400e:	6900      	ldr	r0, [r0, #16]
  404010:	1ac0      	subs	r0, r0, r3
  404012:	d10f      	bne.n	404034 <__mcmp+0x2c>
  404014:	009b      	lsls	r3, r3, #2
  404016:	3514      	adds	r5, #20
  404018:	3114      	adds	r1, #20
  40401a:	4419      	add	r1, r3
  40401c:	442b      	add	r3, r5
  40401e:	e001      	b.n	404024 <__mcmp+0x1c>
  404020:	429d      	cmp	r5, r3
  404022:	d207      	bcs.n	404034 <__mcmp+0x2c>
  404024:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404028:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40402c:	4294      	cmp	r4, r2
  40402e:	d0f7      	beq.n	404020 <__mcmp+0x18>
  404030:	d302      	bcc.n	404038 <__mcmp+0x30>
  404032:	2001      	movs	r0, #1
  404034:	bc30      	pop	{r4, r5}
  404036:	4770      	bx	lr
  404038:	f04f 30ff 	mov.w	r0, #4294967295
  40403c:	e7fa      	b.n	404034 <__mcmp+0x2c>
  40403e:	bf00      	nop

00404040 <__mdiff>:
  404040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404044:	690f      	ldr	r7, [r1, #16]
  404046:	460e      	mov	r6, r1
  404048:	6911      	ldr	r1, [r2, #16]
  40404a:	1a7f      	subs	r7, r7, r1
  40404c:	2f00      	cmp	r7, #0
  40404e:	4690      	mov	r8, r2
  404050:	d117      	bne.n	404082 <__mdiff+0x42>
  404052:	0089      	lsls	r1, r1, #2
  404054:	f106 0514 	add.w	r5, r6, #20
  404058:	f102 0e14 	add.w	lr, r2, #20
  40405c:	186b      	adds	r3, r5, r1
  40405e:	4471      	add	r1, lr
  404060:	e001      	b.n	404066 <__mdiff+0x26>
  404062:	429d      	cmp	r5, r3
  404064:	d25c      	bcs.n	404120 <__mdiff+0xe0>
  404066:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40406a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40406e:	42a2      	cmp	r2, r4
  404070:	d0f7      	beq.n	404062 <__mdiff+0x22>
  404072:	d25e      	bcs.n	404132 <__mdiff+0xf2>
  404074:	4633      	mov	r3, r6
  404076:	462c      	mov	r4, r5
  404078:	4646      	mov	r6, r8
  40407a:	4675      	mov	r5, lr
  40407c:	4698      	mov	r8, r3
  40407e:	2701      	movs	r7, #1
  404080:	e005      	b.n	40408e <__mdiff+0x4e>
  404082:	db58      	blt.n	404136 <__mdiff+0xf6>
  404084:	f106 0514 	add.w	r5, r6, #20
  404088:	f108 0414 	add.w	r4, r8, #20
  40408c:	2700      	movs	r7, #0
  40408e:	6871      	ldr	r1, [r6, #4]
  404090:	f7ff fdbc 	bl	403c0c <_Balloc>
  404094:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404098:	6936      	ldr	r6, [r6, #16]
  40409a:	60c7      	str	r7, [r0, #12]
  40409c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4040a0:	46a6      	mov	lr, r4
  4040a2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4040a6:	f100 0414 	add.w	r4, r0, #20
  4040aa:	2300      	movs	r3, #0
  4040ac:	f85e 1b04 	ldr.w	r1, [lr], #4
  4040b0:	f855 8b04 	ldr.w	r8, [r5], #4
  4040b4:	b28a      	uxth	r2, r1
  4040b6:	fa13 f388 	uxtah	r3, r3, r8
  4040ba:	0c09      	lsrs	r1, r1, #16
  4040bc:	1a9a      	subs	r2, r3, r2
  4040be:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4040c2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4040c6:	b292      	uxth	r2, r2
  4040c8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4040cc:	45f4      	cmp	ip, lr
  4040ce:	f844 2b04 	str.w	r2, [r4], #4
  4040d2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4040d6:	d8e9      	bhi.n	4040ac <__mdiff+0x6c>
  4040d8:	42af      	cmp	r7, r5
  4040da:	d917      	bls.n	40410c <__mdiff+0xcc>
  4040dc:	46a4      	mov	ip, r4
  4040de:	46ae      	mov	lr, r5
  4040e0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4040e4:	fa13 f382 	uxtah	r3, r3, r2
  4040e8:	1419      	asrs	r1, r3, #16
  4040ea:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4040ee:	b29b      	uxth	r3, r3
  4040f0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4040f4:	4577      	cmp	r7, lr
  4040f6:	f84c 2b04 	str.w	r2, [ip], #4
  4040fa:	ea4f 4321 	mov.w	r3, r1, asr #16
  4040fe:	d8ef      	bhi.n	4040e0 <__mdiff+0xa0>
  404100:	43ed      	mvns	r5, r5
  404102:	442f      	add	r7, r5
  404104:	f027 0703 	bic.w	r7, r7, #3
  404108:	3704      	adds	r7, #4
  40410a:	443c      	add	r4, r7
  40410c:	3c04      	subs	r4, #4
  40410e:	b922      	cbnz	r2, 40411a <__mdiff+0xda>
  404110:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404114:	3e01      	subs	r6, #1
  404116:	2b00      	cmp	r3, #0
  404118:	d0fa      	beq.n	404110 <__mdiff+0xd0>
  40411a:	6106      	str	r6, [r0, #16]
  40411c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404120:	2100      	movs	r1, #0
  404122:	f7ff fd73 	bl	403c0c <_Balloc>
  404126:	2201      	movs	r2, #1
  404128:	2300      	movs	r3, #0
  40412a:	6102      	str	r2, [r0, #16]
  40412c:	6143      	str	r3, [r0, #20]
  40412e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404132:	4674      	mov	r4, lr
  404134:	e7ab      	b.n	40408e <__mdiff+0x4e>
  404136:	4633      	mov	r3, r6
  404138:	f106 0414 	add.w	r4, r6, #20
  40413c:	f102 0514 	add.w	r5, r2, #20
  404140:	4616      	mov	r6, r2
  404142:	2701      	movs	r7, #1
  404144:	4698      	mov	r8, r3
  404146:	e7a2      	b.n	40408e <__mdiff+0x4e>

00404148 <__d2b>:
  404148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40414c:	b082      	sub	sp, #8
  40414e:	2101      	movs	r1, #1
  404150:	461c      	mov	r4, r3
  404152:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404156:	4615      	mov	r5, r2
  404158:	9e08      	ldr	r6, [sp, #32]
  40415a:	f7ff fd57 	bl	403c0c <_Balloc>
  40415e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404162:	4680      	mov	r8, r0
  404164:	b10f      	cbz	r7, 40416a <__d2b+0x22>
  404166:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40416a:	9401      	str	r4, [sp, #4]
  40416c:	b31d      	cbz	r5, 4041b6 <__d2b+0x6e>
  40416e:	a802      	add	r0, sp, #8
  404170:	f840 5d08 	str.w	r5, [r0, #-8]!
  404174:	f7ff fdda 	bl	403d2c <__lo0bits>
  404178:	2800      	cmp	r0, #0
  40417a:	d134      	bne.n	4041e6 <__d2b+0x9e>
  40417c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404180:	f8c8 2014 	str.w	r2, [r8, #20]
  404184:	2b00      	cmp	r3, #0
  404186:	bf0c      	ite	eq
  404188:	2101      	moveq	r1, #1
  40418a:	2102      	movne	r1, #2
  40418c:	f8c8 3018 	str.w	r3, [r8, #24]
  404190:	f8c8 1010 	str.w	r1, [r8, #16]
  404194:	b9df      	cbnz	r7, 4041ce <__d2b+0x86>
  404196:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40419a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40419e:	6030      	str	r0, [r6, #0]
  4041a0:	6918      	ldr	r0, [r3, #16]
  4041a2:	f7ff fda3 	bl	403cec <__hi0bits>
  4041a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041a8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4041ac:	6018      	str	r0, [r3, #0]
  4041ae:	4640      	mov	r0, r8
  4041b0:	b002      	add	sp, #8
  4041b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041b6:	a801      	add	r0, sp, #4
  4041b8:	f7ff fdb8 	bl	403d2c <__lo0bits>
  4041bc:	9b01      	ldr	r3, [sp, #4]
  4041be:	f8c8 3014 	str.w	r3, [r8, #20]
  4041c2:	2101      	movs	r1, #1
  4041c4:	3020      	adds	r0, #32
  4041c6:	f8c8 1010 	str.w	r1, [r8, #16]
  4041ca:	2f00      	cmp	r7, #0
  4041cc:	d0e3      	beq.n	404196 <__d2b+0x4e>
  4041ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041d0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4041d4:	4407      	add	r7, r0
  4041d6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4041da:	6037      	str	r7, [r6, #0]
  4041dc:	6018      	str	r0, [r3, #0]
  4041de:	4640      	mov	r0, r8
  4041e0:	b002      	add	sp, #8
  4041e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4041e6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4041ea:	f1c0 0220 	rsb	r2, r0, #32
  4041ee:	fa03 f202 	lsl.w	r2, r3, r2
  4041f2:	430a      	orrs	r2, r1
  4041f4:	40c3      	lsrs	r3, r0
  4041f6:	9301      	str	r3, [sp, #4]
  4041f8:	f8c8 2014 	str.w	r2, [r8, #20]
  4041fc:	e7c2      	b.n	404184 <__d2b+0x3c>
  4041fe:	bf00      	nop

00404200 <_sbrk_r>:
  404200:	b538      	push	{r3, r4, r5, lr}
  404202:	4c07      	ldr	r4, [pc, #28]	; (404220 <_sbrk_r+0x20>)
  404204:	2300      	movs	r3, #0
  404206:	4605      	mov	r5, r0
  404208:	4608      	mov	r0, r1
  40420a:	6023      	str	r3, [r4, #0]
  40420c:	f7fc fb46 	bl	40089c <_sbrk>
  404210:	1c43      	adds	r3, r0, #1
  404212:	d000      	beq.n	404216 <_sbrk_r+0x16>
  404214:	bd38      	pop	{r3, r4, r5, pc}
  404216:	6823      	ldr	r3, [r4, #0]
  404218:	2b00      	cmp	r3, #0
  40421a:	d0fb      	beq.n	404214 <_sbrk_r+0x14>
  40421c:	602b      	str	r3, [r5, #0]
  40421e:	bd38      	pop	{r3, r4, r5, pc}
  404220:	20000ab0 	.word	0x20000ab0
	...

00404240 <strlen>:
  404240:	f890 f000 	pld	[r0]
  404244:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404248:	f020 0107 	bic.w	r1, r0, #7
  40424c:	f06f 0c00 	mvn.w	ip, #0
  404250:	f010 0407 	ands.w	r4, r0, #7
  404254:	f891 f020 	pld	[r1, #32]
  404258:	f040 8049 	bne.w	4042ee <strlen+0xae>
  40425c:	f04f 0400 	mov.w	r4, #0
  404260:	f06f 0007 	mvn.w	r0, #7
  404264:	e9d1 2300 	ldrd	r2, r3, [r1]
  404268:	f891 f040 	pld	[r1, #64]	; 0x40
  40426c:	f100 0008 	add.w	r0, r0, #8
  404270:	fa82 f24c 	uadd8	r2, r2, ip
  404274:	faa4 f28c 	sel	r2, r4, ip
  404278:	fa83 f34c 	uadd8	r3, r3, ip
  40427c:	faa2 f38c 	sel	r3, r2, ip
  404280:	bb4b      	cbnz	r3, 4042d6 <strlen+0x96>
  404282:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404286:	fa82 f24c 	uadd8	r2, r2, ip
  40428a:	f100 0008 	add.w	r0, r0, #8
  40428e:	faa4 f28c 	sel	r2, r4, ip
  404292:	fa83 f34c 	uadd8	r3, r3, ip
  404296:	faa2 f38c 	sel	r3, r2, ip
  40429a:	b9e3      	cbnz	r3, 4042d6 <strlen+0x96>
  40429c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4042a0:	fa82 f24c 	uadd8	r2, r2, ip
  4042a4:	f100 0008 	add.w	r0, r0, #8
  4042a8:	faa4 f28c 	sel	r2, r4, ip
  4042ac:	fa83 f34c 	uadd8	r3, r3, ip
  4042b0:	faa2 f38c 	sel	r3, r2, ip
  4042b4:	b97b      	cbnz	r3, 4042d6 <strlen+0x96>
  4042b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4042ba:	f101 0120 	add.w	r1, r1, #32
  4042be:	fa82 f24c 	uadd8	r2, r2, ip
  4042c2:	f100 0008 	add.w	r0, r0, #8
  4042c6:	faa4 f28c 	sel	r2, r4, ip
  4042ca:	fa83 f34c 	uadd8	r3, r3, ip
  4042ce:	faa2 f38c 	sel	r3, r2, ip
  4042d2:	2b00      	cmp	r3, #0
  4042d4:	d0c6      	beq.n	404264 <strlen+0x24>
  4042d6:	2a00      	cmp	r2, #0
  4042d8:	bf04      	itt	eq
  4042da:	3004      	addeq	r0, #4
  4042dc:	461a      	moveq	r2, r3
  4042de:	ba12      	rev	r2, r2
  4042e0:	fab2 f282 	clz	r2, r2
  4042e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4042e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4042ec:	4770      	bx	lr
  4042ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4042f2:	f004 0503 	and.w	r5, r4, #3
  4042f6:	f1c4 0000 	rsb	r0, r4, #0
  4042fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4042fe:	f014 0f04 	tst.w	r4, #4
  404302:	f891 f040 	pld	[r1, #64]	; 0x40
  404306:	fa0c f505 	lsl.w	r5, ip, r5
  40430a:	ea62 0205 	orn	r2, r2, r5
  40430e:	bf1c      	itt	ne
  404310:	ea63 0305 	ornne	r3, r3, r5
  404314:	4662      	movne	r2, ip
  404316:	f04f 0400 	mov.w	r4, #0
  40431a:	e7a9      	b.n	404270 <strlen+0x30>

0040431c <__ssprint_r>:
  40431c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404320:	6893      	ldr	r3, [r2, #8]
  404322:	b083      	sub	sp, #12
  404324:	4690      	mov	r8, r2
  404326:	2b00      	cmp	r3, #0
  404328:	d070      	beq.n	40440c <__ssprint_r+0xf0>
  40432a:	4682      	mov	sl, r0
  40432c:	460c      	mov	r4, r1
  40432e:	6817      	ldr	r7, [r2, #0]
  404330:	688d      	ldr	r5, [r1, #8]
  404332:	6808      	ldr	r0, [r1, #0]
  404334:	e042      	b.n	4043bc <__ssprint_r+0xa0>
  404336:	89a3      	ldrh	r3, [r4, #12]
  404338:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40433c:	d02e      	beq.n	40439c <__ssprint_r+0x80>
  40433e:	6965      	ldr	r5, [r4, #20]
  404340:	6921      	ldr	r1, [r4, #16]
  404342:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  404346:	eba0 0b01 	sub.w	fp, r0, r1
  40434a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40434e:	f10b 0001 	add.w	r0, fp, #1
  404352:	106d      	asrs	r5, r5, #1
  404354:	4430      	add	r0, r6
  404356:	42a8      	cmp	r0, r5
  404358:	462a      	mov	r2, r5
  40435a:	bf84      	itt	hi
  40435c:	4605      	movhi	r5, r0
  40435e:	462a      	movhi	r2, r5
  404360:	055b      	lsls	r3, r3, #21
  404362:	d538      	bpl.n	4043d6 <__ssprint_r+0xba>
  404364:	4611      	mov	r1, r2
  404366:	4650      	mov	r0, sl
  404368:	f7ff f8a8 	bl	4034bc <_malloc_r>
  40436c:	2800      	cmp	r0, #0
  40436e:	d03c      	beq.n	4043ea <__ssprint_r+0xce>
  404370:	465a      	mov	r2, fp
  404372:	6921      	ldr	r1, [r4, #16]
  404374:	9001      	str	r0, [sp, #4]
  404376:	f7ff fba3 	bl	403ac0 <memcpy>
  40437a:	89a2      	ldrh	r2, [r4, #12]
  40437c:	9b01      	ldr	r3, [sp, #4]
  40437e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  404382:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  404386:	81a2      	strh	r2, [r4, #12]
  404388:	eba5 020b 	sub.w	r2, r5, fp
  40438c:	eb03 000b 	add.w	r0, r3, fp
  404390:	6165      	str	r5, [r4, #20]
  404392:	6123      	str	r3, [r4, #16]
  404394:	6020      	str	r0, [r4, #0]
  404396:	60a2      	str	r2, [r4, #8]
  404398:	4635      	mov	r5, r6
  40439a:	46b3      	mov	fp, r6
  40439c:	465a      	mov	r2, fp
  40439e:	4649      	mov	r1, r9
  4043a0:	f000 fa18 	bl	4047d4 <memmove>
  4043a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4043a8:	68a2      	ldr	r2, [r4, #8]
  4043aa:	6820      	ldr	r0, [r4, #0]
  4043ac:	1b55      	subs	r5, r2, r5
  4043ae:	4458      	add	r0, fp
  4043b0:	1b9e      	subs	r6, r3, r6
  4043b2:	60a5      	str	r5, [r4, #8]
  4043b4:	6020      	str	r0, [r4, #0]
  4043b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4043ba:	b33e      	cbz	r6, 40440c <__ssprint_r+0xf0>
  4043bc:	687e      	ldr	r6, [r7, #4]
  4043be:	463b      	mov	r3, r7
  4043c0:	3708      	adds	r7, #8
  4043c2:	2e00      	cmp	r6, #0
  4043c4:	d0fa      	beq.n	4043bc <__ssprint_r+0xa0>
  4043c6:	42ae      	cmp	r6, r5
  4043c8:	f8d3 9000 	ldr.w	r9, [r3]
  4043cc:	46ab      	mov	fp, r5
  4043ce:	d2b2      	bcs.n	404336 <__ssprint_r+0x1a>
  4043d0:	4635      	mov	r5, r6
  4043d2:	46b3      	mov	fp, r6
  4043d4:	e7e2      	b.n	40439c <__ssprint_r+0x80>
  4043d6:	4650      	mov	r0, sl
  4043d8:	f000 fa60 	bl	40489c <_realloc_r>
  4043dc:	4603      	mov	r3, r0
  4043de:	2800      	cmp	r0, #0
  4043e0:	d1d2      	bne.n	404388 <__ssprint_r+0x6c>
  4043e2:	6921      	ldr	r1, [r4, #16]
  4043e4:	4650      	mov	r0, sl
  4043e6:	f000 f8f9 	bl	4045dc <_free_r>
  4043ea:	230c      	movs	r3, #12
  4043ec:	f8ca 3000 	str.w	r3, [sl]
  4043f0:	89a3      	ldrh	r3, [r4, #12]
  4043f2:	2200      	movs	r2, #0
  4043f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4043f8:	f04f 30ff 	mov.w	r0, #4294967295
  4043fc:	81a3      	strh	r3, [r4, #12]
  4043fe:	f8c8 2008 	str.w	r2, [r8, #8]
  404402:	f8c8 2004 	str.w	r2, [r8, #4]
  404406:	b003      	add	sp, #12
  404408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40440c:	2000      	movs	r0, #0
  40440e:	f8c8 0004 	str.w	r0, [r8, #4]
  404412:	b003      	add	sp, #12
  404414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404418 <__register_exitproc>:
  404418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40441c:	4d2c      	ldr	r5, [pc, #176]	; (4044d0 <__register_exitproc+0xb8>)
  40441e:	4606      	mov	r6, r0
  404420:	6828      	ldr	r0, [r5, #0]
  404422:	4698      	mov	r8, r3
  404424:	460f      	mov	r7, r1
  404426:	4691      	mov	r9, r2
  404428:	f7ff f844 	bl	4034b4 <__retarget_lock_acquire_recursive>
  40442c:	4b29      	ldr	r3, [pc, #164]	; (4044d4 <__register_exitproc+0xbc>)
  40442e:	681c      	ldr	r4, [r3, #0]
  404430:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404434:	2b00      	cmp	r3, #0
  404436:	d03e      	beq.n	4044b6 <__register_exitproc+0x9e>
  404438:	685a      	ldr	r2, [r3, #4]
  40443a:	2a1f      	cmp	r2, #31
  40443c:	dc1c      	bgt.n	404478 <__register_exitproc+0x60>
  40443e:	f102 0e01 	add.w	lr, r2, #1
  404442:	b176      	cbz	r6, 404462 <__register_exitproc+0x4a>
  404444:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404448:	2401      	movs	r4, #1
  40444a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40444e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404452:	4094      	lsls	r4, r2
  404454:	4320      	orrs	r0, r4
  404456:	2e02      	cmp	r6, #2
  404458:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40445c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404460:	d023      	beq.n	4044aa <__register_exitproc+0x92>
  404462:	3202      	adds	r2, #2
  404464:	f8c3 e004 	str.w	lr, [r3, #4]
  404468:	6828      	ldr	r0, [r5, #0]
  40446a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40446e:	f7ff f823 	bl	4034b8 <__retarget_lock_release_recursive>
  404472:	2000      	movs	r0, #0
  404474:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404478:	4b17      	ldr	r3, [pc, #92]	; (4044d8 <__register_exitproc+0xc0>)
  40447a:	b30b      	cbz	r3, 4044c0 <__register_exitproc+0xa8>
  40447c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404480:	f3af 8000 	nop.w
  404484:	4603      	mov	r3, r0
  404486:	b1d8      	cbz	r0, 4044c0 <__register_exitproc+0xa8>
  404488:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40448c:	6002      	str	r2, [r0, #0]
  40448e:	2100      	movs	r1, #0
  404490:	6041      	str	r1, [r0, #4]
  404492:	460a      	mov	r2, r1
  404494:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404498:	f04f 0e01 	mov.w	lr, #1
  40449c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4044a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4044a4:	2e00      	cmp	r6, #0
  4044a6:	d0dc      	beq.n	404462 <__register_exitproc+0x4a>
  4044a8:	e7cc      	b.n	404444 <__register_exitproc+0x2c>
  4044aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4044ae:	430c      	orrs	r4, r1
  4044b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4044b4:	e7d5      	b.n	404462 <__register_exitproc+0x4a>
  4044b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4044ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4044be:	e7bb      	b.n	404438 <__register_exitproc+0x20>
  4044c0:	6828      	ldr	r0, [r5, #0]
  4044c2:	f7fe fff9 	bl	4034b8 <__retarget_lock_release_recursive>
  4044c6:	f04f 30ff 	mov.w	r0, #4294967295
  4044ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4044ce:	bf00      	nop
  4044d0:	20000440 	.word	0x20000440
  4044d4:	004054f0 	.word	0x004054f0
  4044d8:	00000000 	.word	0x00000000

004044dc <_calloc_r>:
  4044dc:	b510      	push	{r4, lr}
  4044de:	fb02 f101 	mul.w	r1, r2, r1
  4044e2:	f7fe ffeb 	bl	4034bc <_malloc_r>
  4044e6:	4604      	mov	r4, r0
  4044e8:	b1d8      	cbz	r0, 404522 <_calloc_r+0x46>
  4044ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4044ee:	f022 0203 	bic.w	r2, r2, #3
  4044f2:	3a04      	subs	r2, #4
  4044f4:	2a24      	cmp	r2, #36	; 0x24
  4044f6:	d818      	bhi.n	40452a <_calloc_r+0x4e>
  4044f8:	2a13      	cmp	r2, #19
  4044fa:	d914      	bls.n	404526 <_calloc_r+0x4a>
  4044fc:	2300      	movs	r3, #0
  4044fe:	2a1b      	cmp	r2, #27
  404500:	6003      	str	r3, [r0, #0]
  404502:	6043      	str	r3, [r0, #4]
  404504:	d916      	bls.n	404534 <_calloc_r+0x58>
  404506:	2a24      	cmp	r2, #36	; 0x24
  404508:	6083      	str	r3, [r0, #8]
  40450a:	60c3      	str	r3, [r0, #12]
  40450c:	bf11      	iteee	ne
  40450e:	f100 0210 	addne.w	r2, r0, #16
  404512:	6103      	streq	r3, [r0, #16]
  404514:	6143      	streq	r3, [r0, #20]
  404516:	f100 0218 	addeq.w	r2, r0, #24
  40451a:	2300      	movs	r3, #0
  40451c:	6013      	str	r3, [r2, #0]
  40451e:	6053      	str	r3, [r2, #4]
  404520:	6093      	str	r3, [r2, #8]
  404522:	4620      	mov	r0, r4
  404524:	bd10      	pop	{r4, pc}
  404526:	4602      	mov	r2, r0
  404528:	e7f7      	b.n	40451a <_calloc_r+0x3e>
  40452a:	2100      	movs	r1, #0
  40452c:	f7fc fd28 	bl	400f80 <memset>
  404530:	4620      	mov	r0, r4
  404532:	bd10      	pop	{r4, pc}
  404534:	f100 0208 	add.w	r2, r0, #8
  404538:	e7ef      	b.n	40451a <_calloc_r+0x3e>
  40453a:	bf00      	nop

0040453c <_malloc_trim_r>:
  40453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40453e:	4f24      	ldr	r7, [pc, #144]	; (4045d0 <_malloc_trim_r+0x94>)
  404540:	460c      	mov	r4, r1
  404542:	4606      	mov	r6, r0
  404544:	f7ff fb56 	bl	403bf4 <__malloc_lock>
  404548:	68bb      	ldr	r3, [r7, #8]
  40454a:	685d      	ldr	r5, [r3, #4]
  40454c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  404550:	310f      	adds	r1, #15
  404552:	f025 0503 	bic.w	r5, r5, #3
  404556:	4429      	add	r1, r5
  404558:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40455c:	f021 010f 	bic.w	r1, r1, #15
  404560:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404564:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404568:	db07      	blt.n	40457a <_malloc_trim_r+0x3e>
  40456a:	2100      	movs	r1, #0
  40456c:	4630      	mov	r0, r6
  40456e:	f7ff fe47 	bl	404200 <_sbrk_r>
  404572:	68bb      	ldr	r3, [r7, #8]
  404574:	442b      	add	r3, r5
  404576:	4298      	cmp	r0, r3
  404578:	d004      	beq.n	404584 <_malloc_trim_r+0x48>
  40457a:	4630      	mov	r0, r6
  40457c:	f7ff fb40 	bl	403c00 <__malloc_unlock>
  404580:	2000      	movs	r0, #0
  404582:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404584:	4261      	negs	r1, r4
  404586:	4630      	mov	r0, r6
  404588:	f7ff fe3a 	bl	404200 <_sbrk_r>
  40458c:	3001      	adds	r0, #1
  40458e:	d00d      	beq.n	4045ac <_malloc_trim_r+0x70>
  404590:	4b10      	ldr	r3, [pc, #64]	; (4045d4 <_malloc_trim_r+0x98>)
  404592:	68ba      	ldr	r2, [r7, #8]
  404594:	6819      	ldr	r1, [r3, #0]
  404596:	1b2d      	subs	r5, r5, r4
  404598:	f045 0501 	orr.w	r5, r5, #1
  40459c:	4630      	mov	r0, r6
  40459e:	1b09      	subs	r1, r1, r4
  4045a0:	6055      	str	r5, [r2, #4]
  4045a2:	6019      	str	r1, [r3, #0]
  4045a4:	f7ff fb2c 	bl	403c00 <__malloc_unlock>
  4045a8:	2001      	movs	r0, #1
  4045aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4045ac:	2100      	movs	r1, #0
  4045ae:	4630      	mov	r0, r6
  4045b0:	f7ff fe26 	bl	404200 <_sbrk_r>
  4045b4:	68ba      	ldr	r2, [r7, #8]
  4045b6:	1a83      	subs	r3, r0, r2
  4045b8:	2b0f      	cmp	r3, #15
  4045ba:	ddde      	ble.n	40457a <_malloc_trim_r+0x3e>
  4045bc:	4c06      	ldr	r4, [pc, #24]	; (4045d8 <_malloc_trim_r+0x9c>)
  4045be:	4905      	ldr	r1, [pc, #20]	; (4045d4 <_malloc_trim_r+0x98>)
  4045c0:	6824      	ldr	r4, [r4, #0]
  4045c2:	f043 0301 	orr.w	r3, r3, #1
  4045c6:	1b00      	subs	r0, r0, r4
  4045c8:	6053      	str	r3, [r2, #4]
  4045ca:	6008      	str	r0, [r1, #0]
  4045cc:	e7d5      	b.n	40457a <_malloc_trim_r+0x3e>
  4045ce:	bf00      	nop
  4045d0:	20000444 	.word	0x20000444
  4045d4:	20000a54 	.word	0x20000a54
  4045d8:	2000084c 	.word	0x2000084c

004045dc <_free_r>:
  4045dc:	2900      	cmp	r1, #0
  4045de:	d044      	beq.n	40466a <_free_r+0x8e>
  4045e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4045e4:	460d      	mov	r5, r1
  4045e6:	4680      	mov	r8, r0
  4045e8:	f7ff fb04 	bl	403bf4 <__malloc_lock>
  4045ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4045f0:	4969      	ldr	r1, [pc, #420]	; (404798 <_free_r+0x1bc>)
  4045f2:	f027 0301 	bic.w	r3, r7, #1
  4045f6:	f1a5 0408 	sub.w	r4, r5, #8
  4045fa:	18e2      	adds	r2, r4, r3
  4045fc:	688e      	ldr	r6, [r1, #8]
  4045fe:	6850      	ldr	r0, [r2, #4]
  404600:	42b2      	cmp	r2, r6
  404602:	f020 0003 	bic.w	r0, r0, #3
  404606:	d05e      	beq.n	4046c6 <_free_r+0xea>
  404608:	07fe      	lsls	r6, r7, #31
  40460a:	6050      	str	r0, [r2, #4]
  40460c:	d40b      	bmi.n	404626 <_free_r+0x4a>
  40460e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404612:	1be4      	subs	r4, r4, r7
  404614:	f101 0e08 	add.w	lr, r1, #8
  404618:	68a5      	ldr	r5, [r4, #8]
  40461a:	4575      	cmp	r5, lr
  40461c:	443b      	add	r3, r7
  40461e:	d06d      	beq.n	4046fc <_free_r+0x120>
  404620:	68e7      	ldr	r7, [r4, #12]
  404622:	60ef      	str	r7, [r5, #12]
  404624:	60bd      	str	r5, [r7, #8]
  404626:	1815      	adds	r5, r2, r0
  404628:	686d      	ldr	r5, [r5, #4]
  40462a:	07ed      	lsls	r5, r5, #31
  40462c:	d53e      	bpl.n	4046ac <_free_r+0xd0>
  40462e:	f043 0201 	orr.w	r2, r3, #1
  404632:	6062      	str	r2, [r4, #4]
  404634:	50e3      	str	r3, [r4, r3]
  404636:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40463a:	d217      	bcs.n	40466c <_free_r+0x90>
  40463c:	08db      	lsrs	r3, r3, #3
  40463e:	1c58      	adds	r0, r3, #1
  404640:	109a      	asrs	r2, r3, #2
  404642:	684d      	ldr	r5, [r1, #4]
  404644:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404648:	60a7      	str	r7, [r4, #8]
  40464a:	2301      	movs	r3, #1
  40464c:	4093      	lsls	r3, r2
  40464e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404652:	432b      	orrs	r3, r5
  404654:	3a08      	subs	r2, #8
  404656:	60e2      	str	r2, [r4, #12]
  404658:	604b      	str	r3, [r1, #4]
  40465a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40465e:	60fc      	str	r4, [r7, #12]
  404660:	4640      	mov	r0, r8
  404662:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404666:	f7ff bacb 	b.w	403c00 <__malloc_unlock>
  40466a:	4770      	bx	lr
  40466c:	0a5a      	lsrs	r2, r3, #9
  40466e:	2a04      	cmp	r2, #4
  404670:	d852      	bhi.n	404718 <_free_r+0x13c>
  404672:	099a      	lsrs	r2, r3, #6
  404674:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404678:	00ff      	lsls	r7, r7, #3
  40467a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40467e:	19c8      	adds	r0, r1, r7
  404680:	59ca      	ldr	r2, [r1, r7]
  404682:	3808      	subs	r0, #8
  404684:	4290      	cmp	r0, r2
  404686:	d04f      	beq.n	404728 <_free_r+0x14c>
  404688:	6851      	ldr	r1, [r2, #4]
  40468a:	f021 0103 	bic.w	r1, r1, #3
  40468e:	428b      	cmp	r3, r1
  404690:	d232      	bcs.n	4046f8 <_free_r+0x11c>
  404692:	6892      	ldr	r2, [r2, #8]
  404694:	4290      	cmp	r0, r2
  404696:	d1f7      	bne.n	404688 <_free_r+0xac>
  404698:	68c3      	ldr	r3, [r0, #12]
  40469a:	60a0      	str	r0, [r4, #8]
  40469c:	60e3      	str	r3, [r4, #12]
  40469e:	609c      	str	r4, [r3, #8]
  4046a0:	60c4      	str	r4, [r0, #12]
  4046a2:	4640      	mov	r0, r8
  4046a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4046a8:	f7ff baaa 	b.w	403c00 <__malloc_unlock>
  4046ac:	6895      	ldr	r5, [r2, #8]
  4046ae:	4f3b      	ldr	r7, [pc, #236]	; (40479c <_free_r+0x1c0>)
  4046b0:	42bd      	cmp	r5, r7
  4046b2:	4403      	add	r3, r0
  4046b4:	d040      	beq.n	404738 <_free_r+0x15c>
  4046b6:	68d0      	ldr	r0, [r2, #12]
  4046b8:	60e8      	str	r0, [r5, #12]
  4046ba:	f043 0201 	orr.w	r2, r3, #1
  4046be:	6085      	str	r5, [r0, #8]
  4046c0:	6062      	str	r2, [r4, #4]
  4046c2:	50e3      	str	r3, [r4, r3]
  4046c4:	e7b7      	b.n	404636 <_free_r+0x5a>
  4046c6:	07ff      	lsls	r7, r7, #31
  4046c8:	4403      	add	r3, r0
  4046ca:	d407      	bmi.n	4046dc <_free_r+0x100>
  4046cc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4046d0:	1aa4      	subs	r4, r4, r2
  4046d2:	4413      	add	r3, r2
  4046d4:	68a0      	ldr	r0, [r4, #8]
  4046d6:	68e2      	ldr	r2, [r4, #12]
  4046d8:	60c2      	str	r2, [r0, #12]
  4046da:	6090      	str	r0, [r2, #8]
  4046dc:	4a30      	ldr	r2, [pc, #192]	; (4047a0 <_free_r+0x1c4>)
  4046de:	6812      	ldr	r2, [r2, #0]
  4046e0:	f043 0001 	orr.w	r0, r3, #1
  4046e4:	4293      	cmp	r3, r2
  4046e6:	6060      	str	r0, [r4, #4]
  4046e8:	608c      	str	r4, [r1, #8]
  4046ea:	d3b9      	bcc.n	404660 <_free_r+0x84>
  4046ec:	4b2d      	ldr	r3, [pc, #180]	; (4047a4 <_free_r+0x1c8>)
  4046ee:	4640      	mov	r0, r8
  4046f0:	6819      	ldr	r1, [r3, #0]
  4046f2:	f7ff ff23 	bl	40453c <_malloc_trim_r>
  4046f6:	e7b3      	b.n	404660 <_free_r+0x84>
  4046f8:	4610      	mov	r0, r2
  4046fa:	e7cd      	b.n	404698 <_free_r+0xbc>
  4046fc:	1811      	adds	r1, r2, r0
  4046fe:	6849      	ldr	r1, [r1, #4]
  404700:	07c9      	lsls	r1, r1, #31
  404702:	d444      	bmi.n	40478e <_free_r+0x1b2>
  404704:	6891      	ldr	r1, [r2, #8]
  404706:	68d2      	ldr	r2, [r2, #12]
  404708:	60ca      	str	r2, [r1, #12]
  40470a:	4403      	add	r3, r0
  40470c:	f043 0001 	orr.w	r0, r3, #1
  404710:	6091      	str	r1, [r2, #8]
  404712:	6060      	str	r0, [r4, #4]
  404714:	50e3      	str	r3, [r4, r3]
  404716:	e7a3      	b.n	404660 <_free_r+0x84>
  404718:	2a14      	cmp	r2, #20
  40471a:	d816      	bhi.n	40474a <_free_r+0x16e>
  40471c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404720:	00ff      	lsls	r7, r7, #3
  404722:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404726:	e7aa      	b.n	40467e <_free_r+0xa2>
  404728:	10aa      	asrs	r2, r5, #2
  40472a:	2301      	movs	r3, #1
  40472c:	684d      	ldr	r5, [r1, #4]
  40472e:	4093      	lsls	r3, r2
  404730:	432b      	orrs	r3, r5
  404732:	604b      	str	r3, [r1, #4]
  404734:	4603      	mov	r3, r0
  404736:	e7b0      	b.n	40469a <_free_r+0xbe>
  404738:	f043 0201 	orr.w	r2, r3, #1
  40473c:	614c      	str	r4, [r1, #20]
  40473e:	610c      	str	r4, [r1, #16]
  404740:	60e5      	str	r5, [r4, #12]
  404742:	60a5      	str	r5, [r4, #8]
  404744:	6062      	str	r2, [r4, #4]
  404746:	50e3      	str	r3, [r4, r3]
  404748:	e78a      	b.n	404660 <_free_r+0x84>
  40474a:	2a54      	cmp	r2, #84	; 0x54
  40474c:	d806      	bhi.n	40475c <_free_r+0x180>
  40474e:	0b1a      	lsrs	r2, r3, #12
  404750:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404754:	00ff      	lsls	r7, r7, #3
  404756:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40475a:	e790      	b.n	40467e <_free_r+0xa2>
  40475c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404760:	d806      	bhi.n	404770 <_free_r+0x194>
  404762:	0bda      	lsrs	r2, r3, #15
  404764:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404768:	00ff      	lsls	r7, r7, #3
  40476a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40476e:	e786      	b.n	40467e <_free_r+0xa2>
  404770:	f240 5054 	movw	r0, #1364	; 0x554
  404774:	4282      	cmp	r2, r0
  404776:	d806      	bhi.n	404786 <_free_r+0x1aa>
  404778:	0c9a      	lsrs	r2, r3, #18
  40477a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40477e:	00ff      	lsls	r7, r7, #3
  404780:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404784:	e77b      	b.n	40467e <_free_r+0xa2>
  404786:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40478a:	257e      	movs	r5, #126	; 0x7e
  40478c:	e777      	b.n	40467e <_free_r+0xa2>
  40478e:	f043 0101 	orr.w	r1, r3, #1
  404792:	6061      	str	r1, [r4, #4]
  404794:	6013      	str	r3, [r2, #0]
  404796:	e763      	b.n	404660 <_free_r+0x84>
  404798:	20000444 	.word	0x20000444
  40479c:	2000044c 	.word	0x2000044c
  4047a0:	20000850 	.word	0x20000850
  4047a4:	20000a84 	.word	0x20000a84

004047a8 <__ascii_mbtowc>:
  4047a8:	b082      	sub	sp, #8
  4047aa:	b149      	cbz	r1, 4047c0 <__ascii_mbtowc+0x18>
  4047ac:	b15a      	cbz	r2, 4047c6 <__ascii_mbtowc+0x1e>
  4047ae:	b16b      	cbz	r3, 4047cc <__ascii_mbtowc+0x24>
  4047b0:	7813      	ldrb	r3, [r2, #0]
  4047b2:	600b      	str	r3, [r1, #0]
  4047b4:	7812      	ldrb	r2, [r2, #0]
  4047b6:	1c10      	adds	r0, r2, #0
  4047b8:	bf18      	it	ne
  4047ba:	2001      	movne	r0, #1
  4047bc:	b002      	add	sp, #8
  4047be:	4770      	bx	lr
  4047c0:	a901      	add	r1, sp, #4
  4047c2:	2a00      	cmp	r2, #0
  4047c4:	d1f3      	bne.n	4047ae <__ascii_mbtowc+0x6>
  4047c6:	4610      	mov	r0, r2
  4047c8:	b002      	add	sp, #8
  4047ca:	4770      	bx	lr
  4047cc:	f06f 0001 	mvn.w	r0, #1
  4047d0:	e7f4      	b.n	4047bc <__ascii_mbtowc+0x14>
  4047d2:	bf00      	nop

004047d4 <memmove>:
  4047d4:	4288      	cmp	r0, r1
  4047d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047d8:	d90d      	bls.n	4047f6 <memmove+0x22>
  4047da:	188b      	adds	r3, r1, r2
  4047dc:	4298      	cmp	r0, r3
  4047de:	d20a      	bcs.n	4047f6 <memmove+0x22>
  4047e0:	1884      	adds	r4, r0, r2
  4047e2:	2a00      	cmp	r2, #0
  4047e4:	d051      	beq.n	40488a <memmove+0xb6>
  4047e6:	4622      	mov	r2, r4
  4047e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4047ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4047f0:	4299      	cmp	r1, r3
  4047f2:	d1f9      	bne.n	4047e8 <memmove+0x14>
  4047f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4047f6:	2a0f      	cmp	r2, #15
  4047f8:	d948      	bls.n	40488c <memmove+0xb8>
  4047fa:	ea41 0300 	orr.w	r3, r1, r0
  4047fe:	079b      	lsls	r3, r3, #30
  404800:	d146      	bne.n	404890 <memmove+0xbc>
  404802:	f100 0410 	add.w	r4, r0, #16
  404806:	f101 0310 	add.w	r3, r1, #16
  40480a:	4615      	mov	r5, r2
  40480c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404810:	f844 6c10 	str.w	r6, [r4, #-16]
  404814:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404818:	f844 6c0c 	str.w	r6, [r4, #-12]
  40481c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404820:	f844 6c08 	str.w	r6, [r4, #-8]
  404824:	3d10      	subs	r5, #16
  404826:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40482a:	f844 6c04 	str.w	r6, [r4, #-4]
  40482e:	2d0f      	cmp	r5, #15
  404830:	f103 0310 	add.w	r3, r3, #16
  404834:	f104 0410 	add.w	r4, r4, #16
  404838:	d8e8      	bhi.n	40480c <memmove+0x38>
  40483a:	f1a2 0310 	sub.w	r3, r2, #16
  40483e:	f023 030f 	bic.w	r3, r3, #15
  404842:	f002 0e0f 	and.w	lr, r2, #15
  404846:	3310      	adds	r3, #16
  404848:	f1be 0f03 	cmp.w	lr, #3
  40484c:	4419      	add	r1, r3
  40484e:	4403      	add	r3, r0
  404850:	d921      	bls.n	404896 <memmove+0xc2>
  404852:	1f1e      	subs	r6, r3, #4
  404854:	460d      	mov	r5, r1
  404856:	4674      	mov	r4, lr
  404858:	3c04      	subs	r4, #4
  40485a:	f855 7b04 	ldr.w	r7, [r5], #4
  40485e:	f846 7f04 	str.w	r7, [r6, #4]!
  404862:	2c03      	cmp	r4, #3
  404864:	d8f8      	bhi.n	404858 <memmove+0x84>
  404866:	f1ae 0404 	sub.w	r4, lr, #4
  40486a:	f024 0403 	bic.w	r4, r4, #3
  40486e:	3404      	adds	r4, #4
  404870:	4421      	add	r1, r4
  404872:	4423      	add	r3, r4
  404874:	f002 0203 	and.w	r2, r2, #3
  404878:	b162      	cbz	r2, 404894 <memmove+0xc0>
  40487a:	3b01      	subs	r3, #1
  40487c:	440a      	add	r2, r1
  40487e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404882:	f803 4f01 	strb.w	r4, [r3, #1]!
  404886:	428a      	cmp	r2, r1
  404888:	d1f9      	bne.n	40487e <memmove+0xaa>
  40488a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40488c:	4603      	mov	r3, r0
  40488e:	e7f3      	b.n	404878 <memmove+0xa4>
  404890:	4603      	mov	r3, r0
  404892:	e7f2      	b.n	40487a <memmove+0xa6>
  404894:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404896:	4672      	mov	r2, lr
  404898:	e7ee      	b.n	404878 <memmove+0xa4>
  40489a:	bf00      	nop

0040489c <_realloc_r>:
  40489c:	2900      	cmp	r1, #0
  40489e:	f000 8095 	beq.w	4049cc <_realloc_r+0x130>
  4048a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048a6:	460d      	mov	r5, r1
  4048a8:	4616      	mov	r6, r2
  4048aa:	b083      	sub	sp, #12
  4048ac:	4680      	mov	r8, r0
  4048ae:	f106 070b 	add.w	r7, r6, #11
  4048b2:	f7ff f99f 	bl	403bf4 <__malloc_lock>
  4048b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4048ba:	2f16      	cmp	r7, #22
  4048bc:	f02e 0403 	bic.w	r4, lr, #3
  4048c0:	f1a5 0908 	sub.w	r9, r5, #8
  4048c4:	d83c      	bhi.n	404940 <_realloc_r+0xa4>
  4048c6:	2210      	movs	r2, #16
  4048c8:	4617      	mov	r7, r2
  4048ca:	42be      	cmp	r6, r7
  4048cc:	d83d      	bhi.n	40494a <_realloc_r+0xae>
  4048ce:	4294      	cmp	r4, r2
  4048d0:	da43      	bge.n	40495a <_realloc_r+0xbe>
  4048d2:	4bc4      	ldr	r3, [pc, #784]	; (404be4 <_realloc_r+0x348>)
  4048d4:	6899      	ldr	r1, [r3, #8]
  4048d6:	eb09 0004 	add.w	r0, r9, r4
  4048da:	4288      	cmp	r0, r1
  4048dc:	f000 80b4 	beq.w	404a48 <_realloc_r+0x1ac>
  4048e0:	6843      	ldr	r3, [r0, #4]
  4048e2:	f023 0101 	bic.w	r1, r3, #1
  4048e6:	4401      	add	r1, r0
  4048e8:	6849      	ldr	r1, [r1, #4]
  4048ea:	07c9      	lsls	r1, r1, #31
  4048ec:	d54c      	bpl.n	404988 <_realloc_r+0xec>
  4048ee:	f01e 0f01 	tst.w	lr, #1
  4048f2:	f000 809b 	beq.w	404a2c <_realloc_r+0x190>
  4048f6:	4631      	mov	r1, r6
  4048f8:	4640      	mov	r0, r8
  4048fa:	f7fe fddf 	bl	4034bc <_malloc_r>
  4048fe:	4606      	mov	r6, r0
  404900:	2800      	cmp	r0, #0
  404902:	d03a      	beq.n	40497a <_realloc_r+0xde>
  404904:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404908:	f023 0301 	bic.w	r3, r3, #1
  40490c:	444b      	add	r3, r9
  40490e:	f1a0 0208 	sub.w	r2, r0, #8
  404912:	429a      	cmp	r2, r3
  404914:	f000 8121 	beq.w	404b5a <_realloc_r+0x2be>
  404918:	1f22      	subs	r2, r4, #4
  40491a:	2a24      	cmp	r2, #36	; 0x24
  40491c:	f200 8107 	bhi.w	404b2e <_realloc_r+0x292>
  404920:	2a13      	cmp	r2, #19
  404922:	f200 80db 	bhi.w	404adc <_realloc_r+0x240>
  404926:	4603      	mov	r3, r0
  404928:	462a      	mov	r2, r5
  40492a:	6811      	ldr	r1, [r2, #0]
  40492c:	6019      	str	r1, [r3, #0]
  40492e:	6851      	ldr	r1, [r2, #4]
  404930:	6059      	str	r1, [r3, #4]
  404932:	6892      	ldr	r2, [r2, #8]
  404934:	609a      	str	r2, [r3, #8]
  404936:	4629      	mov	r1, r5
  404938:	4640      	mov	r0, r8
  40493a:	f7ff fe4f 	bl	4045dc <_free_r>
  40493e:	e01c      	b.n	40497a <_realloc_r+0xde>
  404940:	f027 0707 	bic.w	r7, r7, #7
  404944:	2f00      	cmp	r7, #0
  404946:	463a      	mov	r2, r7
  404948:	dabf      	bge.n	4048ca <_realloc_r+0x2e>
  40494a:	2600      	movs	r6, #0
  40494c:	230c      	movs	r3, #12
  40494e:	4630      	mov	r0, r6
  404950:	f8c8 3000 	str.w	r3, [r8]
  404954:	b003      	add	sp, #12
  404956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40495a:	462e      	mov	r6, r5
  40495c:	1be3      	subs	r3, r4, r7
  40495e:	2b0f      	cmp	r3, #15
  404960:	d81e      	bhi.n	4049a0 <_realloc_r+0x104>
  404962:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404966:	f003 0301 	and.w	r3, r3, #1
  40496a:	4323      	orrs	r3, r4
  40496c:	444c      	add	r4, r9
  40496e:	f8c9 3004 	str.w	r3, [r9, #4]
  404972:	6863      	ldr	r3, [r4, #4]
  404974:	f043 0301 	orr.w	r3, r3, #1
  404978:	6063      	str	r3, [r4, #4]
  40497a:	4640      	mov	r0, r8
  40497c:	f7ff f940 	bl	403c00 <__malloc_unlock>
  404980:	4630      	mov	r0, r6
  404982:	b003      	add	sp, #12
  404984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404988:	f023 0303 	bic.w	r3, r3, #3
  40498c:	18e1      	adds	r1, r4, r3
  40498e:	4291      	cmp	r1, r2
  404990:	db1f      	blt.n	4049d2 <_realloc_r+0x136>
  404992:	68c3      	ldr	r3, [r0, #12]
  404994:	6882      	ldr	r2, [r0, #8]
  404996:	462e      	mov	r6, r5
  404998:	60d3      	str	r3, [r2, #12]
  40499a:	460c      	mov	r4, r1
  40499c:	609a      	str	r2, [r3, #8]
  40499e:	e7dd      	b.n	40495c <_realloc_r+0xc0>
  4049a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4049a4:	eb09 0107 	add.w	r1, r9, r7
  4049a8:	f002 0201 	and.w	r2, r2, #1
  4049ac:	444c      	add	r4, r9
  4049ae:	f043 0301 	orr.w	r3, r3, #1
  4049b2:	4317      	orrs	r7, r2
  4049b4:	f8c9 7004 	str.w	r7, [r9, #4]
  4049b8:	604b      	str	r3, [r1, #4]
  4049ba:	6863      	ldr	r3, [r4, #4]
  4049bc:	f043 0301 	orr.w	r3, r3, #1
  4049c0:	3108      	adds	r1, #8
  4049c2:	6063      	str	r3, [r4, #4]
  4049c4:	4640      	mov	r0, r8
  4049c6:	f7ff fe09 	bl	4045dc <_free_r>
  4049ca:	e7d6      	b.n	40497a <_realloc_r+0xde>
  4049cc:	4611      	mov	r1, r2
  4049ce:	f7fe bd75 	b.w	4034bc <_malloc_r>
  4049d2:	f01e 0f01 	tst.w	lr, #1
  4049d6:	d18e      	bne.n	4048f6 <_realloc_r+0x5a>
  4049d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4049dc:	eba9 0a01 	sub.w	sl, r9, r1
  4049e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4049e4:	f021 0103 	bic.w	r1, r1, #3
  4049e8:	440b      	add	r3, r1
  4049ea:	4423      	add	r3, r4
  4049ec:	4293      	cmp	r3, r2
  4049ee:	db25      	blt.n	404a3c <_realloc_r+0x1a0>
  4049f0:	68c2      	ldr	r2, [r0, #12]
  4049f2:	6881      	ldr	r1, [r0, #8]
  4049f4:	4656      	mov	r6, sl
  4049f6:	60ca      	str	r2, [r1, #12]
  4049f8:	6091      	str	r1, [r2, #8]
  4049fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  4049fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404a02:	1f22      	subs	r2, r4, #4
  404a04:	2a24      	cmp	r2, #36	; 0x24
  404a06:	60c1      	str	r1, [r0, #12]
  404a08:	6088      	str	r0, [r1, #8]
  404a0a:	f200 8094 	bhi.w	404b36 <_realloc_r+0x29a>
  404a0e:	2a13      	cmp	r2, #19
  404a10:	d96f      	bls.n	404af2 <_realloc_r+0x256>
  404a12:	6829      	ldr	r1, [r5, #0]
  404a14:	f8ca 1008 	str.w	r1, [sl, #8]
  404a18:	6869      	ldr	r1, [r5, #4]
  404a1a:	f8ca 100c 	str.w	r1, [sl, #12]
  404a1e:	2a1b      	cmp	r2, #27
  404a20:	f200 80a2 	bhi.w	404b68 <_realloc_r+0x2cc>
  404a24:	3508      	adds	r5, #8
  404a26:	f10a 0210 	add.w	r2, sl, #16
  404a2a:	e063      	b.n	404af4 <_realloc_r+0x258>
  404a2c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404a30:	eba9 0a03 	sub.w	sl, r9, r3
  404a34:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a38:	f021 0103 	bic.w	r1, r1, #3
  404a3c:	1863      	adds	r3, r4, r1
  404a3e:	4293      	cmp	r3, r2
  404a40:	f6ff af59 	blt.w	4048f6 <_realloc_r+0x5a>
  404a44:	4656      	mov	r6, sl
  404a46:	e7d8      	b.n	4049fa <_realloc_r+0x15e>
  404a48:	6841      	ldr	r1, [r0, #4]
  404a4a:	f021 0b03 	bic.w	fp, r1, #3
  404a4e:	44a3      	add	fp, r4
  404a50:	f107 0010 	add.w	r0, r7, #16
  404a54:	4583      	cmp	fp, r0
  404a56:	da56      	bge.n	404b06 <_realloc_r+0x26a>
  404a58:	f01e 0f01 	tst.w	lr, #1
  404a5c:	f47f af4b 	bne.w	4048f6 <_realloc_r+0x5a>
  404a60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404a64:	eba9 0a01 	sub.w	sl, r9, r1
  404a68:	f8da 1004 	ldr.w	r1, [sl, #4]
  404a6c:	f021 0103 	bic.w	r1, r1, #3
  404a70:	448b      	add	fp, r1
  404a72:	4558      	cmp	r0, fp
  404a74:	dce2      	bgt.n	404a3c <_realloc_r+0x1a0>
  404a76:	4656      	mov	r6, sl
  404a78:	f8da 100c 	ldr.w	r1, [sl, #12]
  404a7c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404a80:	1f22      	subs	r2, r4, #4
  404a82:	2a24      	cmp	r2, #36	; 0x24
  404a84:	60c1      	str	r1, [r0, #12]
  404a86:	6088      	str	r0, [r1, #8]
  404a88:	f200 808f 	bhi.w	404baa <_realloc_r+0x30e>
  404a8c:	2a13      	cmp	r2, #19
  404a8e:	f240 808a 	bls.w	404ba6 <_realloc_r+0x30a>
  404a92:	6829      	ldr	r1, [r5, #0]
  404a94:	f8ca 1008 	str.w	r1, [sl, #8]
  404a98:	6869      	ldr	r1, [r5, #4]
  404a9a:	f8ca 100c 	str.w	r1, [sl, #12]
  404a9e:	2a1b      	cmp	r2, #27
  404aa0:	f200 808a 	bhi.w	404bb8 <_realloc_r+0x31c>
  404aa4:	3508      	adds	r5, #8
  404aa6:	f10a 0210 	add.w	r2, sl, #16
  404aaa:	6829      	ldr	r1, [r5, #0]
  404aac:	6011      	str	r1, [r2, #0]
  404aae:	6869      	ldr	r1, [r5, #4]
  404ab0:	6051      	str	r1, [r2, #4]
  404ab2:	68a9      	ldr	r1, [r5, #8]
  404ab4:	6091      	str	r1, [r2, #8]
  404ab6:	eb0a 0107 	add.w	r1, sl, r7
  404aba:	ebab 0207 	sub.w	r2, fp, r7
  404abe:	f042 0201 	orr.w	r2, r2, #1
  404ac2:	6099      	str	r1, [r3, #8]
  404ac4:	604a      	str	r2, [r1, #4]
  404ac6:	f8da 3004 	ldr.w	r3, [sl, #4]
  404aca:	f003 0301 	and.w	r3, r3, #1
  404ace:	431f      	orrs	r7, r3
  404ad0:	4640      	mov	r0, r8
  404ad2:	f8ca 7004 	str.w	r7, [sl, #4]
  404ad6:	f7ff f893 	bl	403c00 <__malloc_unlock>
  404ada:	e751      	b.n	404980 <_realloc_r+0xe4>
  404adc:	682b      	ldr	r3, [r5, #0]
  404ade:	6003      	str	r3, [r0, #0]
  404ae0:	686b      	ldr	r3, [r5, #4]
  404ae2:	6043      	str	r3, [r0, #4]
  404ae4:	2a1b      	cmp	r2, #27
  404ae6:	d82d      	bhi.n	404b44 <_realloc_r+0x2a8>
  404ae8:	f100 0308 	add.w	r3, r0, #8
  404aec:	f105 0208 	add.w	r2, r5, #8
  404af0:	e71b      	b.n	40492a <_realloc_r+0x8e>
  404af2:	4632      	mov	r2, r6
  404af4:	6829      	ldr	r1, [r5, #0]
  404af6:	6011      	str	r1, [r2, #0]
  404af8:	6869      	ldr	r1, [r5, #4]
  404afa:	6051      	str	r1, [r2, #4]
  404afc:	68a9      	ldr	r1, [r5, #8]
  404afe:	6091      	str	r1, [r2, #8]
  404b00:	461c      	mov	r4, r3
  404b02:	46d1      	mov	r9, sl
  404b04:	e72a      	b.n	40495c <_realloc_r+0xc0>
  404b06:	eb09 0107 	add.w	r1, r9, r7
  404b0a:	ebab 0b07 	sub.w	fp, fp, r7
  404b0e:	f04b 0201 	orr.w	r2, fp, #1
  404b12:	6099      	str	r1, [r3, #8]
  404b14:	604a      	str	r2, [r1, #4]
  404b16:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404b1a:	f003 0301 	and.w	r3, r3, #1
  404b1e:	431f      	orrs	r7, r3
  404b20:	4640      	mov	r0, r8
  404b22:	f845 7c04 	str.w	r7, [r5, #-4]
  404b26:	f7ff f86b 	bl	403c00 <__malloc_unlock>
  404b2a:	462e      	mov	r6, r5
  404b2c:	e728      	b.n	404980 <_realloc_r+0xe4>
  404b2e:	4629      	mov	r1, r5
  404b30:	f7ff fe50 	bl	4047d4 <memmove>
  404b34:	e6ff      	b.n	404936 <_realloc_r+0x9a>
  404b36:	4629      	mov	r1, r5
  404b38:	4630      	mov	r0, r6
  404b3a:	461c      	mov	r4, r3
  404b3c:	46d1      	mov	r9, sl
  404b3e:	f7ff fe49 	bl	4047d4 <memmove>
  404b42:	e70b      	b.n	40495c <_realloc_r+0xc0>
  404b44:	68ab      	ldr	r3, [r5, #8]
  404b46:	6083      	str	r3, [r0, #8]
  404b48:	68eb      	ldr	r3, [r5, #12]
  404b4a:	60c3      	str	r3, [r0, #12]
  404b4c:	2a24      	cmp	r2, #36	; 0x24
  404b4e:	d017      	beq.n	404b80 <_realloc_r+0x2e4>
  404b50:	f100 0310 	add.w	r3, r0, #16
  404b54:	f105 0210 	add.w	r2, r5, #16
  404b58:	e6e7      	b.n	40492a <_realloc_r+0x8e>
  404b5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404b5e:	f023 0303 	bic.w	r3, r3, #3
  404b62:	441c      	add	r4, r3
  404b64:	462e      	mov	r6, r5
  404b66:	e6f9      	b.n	40495c <_realloc_r+0xc0>
  404b68:	68a9      	ldr	r1, [r5, #8]
  404b6a:	f8ca 1010 	str.w	r1, [sl, #16]
  404b6e:	68e9      	ldr	r1, [r5, #12]
  404b70:	f8ca 1014 	str.w	r1, [sl, #20]
  404b74:	2a24      	cmp	r2, #36	; 0x24
  404b76:	d00c      	beq.n	404b92 <_realloc_r+0x2f6>
  404b78:	3510      	adds	r5, #16
  404b7a:	f10a 0218 	add.w	r2, sl, #24
  404b7e:	e7b9      	b.n	404af4 <_realloc_r+0x258>
  404b80:	692b      	ldr	r3, [r5, #16]
  404b82:	6103      	str	r3, [r0, #16]
  404b84:	696b      	ldr	r3, [r5, #20]
  404b86:	6143      	str	r3, [r0, #20]
  404b88:	f105 0218 	add.w	r2, r5, #24
  404b8c:	f100 0318 	add.w	r3, r0, #24
  404b90:	e6cb      	b.n	40492a <_realloc_r+0x8e>
  404b92:	692a      	ldr	r2, [r5, #16]
  404b94:	f8ca 2018 	str.w	r2, [sl, #24]
  404b98:	696a      	ldr	r2, [r5, #20]
  404b9a:	f8ca 201c 	str.w	r2, [sl, #28]
  404b9e:	3518      	adds	r5, #24
  404ba0:	f10a 0220 	add.w	r2, sl, #32
  404ba4:	e7a6      	b.n	404af4 <_realloc_r+0x258>
  404ba6:	4632      	mov	r2, r6
  404ba8:	e77f      	b.n	404aaa <_realloc_r+0x20e>
  404baa:	4629      	mov	r1, r5
  404bac:	4630      	mov	r0, r6
  404bae:	9301      	str	r3, [sp, #4]
  404bb0:	f7ff fe10 	bl	4047d4 <memmove>
  404bb4:	9b01      	ldr	r3, [sp, #4]
  404bb6:	e77e      	b.n	404ab6 <_realloc_r+0x21a>
  404bb8:	68a9      	ldr	r1, [r5, #8]
  404bba:	f8ca 1010 	str.w	r1, [sl, #16]
  404bbe:	68e9      	ldr	r1, [r5, #12]
  404bc0:	f8ca 1014 	str.w	r1, [sl, #20]
  404bc4:	2a24      	cmp	r2, #36	; 0x24
  404bc6:	d003      	beq.n	404bd0 <_realloc_r+0x334>
  404bc8:	3510      	adds	r5, #16
  404bca:	f10a 0218 	add.w	r2, sl, #24
  404bce:	e76c      	b.n	404aaa <_realloc_r+0x20e>
  404bd0:	692a      	ldr	r2, [r5, #16]
  404bd2:	f8ca 2018 	str.w	r2, [sl, #24]
  404bd6:	696a      	ldr	r2, [r5, #20]
  404bd8:	f8ca 201c 	str.w	r2, [sl, #28]
  404bdc:	3518      	adds	r5, #24
  404bde:	f10a 0220 	add.w	r2, sl, #32
  404be2:	e762      	b.n	404aaa <_realloc_r+0x20e>
  404be4:	20000444 	.word	0x20000444

00404be8 <__ascii_wctomb>:
  404be8:	b121      	cbz	r1, 404bf4 <__ascii_wctomb+0xc>
  404bea:	2aff      	cmp	r2, #255	; 0xff
  404bec:	d804      	bhi.n	404bf8 <__ascii_wctomb+0x10>
  404bee:	700a      	strb	r2, [r1, #0]
  404bf0:	2001      	movs	r0, #1
  404bf2:	4770      	bx	lr
  404bf4:	4608      	mov	r0, r1
  404bf6:	4770      	bx	lr
  404bf8:	238a      	movs	r3, #138	; 0x8a
  404bfa:	6003      	str	r3, [r0, #0]
  404bfc:	f04f 30ff 	mov.w	r0, #4294967295
  404c00:	4770      	bx	lr
  404c02:	bf00      	nop

00404c04 <__aeabi_dmul>:
  404c04:	b570      	push	{r4, r5, r6, lr}
  404c06:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404c0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404c0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404c12:	bf1d      	ittte	ne
  404c14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404c18:	ea94 0f0c 	teqne	r4, ip
  404c1c:	ea95 0f0c 	teqne	r5, ip
  404c20:	f000 f8de 	bleq	404de0 <__aeabi_dmul+0x1dc>
  404c24:	442c      	add	r4, r5
  404c26:	ea81 0603 	eor.w	r6, r1, r3
  404c2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404c2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  404c32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  404c36:	bf18      	it	ne
  404c38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404c3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404c40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404c44:	d038      	beq.n	404cb8 <__aeabi_dmul+0xb4>
  404c46:	fba0 ce02 	umull	ip, lr, r0, r2
  404c4a:	f04f 0500 	mov.w	r5, #0
  404c4e:	fbe1 e502 	umlal	lr, r5, r1, r2
  404c52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  404c56:	fbe0 e503 	umlal	lr, r5, r0, r3
  404c5a:	f04f 0600 	mov.w	r6, #0
  404c5e:	fbe1 5603 	umlal	r5, r6, r1, r3
  404c62:	f09c 0f00 	teq	ip, #0
  404c66:	bf18      	it	ne
  404c68:	f04e 0e01 	orrne.w	lr, lr, #1
  404c6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404c70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  404c74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404c78:	d204      	bcs.n	404c84 <__aeabi_dmul+0x80>
  404c7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404c7e:	416d      	adcs	r5, r5
  404c80:	eb46 0606 	adc.w	r6, r6, r6
  404c84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404c88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404c8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404c90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404c94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404c98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404c9c:	bf88      	it	hi
  404c9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404ca2:	d81e      	bhi.n	404ce2 <__aeabi_dmul+0xde>
  404ca4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404ca8:	bf08      	it	eq
  404caa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404cae:	f150 0000 	adcs.w	r0, r0, #0
  404cb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404cb6:	bd70      	pop	{r4, r5, r6, pc}
  404cb8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404cbc:	ea46 0101 	orr.w	r1, r6, r1
  404cc0:	ea40 0002 	orr.w	r0, r0, r2
  404cc4:	ea81 0103 	eor.w	r1, r1, r3
  404cc8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404ccc:	bfc2      	ittt	gt
  404cce:	ebd4 050c 	rsbsgt	r5, r4, ip
  404cd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404cd6:	bd70      	popgt	{r4, r5, r6, pc}
  404cd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404cdc:	f04f 0e00 	mov.w	lr, #0
  404ce0:	3c01      	subs	r4, #1
  404ce2:	f300 80ab 	bgt.w	404e3c <__aeabi_dmul+0x238>
  404ce6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404cea:	bfde      	ittt	le
  404cec:	2000      	movle	r0, #0
  404cee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404cf2:	bd70      	pople	{r4, r5, r6, pc}
  404cf4:	f1c4 0400 	rsb	r4, r4, #0
  404cf8:	3c20      	subs	r4, #32
  404cfa:	da35      	bge.n	404d68 <__aeabi_dmul+0x164>
  404cfc:	340c      	adds	r4, #12
  404cfe:	dc1b      	bgt.n	404d38 <__aeabi_dmul+0x134>
  404d00:	f104 0414 	add.w	r4, r4, #20
  404d04:	f1c4 0520 	rsb	r5, r4, #32
  404d08:	fa00 f305 	lsl.w	r3, r0, r5
  404d0c:	fa20 f004 	lsr.w	r0, r0, r4
  404d10:	fa01 f205 	lsl.w	r2, r1, r5
  404d14:	ea40 0002 	orr.w	r0, r0, r2
  404d18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404d1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404d20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404d24:	fa21 f604 	lsr.w	r6, r1, r4
  404d28:	eb42 0106 	adc.w	r1, r2, r6
  404d2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404d30:	bf08      	it	eq
  404d32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404d36:	bd70      	pop	{r4, r5, r6, pc}
  404d38:	f1c4 040c 	rsb	r4, r4, #12
  404d3c:	f1c4 0520 	rsb	r5, r4, #32
  404d40:	fa00 f304 	lsl.w	r3, r0, r4
  404d44:	fa20 f005 	lsr.w	r0, r0, r5
  404d48:	fa01 f204 	lsl.w	r2, r1, r4
  404d4c:	ea40 0002 	orr.w	r0, r0, r2
  404d50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404d54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404d58:	f141 0100 	adc.w	r1, r1, #0
  404d5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404d60:	bf08      	it	eq
  404d62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404d66:	bd70      	pop	{r4, r5, r6, pc}
  404d68:	f1c4 0520 	rsb	r5, r4, #32
  404d6c:	fa00 f205 	lsl.w	r2, r0, r5
  404d70:	ea4e 0e02 	orr.w	lr, lr, r2
  404d74:	fa20 f304 	lsr.w	r3, r0, r4
  404d78:	fa01 f205 	lsl.w	r2, r1, r5
  404d7c:	ea43 0302 	orr.w	r3, r3, r2
  404d80:	fa21 f004 	lsr.w	r0, r1, r4
  404d84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404d88:	fa21 f204 	lsr.w	r2, r1, r4
  404d8c:	ea20 0002 	bic.w	r0, r0, r2
  404d90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404d94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404d98:	bf08      	it	eq
  404d9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404d9e:	bd70      	pop	{r4, r5, r6, pc}
  404da0:	f094 0f00 	teq	r4, #0
  404da4:	d10f      	bne.n	404dc6 <__aeabi_dmul+0x1c2>
  404da6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404daa:	0040      	lsls	r0, r0, #1
  404dac:	eb41 0101 	adc.w	r1, r1, r1
  404db0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404db4:	bf08      	it	eq
  404db6:	3c01      	subeq	r4, #1
  404db8:	d0f7      	beq.n	404daa <__aeabi_dmul+0x1a6>
  404dba:	ea41 0106 	orr.w	r1, r1, r6
  404dbe:	f095 0f00 	teq	r5, #0
  404dc2:	bf18      	it	ne
  404dc4:	4770      	bxne	lr
  404dc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404dca:	0052      	lsls	r2, r2, #1
  404dcc:	eb43 0303 	adc.w	r3, r3, r3
  404dd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404dd4:	bf08      	it	eq
  404dd6:	3d01      	subeq	r5, #1
  404dd8:	d0f7      	beq.n	404dca <__aeabi_dmul+0x1c6>
  404dda:	ea43 0306 	orr.w	r3, r3, r6
  404dde:	4770      	bx	lr
  404de0:	ea94 0f0c 	teq	r4, ip
  404de4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404de8:	bf18      	it	ne
  404dea:	ea95 0f0c 	teqne	r5, ip
  404dee:	d00c      	beq.n	404e0a <__aeabi_dmul+0x206>
  404df0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404df4:	bf18      	it	ne
  404df6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404dfa:	d1d1      	bne.n	404da0 <__aeabi_dmul+0x19c>
  404dfc:	ea81 0103 	eor.w	r1, r1, r3
  404e00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404e04:	f04f 0000 	mov.w	r0, #0
  404e08:	bd70      	pop	{r4, r5, r6, pc}
  404e0a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404e0e:	bf06      	itte	eq
  404e10:	4610      	moveq	r0, r2
  404e12:	4619      	moveq	r1, r3
  404e14:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404e18:	d019      	beq.n	404e4e <__aeabi_dmul+0x24a>
  404e1a:	ea94 0f0c 	teq	r4, ip
  404e1e:	d102      	bne.n	404e26 <__aeabi_dmul+0x222>
  404e20:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404e24:	d113      	bne.n	404e4e <__aeabi_dmul+0x24a>
  404e26:	ea95 0f0c 	teq	r5, ip
  404e2a:	d105      	bne.n	404e38 <__aeabi_dmul+0x234>
  404e2c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404e30:	bf1c      	itt	ne
  404e32:	4610      	movne	r0, r2
  404e34:	4619      	movne	r1, r3
  404e36:	d10a      	bne.n	404e4e <__aeabi_dmul+0x24a>
  404e38:	ea81 0103 	eor.w	r1, r1, r3
  404e3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404e40:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404e44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404e48:	f04f 0000 	mov.w	r0, #0
  404e4c:	bd70      	pop	{r4, r5, r6, pc}
  404e4e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404e52:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404e56:	bd70      	pop	{r4, r5, r6, pc}

00404e58 <__aeabi_ddiv>:
  404e58:	b570      	push	{r4, r5, r6, lr}
  404e5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404e5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404e62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404e66:	bf1d      	ittte	ne
  404e68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404e6c:	ea94 0f0c 	teqne	r4, ip
  404e70:	ea95 0f0c 	teqne	r5, ip
  404e74:	f000 f8a7 	bleq	404fc6 <__aeabi_ddiv+0x16e>
  404e78:	eba4 0405 	sub.w	r4, r4, r5
  404e7c:	ea81 0e03 	eor.w	lr, r1, r3
  404e80:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404e84:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404e88:	f000 8088 	beq.w	404f9c <__aeabi_ddiv+0x144>
  404e8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404e90:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404e94:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404e98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404e9c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404ea0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404ea4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404ea8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404eac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404eb0:	429d      	cmp	r5, r3
  404eb2:	bf08      	it	eq
  404eb4:	4296      	cmpeq	r6, r2
  404eb6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404eba:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404ebe:	d202      	bcs.n	404ec6 <__aeabi_ddiv+0x6e>
  404ec0:	085b      	lsrs	r3, r3, #1
  404ec2:	ea4f 0232 	mov.w	r2, r2, rrx
  404ec6:	1ab6      	subs	r6, r6, r2
  404ec8:	eb65 0503 	sbc.w	r5, r5, r3
  404ecc:	085b      	lsrs	r3, r3, #1
  404ece:	ea4f 0232 	mov.w	r2, r2, rrx
  404ed2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404ed6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404eda:	ebb6 0e02 	subs.w	lr, r6, r2
  404ede:	eb75 0e03 	sbcs.w	lr, r5, r3
  404ee2:	bf22      	ittt	cs
  404ee4:	1ab6      	subcs	r6, r6, r2
  404ee6:	4675      	movcs	r5, lr
  404ee8:	ea40 000c 	orrcs.w	r0, r0, ip
  404eec:	085b      	lsrs	r3, r3, #1
  404eee:	ea4f 0232 	mov.w	r2, r2, rrx
  404ef2:	ebb6 0e02 	subs.w	lr, r6, r2
  404ef6:	eb75 0e03 	sbcs.w	lr, r5, r3
  404efa:	bf22      	ittt	cs
  404efc:	1ab6      	subcs	r6, r6, r2
  404efe:	4675      	movcs	r5, lr
  404f00:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404f04:	085b      	lsrs	r3, r3, #1
  404f06:	ea4f 0232 	mov.w	r2, r2, rrx
  404f0a:	ebb6 0e02 	subs.w	lr, r6, r2
  404f0e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404f12:	bf22      	ittt	cs
  404f14:	1ab6      	subcs	r6, r6, r2
  404f16:	4675      	movcs	r5, lr
  404f18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404f1c:	085b      	lsrs	r3, r3, #1
  404f1e:	ea4f 0232 	mov.w	r2, r2, rrx
  404f22:	ebb6 0e02 	subs.w	lr, r6, r2
  404f26:	eb75 0e03 	sbcs.w	lr, r5, r3
  404f2a:	bf22      	ittt	cs
  404f2c:	1ab6      	subcs	r6, r6, r2
  404f2e:	4675      	movcs	r5, lr
  404f30:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404f34:	ea55 0e06 	orrs.w	lr, r5, r6
  404f38:	d018      	beq.n	404f6c <__aeabi_ddiv+0x114>
  404f3a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404f3e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404f42:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404f46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404f4a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404f4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404f52:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404f56:	d1c0      	bne.n	404eda <__aeabi_ddiv+0x82>
  404f58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404f5c:	d10b      	bne.n	404f76 <__aeabi_ddiv+0x11e>
  404f5e:	ea41 0100 	orr.w	r1, r1, r0
  404f62:	f04f 0000 	mov.w	r0, #0
  404f66:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404f6a:	e7b6      	b.n	404eda <__aeabi_ddiv+0x82>
  404f6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404f70:	bf04      	itt	eq
  404f72:	4301      	orreq	r1, r0
  404f74:	2000      	moveq	r0, #0
  404f76:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404f7a:	bf88      	it	hi
  404f7c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404f80:	f63f aeaf 	bhi.w	404ce2 <__aeabi_dmul+0xde>
  404f84:	ebb5 0c03 	subs.w	ip, r5, r3
  404f88:	bf04      	itt	eq
  404f8a:	ebb6 0c02 	subseq.w	ip, r6, r2
  404f8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404f92:	f150 0000 	adcs.w	r0, r0, #0
  404f96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404f9a:	bd70      	pop	{r4, r5, r6, pc}
  404f9c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404fa0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404fa4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404fa8:	bfc2      	ittt	gt
  404faa:	ebd4 050c 	rsbsgt	r5, r4, ip
  404fae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404fb2:	bd70      	popgt	{r4, r5, r6, pc}
  404fb4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404fb8:	f04f 0e00 	mov.w	lr, #0
  404fbc:	3c01      	subs	r4, #1
  404fbe:	e690      	b.n	404ce2 <__aeabi_dmul+0xde>
  404fc0:	ea45 0e06 	orr.w	lr, r5, r6
  404fc4:	e68d      	b.n	404ce2 <__aeabi_dmul+0xde>
  404fc6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404fca:	ea94 0f0c 	teq	r4, ip
  404fce:	bf08      	it	eq
  404fd0:	ea95 0f0c 	teqeq	r5, ip
  404fd4:	f43f af3b 	beq.w	404e4e <__aeabi_dmul+0x24a>
  404fd8:	ea94 0f0c 	teq	r4, ip
  404fdc:	d10a      	bne.n	404ff4 <__aeabi_ddiv+0x19c>
  404fde:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404fe2:	f47f af34 	bne.w	404e4e <__aeabi_dmul+0x24a>
  404fe6:	ea95 0f0c 	teq	r5, ip
  404fea:	f47f af25 	bne.w	404e38 <__aeabi_dmul+0x234>
  404fee:	4610      	mov	r0, r2
  404ff0:	4619      	mov	r1, r3
  404ff2:	e72c      	b.n	404e4e <__aeabi_dmul+0x24a>
  404ff4:	ea95 0f0c 	teq	r5, ip
  404ff8:	d106      	bne.n	405008 <__aeabi_ddiv+0x1b0>
  404ffa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404ffe:	f43f aefd 	beq.w	404dfc <__aeabi_dmul+0x1f8>
  405002:	4610      	mov	r0, r2
  405004:	4619      	mov	r1, r3
  405006:	e722      	b.n	404e4e <__aeabi_dmul+0x24a>
  405008:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40500c:	bf18      	it	ne
  40500e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405012:	f47f aec5 	bne.w	404da0 <__aeabi_dmul+0x19c>
  405016:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40501a:	f47f af0d 	bne.w	404e38 <__aeabi_dmul+0x234>
  40501e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405022:	f47f aeeb 	bne.w	404dfc <__aeabi_dmul+0x1f8>
  405026:	e712      	b.n	404e4e <__aeabi_dmul+0x24a>

00405028 <__gedf2>:
  405028:	f04f 3cff 	mov.w	ip, #4294967295
  40502c:	e006      	b.n	40503c <__cmpdf2+0x4>
  40502e:	bf00      	nop

00405030 <__ledf2>:
  405030:	f04f 0c01 	mov.w	ip, #1
  405034:	e002      	b.n	40503c <__cmpdf2+0x4>
  405036:	bf00      	nop

00405038 <__cmpdf2>:
  405038:	f04f 0c01 	mov.w	ip, #1
  40503c:	f84d cd04 	str.w	ip, [sp, #-4]!
  405040:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405044:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405048:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40504c:	bf18      	it	ne
  40504e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405052:	d01b      	beq.n	40508c <__cmpdf2+0x54>
  405054:	b001      	add	sp, #4
  405056:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40505a:	bf0c      	ite	eq
  40505c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405060:	ea91 0f03 	teqne	r1, r3
  405064:	bf02      	ittt	eq
  405066:	ea90 0f02 	teqeq	r0, r2
  40506a:	2000      	moveq	r0, #0
  40506c:	4770      	bxeq	lr
  40506e:	f110 0f00 	cmn.w	r0, #0
  405072:	ea91 0f03 	teq	r1, r3
  405076:	bf58      	it	pl
  405078:	4299      	cmppl	r1, r3
  40507a:	bf08      	it	eq
  40507c:	4290      	cmpeq	r0, r2
  40507e:	bf2c      	ite	cs
  405080:	17d8      	asrcs	r0, r3, #31
  405082:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405086:	f040 0001 	orr.w	r0, r0, #1
  40508a:	4770      	bx	lr
  40508c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405090:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405094:	d102      	bne.n	40509c <__cmpdf2+0x64>
  405096:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40509a:	d107      	bne.n	4050ac <__cmpdf2+0x74>
  40509c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4050a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4050a4:	d1d6      	bne.n	405054 <__cmpdf2+0x1c>
  4050a6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4050aa:	d0d3      	beq.n	405054 <__cmpdf2+0x1c>
  4050ac:	f85d 0b04 	ldr.w	r0, [sp], #4
  4050b0:	4770      	bx	lr
  4050b2:	bf00      	nop

004050b4 <__aeabi_cdrcmple>:
  4050b4:	4684      	mov	ip, r0
  4050b6:	4610      	mov	r0, r2
  4050b8:	4662      	mov	r2, ip
  4050ba:	468c      	mov	ip, r1
  4050bc:	4619      	mov	r1, r3
  4050be:	4663      	mov	r3, ip
  4050c0:	e000      	b.n	4050c4 <__aeabi_cdcmpeq>
  4050c2:	bf00      	nop

004050c4 <__aeabi_cdcmpeq>:
  4050c4:	b501      	push	{r0, lr}
  4050c6:	f7ff ffb7 	bl	405038 <__cmpdf2>
  4050ca:	2800      	cmp	r0, #0
  4050cc:	bf48      	it	mi
  4050ce:	f110 0f00 	cmnmi.w	r0, #0
  4050d2:	bd01      	pop	{r0, pc}

004050d4 <__aeabi_dcmpeq>:
  4050d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4050d8:	f7ff fff4 	bl	4050c4 <__aeabi_cdcmpeq>
  4050dc:	bf0c      	ite	eq
  4050de:	2001      	moveq	r0, #1
  4050e0:	2000      	movne	r0, #0
  4050e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4050e6:	bf00      	nop

004050e8 <__aeabi_dcmplt>:
  4050e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4050ec:	f7ff ffea 	bl	4050c4 <__aeabi_cdcmpeq>
  4050f0:	bf34      	ite	cc
  4050f2:	2001      	movcc	r0, #1
  4050f4:	2000      	movcs	r0, #0
  4050f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4050fa:	bf00      	nop

004050fc <__aeabi_dcmple>:
  4050fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405100:	f7ff ffe0 	bl	4050c4 <__aeabi_cdcmpeq>
  405104:	bf94      	ite	ls
  405106:	2001      	movls	r0, #1
  405108:	2000      	movhi	r0, #0
  40510a:	f85d fb08 	ldr.w	pc, [sp], #8
  40510e:	bf00      	nop

00405110 <__aeabi_dcmpge>:
  405110:	f84d ed08 	str.w	lr, [sp, #-8]!
  405114:	f7ff ffce 	bl	4050b4 <__aeabi_cdrcmple>
  405118:	bf94      	ite	ls
  40511a:	2001      	movls	r0, #1
  40511c:	2000      	movhi	r0, #0
  40511e:	f85d fb08 	ldr.w	pc, [sp], #8
  405122:	bf00      	nop

00405124 <__aeabi_dcmpgt>:
  405124:	f84d ed08 	str.w	lr, [sp, #-8]!
  405128:	f7ff ffc4 	bl	4050b4 <__aeabi_cdrcmple>
  40512c:	bf34      	ite	cc
  40512e:	2001      	movcc	r0, #1
  405130:	2000      	movcs	r0, #0
  405132:	f85d fb08 	ldr.w	pc, [sp], #8
  405136:	bf00      	nop

00405138 <__aeabi_dcmpun>:
  405138:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40513c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405140:	d102      	bne.n	405148 <__aeabi_dcmpun+0x10>
  405142:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405146:	d10a      	bne.n	40515e <__aeabi_dcmpun+0x26>
  405148:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40514c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405150:	d102      	bne.n	405158 <__aeabi_dcmpun+0x20>
  405152:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405156:	d102      	bne.n	40515e <__aeabi_dcmpun+0x26>
  405158:	f04f 0000 	mov.w	r0, #0
  40515c:	4770      	bx	lr
  40515e:	f04f 0001 	mov.w	r0, #1
  405162:	4770      	bx	lr

00405164 <__aeabi_d2iz>:
  405164:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405168:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40516c:	d215      	bcs.n	40519a <__aeabi_d2iz+0x36>
  40516e:	d511      	bpl.n	405194 <__aeabi_d2iz+0x30>
  405170:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405174:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405178:	d912      	bls.n	4051a0 <__aeabi_d2iz+0x3c>
  40517a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40517e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405182:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405186:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40518a:	fa23 f002 	lsr.w	r0, r3, r2
  40518e:	bf18      	it	ne
  405190:	4240      	negne	r0, r0
  405192:	4770      	bx	lr
  405194:	f04f 0000 	mov.w	r0, #0
  405198:	4770      	bx	lr
  40519a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40519e:	d105      	bne.n	4051ac <__aeabi_d2iz+0x48>
  4051a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4051a4:	bf08      	it	eq
  4051a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4051aa:	4770      	bx	lr
  4051ac:	f04f 0000 	mov.w	r0, #0
  4051b0:	4770      	bx	lr
  4051b2:	bf00      	nop

004051b4 <__aeabi_uldivmod>:
  4051b4:	b953      	cbnz	r3, 4051cc <__aeabi_uldivmod+0x18>
  4051b6:	b94a      	cbnz	r2, 4051cc <__aeabi_uldivmod+0x18>
  4051b8:	2900      	cmp	r1, #0
  4051ba:	bf08      	it	eq
  4051bc:	2800      	cmpeq	r0, #0
  4051be:	bf1c      	itt	ne
  4051c0:	f04f 31ff 	movne.w	r1, #4294967295
  4051c4:	f04f 30ff 	movne.w	r0, #4294967295
  4051c8:	f000 b97a 	b.w	4054c0 <__aeabi_idiv0>
  4051cc:	f1ad 0c08 	sub.w	ip, sp, #8
  4051d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4051d4:	f000 f806 	bl	4051e4 <__udivmoddi4>
  4051d8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4051dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4051e0:	b004      	add	sp, #16
  4051e2:	4770      	bx	lr

004051e4 <__udivmoddi4>:
  4051e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4051e8:	468c      	mov	ip, r1
  4051ea:	460d      	mov	r5, r1
  4051ec:	4604      	mov	r4, r0
  4051ee:	9e08      	ldr	r6, [sp, #32]
  4051f0:	2b00      	cmp	r3, #0
  4051f2:	d151      	bne.n	405298 <__udivmoddi4+0xb4>
  4051f4:	428a      	cmp	r2, r1
  4051f6:	4617      	mov	r7, r2
  4051f8:	d96d      	bls.n	4052d6 <__udivmoddi4+0xf2>
  4051fa:	fab2 fe82 	clz	lr, r2
  4051fe:	f1be 0f00 	cmp.w	lr, #0
  405202:	d00b      	beq.n	40521c <__udivmoddi4+0x38>
  405204:	f1ce 0c20 	rsb	ip, lr, #32
  405208:	fa01 f50e 	lsl.w	r5, r1, lr
  40520c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405210:	fa02 f70e 	lsl.w	r7, r2, lr
  405214:	ea4c 0c05 	orr.w	ip, ip, r5
  405218:	fa00 f40e 	lsl.w	r4, r0, lr
  40521c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405220:	0c25      	lsrs	r5, r4, #16
  405222:	fbbc f8fa 	udiv	r8, ip, sl
  405226:	fa1f f987 	uxth.w	r9, r7
  40522a:	fb0a cc18 	mls	ip, sl, r8, ip
  40522e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405232:	fb08 f309 	mul.w	r3, r8, r9
  405236:	42ab      	cmp	r3, r5
  405238:	d90a      	bls.n	405250 <__udivmoddi4+0x6c>
  40523a:	19ed      	adds	r5, r5, r7
  40523c:	f108 32ff 	add.w	r2, r8, #4294967295
  405240:	f080 8123 	bcs.w	40548a <__udivmoddi4+0x2a6>
  405244:	42ab      	cmp	r3, r5
  405246:	f240 8120 	bls.w	40548a <__udivmoddi4+0x2a6>
  40524a:	f1a8 0802 	sub.w	r8, r8, #2
  40524e:	443d      	add	r5, r7
  405250:	1aed      	subs	r5, r5, r3
  405252:	b2a4      	uxth	r4, r4
  405254:	fbb5 f0fa 	udiv	r0, r5, sl
  405258:	fb0a 5510 	mls	r5, sl, r0, r5
  40525c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405260:	fb00 f909 	mul.w	r9, r0, r9
  405264:	45a1      	cmp	r9, r4
  405266:	d909      	bls.n	40527c <__udivmoddi4+0x98>
  405268:	19e4      	adds	r4, r4, r7
  40526a:	f100 33ff 	add.w	r3, r0, #4294967295
  40526e:	f080 810a 	bcs.w	405486 <__udivmoddi4+0x2a2>
  405272:	45a1      	cmp	r9, r4
  405274:	f240 8107 	bls.w	405486 <__udivmoddi4+0x2a2>
  405278:	3802      	subs	r0, #2
  40527a:	443c      	add	r4, r7
  40527c:	eba4 0409 	sub.w	r4, r4, r9
  405280:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405284:	2100      	movs	r1, #0
  405286:	2e00      	cmp	r6, #0
  405288:	d061      	beq.n	40534e <__udivmoddi4+0x16a>
  40528a:	fa24 f40e 	lsr.w	r4, r4, lr
  40528e:	2300      	movs	r3, #0
  405290:	6034      	str	r4, [r6, #0]
  405292:	6073      	str	r3, [r6, #4]
  405294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405298:	428b      	cmp	r3, r1
  40529a:	d907      	bls.n	4052ac <__udivmoddi4+0xc8>
  40529c:	2e00      	cmp	r6, #0
  40529e:	d054      	beq.n	40534a <__udivmoddi4+0x166>
  4052a0:	2100      	movs	r1, #0
  4052a2:	e886 0021 	stmia.w	r6, {r0, r5}
  4052a6:	4608      	mov	r0, r1
  4052a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052ac:	fab3 f183 	clz	r1, r3
  4052b0:	2900      	cmp	r1, #0
  4052b2:	f040 808e 	bne.w	4053d2 <__udivmoddi4+0x1ee>
  4052b6:	42ab      	cmp	r3, r5
  4052b8:	d302      	bcc.n	4052c0 <__udivmoddi4+0xdc>
  4052ba:	4282      	cmp	r2, r0
  4052bc:	f200 80fa 	bhi.w	4054b4 <__udivmoddi4+0x2d0>
  4052c0:	1a84      	subs	r4, r0, r2
  4052c2:	eb65 0503 	sbc.w	r5, r5, r3
  4052c6:	2001      	movs	r0, #1
  4052c8:	46ac      	mov	ip, r5
  4052ca:	2e00      	cmp	r6, #0
  4052cc:	d03f      	beq.n	40534e <__udivmoddi4+0x16a>
  4052ce:	e886 1010 	stmia.w	r6, {r4, ip}
  4052d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4052d6:	b912      	cbnz	r2, 4052de <__udivmoddi4+0xfa>
  4052d8:	2701      	movs	r7, #1
  4052da:	fbb7 f7f2 	udiv	r7, r7, r2
  4052de:	fab7 fe87 	clz	lr, r7
  4052e2:	f1be 0f00 	cmp.w	lr, #0
  4052e6:	d134      	bne.n	405352 <__udivmoddi4+0x16e>
  4052e8:	1beb      	subs	r3, r5, r7
  4052ea:	0c3a      	lsrs	r2, r7, #16
  4052ec:	fa1f fc87 	uxth.w	ip, r7
  4052f0:	2101      	movs	r1, #1
  4052f2:	fbb3 f8f2 	udiv	r8, r3, r2
  4052f6:	0c25      	lsrs	r5, r4, #16
  4052f8:	fb02 3318 	mls	r3, r2, r8, r3
  4052fc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405300:	fb0c f308 	mul.w	r3, ip, r8
  405304:	42ab      	cmp	r3, r5
  405306:	d907      	bls.n	405318 <__udivmoddi4+0x134>
  405308:	19ed      	adds	r5, r5, r7
  40530a:	f108 30ff 	add.w	r0, r8, #4294967295
  40530e:	d202      	bcs.n	405316 <__udivmoddi4+0x132>
  405310:	42ab      	cmp	r3, r5
  405312:	f200 80d1 	bhi.w	4054b8 <__udivmoddi4+0x2d4>
  405316:	4680      	mov	r8, r0
  405318:	1aed      	subs	r5, r5, r3
  40531a:	b2a3      	uxth	r3, r4
  40531c:	fbb5 f0f2 	udiv	r0, r5, r2
  405320:	fb02 5510 	mls	r5, r2, r0, r5
  405324:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405328:	fb0c fc00 	mul.w	ip, ip, r0
  40532c:	45a4      	cmp	ip, r4
  40532e:	d907      	bls.n	405340 <__udivmoddi4+0x15c>
  405330:	19e4      	adds	r4, r4, r7
  405332:	f100 33ff 	add.w	r3, r0, #4294967295
  405336:	d202      	bcs.n	40533e <__udivmoddi4+0x15a>
  405338:	45a4      	cmp	ip, r4
  40533a:	f200 80b8 	bhi.w	4054ae <__udivmoddi4+0x2ca>
  40533e:	4618      	mov	r0, r3
  405340:	eba4 040c 	sub.w	r4, r4, ip
  405344:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405348:	e79d      	b.n	405286 <__udivmoddi4+0xa2>
  40534a:	4631      	mov	r1, r6
  40534c:	4630      	mov	r0, r6
  40534e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405352:	f1ce 0420 	rsb	r4, lr, #32
  405356:	fa05 f30e 	lsl.w	r3, r5, lr
  40535a:	fa07 f70e 	lsl.w	r7, r7, lr
  40535e:	fa20 f804 	lsr.w	r8, r0, r4
  405362:	0c3a      	lsrs	r2, r7, #16
  405364:	fa25 f404 	lsr.w	r4, r5, r4
  405368:	ea48 0803 	orr.w	r8, r8, r3
  40536c:	fbb4 f1f2 	udiv	r1, r4, r2
  405370:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405374:	fb02 4411 	mls	r4, r2, r1, r4
  405378:	fa1f fc87 	uxth.w	ip, r7
  40537c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405380:	fb01 f30c 	mul.w	r3, r1, ip
  405384:	42ab      	cmp	r3, r5
  405386:	fa00 f40e 	lsl.w	r4, r0, lr
  40538a:	d909      	bls.n	4053a0 <__udivmoddi4+0x1bc>
  40538c:	19ed      	adds	r5, r5, r7
  40538e:	f101 30ff 	add.w	r0, r1, #4294967295
  405392:	f080 808a 	bcs.w	4054aa <__udivmoddi4+0x2c6>
  405396:	42ab      	cmp	r3, r5
  405398:	f240 8087 	bls.w	4054aa <__udivmoddi4+0x2c6>
  40539c:	3902      	subs	r1, #2
  40539e:	443d      	add	r5, r7
  4053a0:	1aeb      	subs	r3, r5, r3
  4053a2:	fa1f f588 	uxth.w	r5, r8
  4053a6:	fbb3 f0f2 	udiv	r0, r3, r2
  4053aa:	fb02 3310 	mls	r3, r2, r0, r3
  4053ae:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4053b2:	fb00 f30c 	mul.w	r3, r0, ip
  4053b6:	42ab      	cmp	r3, r5
  4053b8:	d907      	bls.n	4053ca <__udivmoddi4+0x1e6>
  4053ba:	19ed      	adds	r5, r5, r7
  4053bc:	f100 38ff 	add.w	r8, r0, #4294967295
  4053c0:	d26f      	bcs.n	4054a2 <__udivmoddi4+0x2be>
  4053c2:	42ab      	cmp	r3, r5
  4053c4:	d96d      	bls.n	4054a2 <__udivmoddi4+0x2be>
  4053c6:	3802      	subs	r0, #2
  4053c8:	443d      	add	r5, r7
  4053ca:	1aeb      	subs	r3, r5, r3
  4053cc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4053d0:	e78f      	b.n	4052f2 <__udivmoddi4+0x10e>
  4053d2:	f1c1 0720 	rsb	r7, r1, #32
  4053d6:	fa22 f807 	lsr.w	r8, r2, r7
  4053da:	408b      	lsls	r3, r1
  4053dc:	fa05 f401 	lsl.w	r4, r5, r1
  4053e0:	ea48 0303 	orr.w	r3, r8, r3
  4053e4:	fa20 fe07 	lsr.w	lr, r0, r7
  4053e8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4053ec:	40fd      	lsrs	r5, r7
  4053ee:	ea4e 0e04 	orr.w	lr, lr, r4
  4053f2:	fbb5 f9fc 	udiv	r9, r5, ip
  4053f6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4053fa:	fb0c 5519 	mls	r5, ip, r9, r5
  4053fe:	fa1f f883 	uxth.w	r8, r3
  405402:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405406:	fb09 f408 	mul.w	r4, r9, r8
  40540a:	42ac      	cmp	r4, r5
  40540c:	fa02 f201 	lsl.w	r2, r2, r1
  405410:	fa00 fa01 	lsl.w	sl, r0, r1
  405414:	d908      	bls.n	405428 <__udivmoddi4+0x244>
  405416:	18ed      	adds	r5, r5, r3
  405418:	f109 30ff 	add.w	r0, r9, #4294967295
  40541c:	d243      	bcs.n	4054a6 <__udivmoddi4+0x2c2>
  40541e:	42ac      	cmp	r4, r5
  405420:	d941      	bls.n	4054a6 <__udivmoddi4+0x2c2>
  405422:	f1a9 0902 	sub.w	r9, r9, #2
  405426:	441d      	add	r5, r3
  405428:	1b2d      	subs	r5, r5, r4
  40542a:	fa1f fe8e 	uxth.w	lr, lr
  40542e:	fbb5 f0fc 	udiv	r0, r5, ip
  405432:	fb0c 5510 	mls	r5, ip, r0, r5
  405436:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40543a:	fb00 f808 	mul.w	r8, r0, r8
  40543e:	45a0      	cmp	r8, r4
  405440:	d907      	bls.n	405452 <__udivmoddi4+0x26e>
  405442:	18e4      	adds	r4, r4, r3
  405444:	f100 35ff 	add.w	r5, r0, #4294967295
  405448:	d229      	bcs.n	40549e <__udivmoddi4+0x2ba>
  40544a:	45a0      	cmp	r8, r4
  40544c:	d927      	bls.n	40549e <__udivmoddi4+0x2ba>
  40544e:	3802      	subs	r0, #2
  405450:	441c      	add	r4, r3
  405452:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405456:	eba4 0408 	sub.w	r4, r4, r8
  40545a:	fba0 8902 	umull	r8, r9, r0, r2
  40545e:	454c      	cmp	r4, r9
  405460:	46c6      	mov	lr, r8
  405462:	464d      	mov	r5, r9
  405464:	d315      	bcc.n	405492 <__udivmoddi4+0x2ae>
  405466:	d012      	beq.n	40548e <__udivmoddi4+0x2aa>
  405468:	b156      	cbz	r6, 405480 <__udivmoddi4+0x29c>
  40546a:	ebba 030e 	subs.w	r3, sl, lr
  40546e:	eb64 0405 	sbc.w	r4, r4, r5
  405472:	fa04 f707 	lsl.w	r7, r4, r7
  405476:	40cb      	lsrs	r3, r1
  405478:	431f      	orrs	r7, r3
  40547a:	40cc      	lsrs	r4, r1
  40547c:	6037      	str	r7, [r6, #0]
  40547e:	6074      	str	r4, [r6, #4]
  405480:	2100      	movs	r1, #0
  405482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405486:	4618      	mov	r0, r3
  405488:	e6f8      	b.n	40527c <__udivmoddi4+0x98>
  40548a:	4690      	mov	r8, r2
  40548c:	e6e0      	b.n	405250 <__udivmoddi4+0x6c>
  40548e:	45c2      	cmp	sl, r8
  405490:	d2ea      	bcs.n	405468 <__udivmoddi4+0x284>
  405492:	ebb8 0e02 	subs.w	lr, r8, r2
  405496:	eb69 0503 	sbc.w	r5, r9, r3
  40549a:	3801      	subs	r0, #1
  40549c:	e7e4      	b.n	405468 <__udivmoddi4+0x284>
  40549e:	4628      	mov	r0, r5
  4054a0:	e7d7      	b.n	405452 <__udivmoddi4+0x26e>
  4054a2:	4640      	mov	r0, r8
  4054a4:	e791      	b.n	4053ca <__udivmoddi4+0x1e6>
  4054a6:	4681      	mov	r9, r0
  4054a8:	e7be      	b.n	405428 <__udivmoddi4+0x244>
  4054aa:	4601      	mov	r1, r0
  4054ac:	e778      	b.n	4053a0 <__udivmoddi4+0x1bc>
  4054ae:	3802      	subs	r0, #2
  4054b0:	443c      	add	r4, r7
  4054b2:	e745      	b.n	405340 <__udivmoddi4+0x15c>
  4054b4:	4608      	mov	r0, r1
  4054b6:	e708      	b.n	4052ca <__udivmoddi4+0xe6>
  4054b8:	f1a8 0802 	sub.w	r8, r8, #2
  4054bc:	443d      	add	r5, r7
  4054be:	e72b      	b.n	405318 <__udivmoddi4+0x134>

004054c0 <__aeabi_idiv0>:
  4054c0:	4770      	bx	lr
  4054c2:	bf00      	nop
  4054c4:	662a2e25 	.word	0x662a2e25
  4054c8:	00000000 	.word	0x00000000
  4054cc:	6f636e45 	.word	0x6f636e45
  4054d0:	20726564 	.word	0x20726564
  4054d4:	69736f70 	.word	0x69736f70
  4054d8:	6e6f6974 	.word	0x6e6f6974
  4054dc:	0000203a 	.word	0x0000203a
  4054e0:	203e2d20 	.word	0x203e2d20
  4054e4:	00000000 	.word	0x00000000
  4054e8:	67656420 	.word	0x67656420
  4054ec:	00000a0d 	.word	0x00000a0d

004054f0 <_global_impure_ptr>:
  4054f0:	20000018 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  405500:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  405510:	46454443 00000000 33323130 37363534     CDEF....01234567
  405520:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405530:	0000296c 00000030                       l)..0...

00405538 <blanks.7223>:
  405538:	20202020 20202020 20202020 20202020                     

00405548 <zeroes.7224>:
  405548:	30303030 30303030 30303030 30303030     0000000000000000
  405558:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00405568 <__mprec_bigtens>:
  405568:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405578:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405588:	7f73bf3c 75154fdd                       <.s..O.u

00405590 <__mprec_tens>:
  405590:	00000000 3ff00000 00000000 40240000     .......?......$@
  4055a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4055b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4055c0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4055d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4055e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4055f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405600:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405610:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405620:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405630:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405640:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405650:	79d99db4 44ea7843                       ...yCx.D

00405658 <p05.6055>:
  405658:	00000005 00000019 0000007d 00000043     ........}...C...
  405668:	49534f50 00000058 0000002e              POSIX.......

00405674 <_ctype_>:
  405674:	20202000 20202020 28282020 20282828     .         ((((( 
  405684:	20202020 20202020 20202020 20202020                     
  405694:	10108820 10101010 10101010 10101010      ...............
  4056a4:	04040410 04040404 10040404 10101010     ................
  4056b4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4056c4:	01010101 01010101 01010101 10101010     ................
  4056d4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4056e4:	02020202 02020202 02020202 10101010     ................
  4056f4:	00000020 00000000 00000000 00000000      ...............
	...

00405778 <_init>:
  405778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40577a:	bf00      	nop
  40577c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40577e:	bc08      	pop	{r3}
  405780:	469e      	mov	lr, r3
  405782:	4770      	bx	lr

00405784 <__init_array_start>:
  405784:	004024c5 	.word	0x004024c5

00405788 <__frame_dummy_init_array_entry>:
  405788:	0040011d                                ..@.

0040578c <_fini>:
  40578c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40578e:	bf00      	nop
  405790:	bcf8      	pop	{r3, r4, r5, r6, r7}
  405792:	bc08      	pop	{r3}
  405794:	469e      	mov	lr, r3
  405796:	4770      	bx	lr

00405798 <__fini_array_start>:
  405798:	004000f9 	.word	0x004000f9

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr

2000000a <g_interrupt_enabled>:
2000000a:	0001                                        ..

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	0a8c 2000                                   ... 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	4be9 0040 47a9 0040 0000 0000 5674 0040     .K@..G@.....tV@.
20000944:	5670 0040 54e4 0040 54e4 0040 54e4 0040     pV@..T@..T@..T@.
20000954:	54e4 0040 54e4 0040 54e4 0040 54e4 0040     .T@..T@..T@..T@.
20000964:	54e4 0040 54e4 0040 ffff ffff ffff ffff     .T@..T@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
