
nucleo_timer3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d9c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08002f6c  08002f6c  00003f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ff0  08002ff0  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  08002ff0  08002ff0  00003ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ff8  08002ff8  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ff8  08002ff8  00003ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ffc  08002ffc  00003ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  20000068  08003068  00004068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000268  08003068  00004268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001090e  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000205d  00000000  00000000  000149a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00008c06  00000000  00000000  00016a03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf0  00000000  00000000  0001f610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009e7  00000000  00000000  00020300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b6d  00000000  00000000  00020ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013c03  00000000  00000000  00043854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2a64  00000000  00000000  00057457  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129ebb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002a00  00000000  00000000  00129f00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000057  00000000  00000000  0012c900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002f54 	.word	0x08002f54

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08002f54 	.word	0x08002f54

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005a0:	b500      	push	{lr}
 80005a2:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a4:	2200      	movs	r2, #0
 80005a6:	9205      	str	r2, [sp, #20]
 80005a8:	9206      	str	r2, [sp, #24]
 80005aa:	9207      	str	r2, [sp, #28]
 80005ac:	9208      	str	r2, [sp, #32]
 80005ae:	9209      	str	r2, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	4b1a      	ldr	r3, [pc, #104]	@ (800061c <MX_GPIO_Init+0x7c>)
 80005b4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005b6:	f041 0104 	orr.w	r1, r1, #4
 80005ba:	6319      	str	r1, [r3, #48]	@ 0x30
 80005bc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005be:	f001 0104 	and.w	r1, r1, #4
 80005c2:	9101      	str	r1, [sp, #4]
 80005c4:	9901      	ldr	r1, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005c6:	9202      	str	r2, [sp, #8]
 80005c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005ca:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80005ce:	6319      	str	r1, [r3, #48]	@ 0x30
 80005d0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005d2:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80005d6:	9102      	str	r1, [sp, #8]
 80005d8:	9902      	ldr	r1, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	9203      	str	r2, [sp, #12]
 80005dc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005de:	f041 0101 	orr.w	r1, r1, #1
 80005e2:	6319      	str	r1, [r3, #48]	@ 0x30
 80005e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80005e6:	f001 0101 	and.w	r1, r1, #1
 80005ea:	9103      	str	r1, [sp, #12]
 80005ec:	9903      	ldr	r1, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ee:	9204      	str	r2, [sp, #16]
 80005f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005f2:	f042 0202 	orr.w	r2, r2, #2
 80005f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80005f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fa:	f003 0302 	and.w	r3, r3, #2
 80005fe:	9304      	str	r3, [sp, #16]
 8000600:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000602:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000606:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000608:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800060c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800060e:	a905      	add	r1, sp, #20
 8000610:	4803      	ldr	r0, [pc, #12]	@ (8000620 <MX_GPIO_Init+0x80>)
 8000612:	f000 fb01 	bl	8000c18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000616:	b00b      	add	sp, #44	@ 0x2c
 8000618:	f85d fb04 	ldr.w	pc, [sp], #4
 800061c:	40023800 	.word	0x40023800
 8000620:	40020800 	.word	0x40020800

08000624 <_write>:
  if (fd == 1 || fd == 2) {
 8000624:	3801      	subs	r0, #1
 8000626:	2801      	cmp	r0, #1
 8000628:	d80a      	bhi.n	8000640 <_write+0x1c>
int _write(int fd, char* ptr, int len) {
 800062a:	b510      	push	{r4, lr}
 800062c:	4614      	mov	r4, r2
    hstatus = HAL_UART_Transmit(&huart2, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800062e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000632:	b292      	uxth	r2, r2
 8000634:	4805      	ldr	r0, [pc, #20]	@ (800064c <_write+0x28>)
 8000636:	f001 fc98 	bl	8001f6a <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
 800063a:	b920      	cbnz	r0, 8000646 <_write+0x22>
      return len;
 800063c:	4620      	mov	r0, r4
}
 800063e:	bd10      	pop	{r4, pc}
  return -1;
 8000640:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8000644:	4770      	bx	lr
      return -1;
 8000646:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800064a:	e7f8      	b.n	800063e <_write+0x1a>
 800064c:	20000084 	.word	0x20000084

08000650 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000650:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000652:	e7fe      	b.n	8000652 <Error_Handler+0x2>

08000654 <MX_USART2_UART_Init>:
{
 8000654:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8000656:	480a      	ldr	r0, [pc, #40]	@ (8000680 <MX_USART2_UART_Init+0x2c>)
 8000658:	4b0a      	ldr	r3, [pc, #40]	@ (8000684 <MX_USART2_UART_Init+0x30>)
 800065a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 800065c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000660:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000662:	2300      	movs	r3, #0
 8000664:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000666:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000668:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800066a:	220c      	movs	r2, #12
 800066c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000670:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000672:	f001 fc4a 	bl	8001f0a <HAL_UART_Init>
 8000676:	b900      	cbnz	r0, 800067a <MX_USART2_UART_Init+0x26>
}
 8000678:	bd08      	pop	{r3, pc}
    Error_Handler();
 800067a:	f7ff ffe9 	bl	8000650 <Error_Handler>
 800067e:	bf00      	nop
 8000680:	20000084 	.word	0x20000084
 8000684:	40004400 	.word	0x40004400

08000688 <MX_TIM2_Init>:
{
 8000688:	b500      	push	{lr}
 800068a:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800068c:	2300      	movs	r3, #0
 800068e:	930a      	str	r3, [sp, #40]	@ 0x28
 8000690:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000692:	930c      	str	r3, [sp, #48]	@ 0x30
 8000694:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000696:	9308      	str	r3, [sp, #32]
 8000698:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800069a:	9301      	str	r3, [sp, #4]
 800069c:	9302      	str	r3, [sp, #8]
 800069e:	9303      	str	r3, [sp, #12]
 80006a0:	9304      	str	r3, [sp, #16]
 80006a2:	9305      	str	r3, [sp, #20]
 80006a4:	9306      	str	r3, [sp, #24]
 80006a6:	9307      	str	r3, [sp, #28]
  htim2.Instance = TIM2;
 80006a8:	481f      	ldr	r0, [pc, #124]	@ (8000728 <MX_TIM2_Init+0xa0>)
 80006aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006ae:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 899;
 80006b0:	f240 3283 	movw	r2, #899	@ 0x383
 80006b4:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b6:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 999;
 80006b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006bc:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006be:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006c2:	f001 f8c7 	bl	8001854 <HAL_TIM_Base_Init>
 80006c6:	bb20      	cbnz	r0, 8000712 <MX_TIM2_Init+0x8a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006cc:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006ce:	a90a      	add	r1, sp, #40	@ 0x28
 80006d0:	4815      	ldr	r0, [pc, #84]	@ (8000728 <MX_TIM2_Init+0xa0>)
 80006d2:	f001 f9ca 	bl	8001a6a <HAL_TIM_ConfigClockSource>
 80006d6:	b9f0      	cbnz	r0, 8000716 <MX_TIM2_Init+0x8e>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006d8:	4813      	ldr	r0, [pc, #76]	@ (8000728 <MX_TIM2_Init+0xa0>)
 80006da:	f001 f8e7 	bl	80018ac <HAL_TIM_PWM_Init>
 80006de:	b9e0      	cbnz	r0, 800071a <MX_TIM2_Init+0x92>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006e0:	2300      	movs	r3, #0
 80006e2:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e4:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006e6:	a908      	add	r1, sp, #32
 80006e8:	480f      	ldr	r0, [pc, #60]	@ (8000728 <MX_TIM2_Init+0xa0>)
 80006ea:	f001 facf 	bl	8001c8c <HAL_TIMEx_MasterConfigSynchronization>
 80006ee:	b9b0      	cbnz	r0, 800071e <MX_TIM2_Init+0x96>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006f0:	2360      	movs	r3, #96	@ 0x60
 80006f2:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80006f4:	2200      	movs	r2, #0
 80006f6:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80006f8:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80006fa:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80006fc:	a901      	add	r1, sp, #4
 80006fe:	480a      	ldr	r0, [pc, #40]	@ (8000728 <MX_TIM2_Init+0xa0>)
 8000700:	f001 f938 	bl	8001974 <HAL_TIM_PWM_ConfigChannel>
 8000704:	b968      	cbnz	r0, 8000722 <MX_TIM2_Init+0x9a>
  HAL_TIM_MspPostInit(&htim2);
 8000706:	4808      	ldr	r0, [pc, #32]	@ (8000728 <MX_TIM2_Init+0xa0>)
 8000708:	f000 f8e8 	bl	80008dc <HAL_TIM_MspPostInit>
}
 800070c:	b00f      	add	sp, #60	@ 0x3c
 800070e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000712:	f7ff ff9d 	bl	8000650 <Error_Handler>
    Error_Handler();
 8000716:	f7ff ff9b 	bl	8000650 <Error_Handler>
    Error_Handler();
 800071a:	f7ff ff99 	bl	8000650 <Error_Handler>
    Error_Handler();
 800071e:	f7ff ff97 	bl	8000650 <Error_Handler>
    Error_Handler();
 8000722:	f7ff ff95 	bl	8000650 <Error_Handler>
 8000726:	bf00      	nop
 8000728:	200000cc 	.word	0x200000cc

0800072c <SystemClock_Config>:
{
 800072c:	b500      	push	{lr}
 800072e:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000730:	2234      	movs	r2, #52	@ 0x34
 8000732:	2100      	movs	r1, #0
 8000734:	a807      	add	r0, sp, #28
 8000736:	f001 fe89 	bl	800244c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800073a:	2300      	movs	r3, #0
 800073c:	9302      	str	r3, [sp, #8]
 800073e:	9303      	str	r3, [sp, #12]
 8000740:	9304      	str	r3, [sp, #16]
 8000742:	9305      	str	r3, [sp, #20]
 8000744:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	9300      	str	r3, [sp, #0]
 8000748:	4a23      	ldr	r2, [pc, #140]	@ (80007d8 <SystemClock_Config+0xac>)
 800074a:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800074c:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000750:	6411      	str	r1, [r2, #64]	@ 0x40
 8000752:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000754:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000758:	9200      	str	r2, [sp, #0]
 800075a:	9a00      	ldr	r2, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075c:	9301      	str	r3, [sp, #4]
 800075e:	4b1f      	ldr	r3, [pc, #124]	@ (80007dc <SystemClock_Config+0xb0>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8000766:	601a      	str	r2, [r3, #0]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800076e:	9301      	str	r3, [sp, #4]
 8000770:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000772:	2301      	movs	r3, #1
 8000774:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000776:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800077a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800077c:	2302      	movs	r3, #2
 800077e:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000780:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000784:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000786:	2204      	movs	r2, #4
 8000788:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800078a:	22b4      	movs	r2, #180	@ 0xb4
 800078c:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800078e:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000790:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000792:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000794:	a807      	add	r0, sp, #28
 8000796:	f000 fd0b 	bl	80011b0 <HAL_RCC_OscConfig>
 800079a:	b9b0      	cbnz	r0, 80007ca <SystemClock_Config+0x9e>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800079c:	f000 fb2c 	bl	8000df8 <HAL_PWREx_EnableOverDrive>
 80007a0:	b9a8      	cbnz	r0, 80007ce <SystemClock_Config+0xa2>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007a2:	230f      	movs	r3, #15
 80007a4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007a6:	2302      	movs	r3, #2
 80007a8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007aa:	2300      	movs	r3, #0
 80007ac:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007ae:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007b2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b8:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ba:	2105      	movs	r1, #5
 80007bc:	a802      	add	r0, sp, #8
 80007be:	f000 fb59 	bl	8000e74 <HAL_RCC_ClockConfig>
 80007c2:	b930      	cbnz	r0, 80007d2 <SystemClock_Config+0xa6>
}
 80007c4:	b015      	add	sp, #84	@ 0x54
 80007c6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007ca:	f7ff ff41 	bl	8000650 <Error_Handler>
    Error_Handler();
 80007ce:	f7ff ff3f 	bl	8000650 <Error_Handler>
    Error_Handler();
 80007d2:	f7ff ff3d 	bl	8000650 <Error_Handler>
 80007d6:	bf00      	nop
 80007d8:	40023800 	.word	0x40023800
 80007dc:	40007000 	.word	0x40007000

080007e0 <main>:
{
 80007e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  HAL_Init();
 80007e4:	f000 f982 	bl	8000aec <HAL_Init>
  SystemClock_Config();
 80007e8:	f7ff ffa0 	bl	800072c <SystemClock_Config>
  MX_GPIO_Init();
 80007ec:	f7ff fed8 	bl	80005a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007f0:	f7ff ff30 	bl	8000654 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80007f4:	f7ff ff48 	bl	8000688 <MX_TIM2_Init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80007f8:	2100      	movs	r1, #0
 80007fa:	4819      	ldr	r0, [pc, #100]	@ (8000860 <main+0x80>)
 80007fc:	f001 f9c4 	bl	8001b88 <HAL_TIM_PWM_Start>
  printf("\n\n\nStarting nucleo_timer2\n");
 8000800:	4818      	ldr	r0, [pc, #96]	@ (8000864 <main+0x84>)
 8000802:	f001 fd43 	bl	800228c <puts>
  uint32_t now = 0, next_tick = TICK_DELAY, loop_cnt = 0, next_change = 0;
 8000806:	2700      	movs	r7, #0
 8000808:	463e      	mov	r6, r7
 800080a:	f44f 787a 	mov.w	r8, #1000	@ 0x3e8
  int8_t pwm_change = 1;
 800080e:	f04f 0901 	mov.w	r9, #1
  uint16_t pwm_value = 0;
 8000812:	463d      	mov	r5, r7
 8000814:	e00f      	b.n	8000836 <main+0x56>
	  		  printf("Tick %lu (Loop Count %lu)\n",now / 1000, loop_cnt);
 8000816:	4914      	ldr	r1, [pc, #80]	@ (8000868 <main+0x88>)
 8000818:	fba1 3100 	umull	r3, r1, r1, r0
 800081c:	4632      	mov	r2, r6
 800081e:	0989      	lsrs	r1, r1, #6
 8000820:	4812      	ldr	r0, [pc, #72]	@ (800086c <main+0x8c>)
 8000822:	f001 fccb 	bl	80021bc <iprintf>
	  		  next_tick = now + TICK_DELAY;
 8000826:	f504 787a 	add.w	r8, r4, #1000	@ 0x3e8
	  		  loop_cnt = 0;
 800082a:	2600      	movs	r6, #0
 800082c:	e008      	b.n	8000840 <main+0x60>
	  		  if (pwm_value == 0) pwm_change = 1;
 800082e:	f04f 0901 	mov.w	r9, #1
	  		  next_change = now + 1;
 8000832:	1c67      	adds	r7, r4, #1
	  	  ++loop_cnt;
 8000834:	3601      	adds	r6, #1
	  now = HAL_GetTick();
 8000836:	f000 f97f 	bl	8000b38 <HAL_GetTick>
 800083a:	4604      	mov	r4, r0
	  	  if (now >= next_tick){
 800083c:	4580      	cmp	r8, r0
 800083e:	d9ea      	bls.n	8000816 <main+0x36>
	  	  if (now >= next_change){
 8000840:	42a7      	cmp	r7, r4
 8000842:	d8f7      	bhi.n	8000834 <main+0x54>
	  		  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pwm_value);
 8000844:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <main+0x80>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	635d      	str	r5, [r3, #52]	@ 0x34
	  		  pwm_value += pwm_change;
 800084a:	444d      	add	r5, r9
 800084c:	b2ad      	uxth	r5, r5
	  		  if (pwm_value == 0) pwm_change = 1;
 800084e:	2d00      	cmp	r5, #0
 8000850:	d0ed      	beq.n	800082e <main+0x4e>
	  		  else if (pwm_value == 1000) pwm_change = -1;
 8000852:	f5b5 7f7a 	cmp.w	r5, #1000	@ 0x3e8
 8000856:	d1ec      	bne.n	8000832 <main+0x52>
 8000858:	f04f 39ff 	mov.w	r9, #4294967295	@ 0xffffffff
 800085c:	e7e9      	b.n	8000832 <main+0x52>
 800085e:	bf00      	nop
 8000860:	200000cc 	.word	0x200000cc
 8000864:	08002f6c 	.word	0x08002f6c
 8000868:	10624dd3 	.word	0x10624dd3
 800086c:	08002f88 	.word	0x08002f88

08000870 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000870:	b500      	push	{lr}
 8000872:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000874:	2100      	movs	r1, #0
 8000876:	9100      	str	r1, [sp, #0]
 8000878:	4b0c      	ldr	r3, [pc, #48]	@ (80008ac <HAL_MspInit+0x3c>)
 800087a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800087c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000880:	645a      	str	r2, [r3, #68]	@ 0x44
 8000882:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000884:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000888:	9200      	str	r2, [sp, #0]
 800088a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800088c:	9101      	str	r1, [sp, #4]
 800088e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000890:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000894:	641a      	str	r2, [r3, #64]	@ 0x40
 8000896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800089c:	9301      	str	r3, [sp, #4]
 800089e:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008a0:	2007      	movs	r0, #7
 80008a2:	f000 f983 	bl	8000bac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008a6:	b003      	add	sp, #12
 80008a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80008ac:	40023800 	.word	0x40023800

080008b0 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 80008b0:	6803      	ldr	r3, [r0, #0]
 80008b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008b6:	d000      	beq.n	80008ba <HAL_TIM_Base_MspInit+0xa>
 80008b8:	4770      	bx	lr
{
 80008ba:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008bc:	2300      	movs	r3, #0
 80008be:	9301      	str	r3, [sp, #4]
 80008c0:	4b05      	ldr	r3, [pc, #20]	@ (80008d8 <HAL_TIM_Base_MspInit+0x28>)
 80008c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80008c4:	f042 0201 	orr.w	r2, r2, #1
 80008c8:	641a      	str	r2, [r3, #64]	@ 0x40
 80008ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	9301      	str	r3, [sp, #4]
 80008d2:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008d4:	b002      	add	sp, #8
 80008d6:	4770      	bx	lr
 80008d8:	40023800 	.word	0x40023800

080008dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008dc:	b500      	push	{lr}
 80008de:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e0:	2300      	movs	r3, #0
 80008e2:	9301      	str	r3, [sp, #4]
 80008e4:	9302      	str	r3, [sp, #8]
 80008e6:	9303      	str	r3, [sp, #12]
 80008e8:	9304      	str	r3, [sp, #16]
 80008ea:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM2)
 80008ec:	6803      	ldr	r3, [r0, #0]
 80008ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008f2:	d002      	beq.n	80008fa <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80008f4:	b007      	add	sp, #28
 80008f6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <HAL_TIM_MspPostInit+0x4c>)
 8000900:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000902:	f042 0201 	orr.w	r2, r2, #1
 8000906:	631a      	str	r2, [r3, #48]	@ 0x30
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	f003 0301 	and.w	r3, r3, #1
 800090e:	9300      	str	r3, [sp, #0]
 8000910:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000912:	2320      	movs	r3, #32
 8000914:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800091a:	2301      	movs	r3, #1
 800091c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800091e:	a901      	add	r1, sp, #4
 8000920:	4802      	ldr	r0, [pc, #8]	@ (800092c <HAL_TIM_MspPostInit+0x50>)
 8000922:	f000 f979 	bl	8000c18 <HAL_GPIO_Init>
}
 8000926:	e7e5      	b.n	80008f4 <HAL_TIM_MspPostInit+0x18>
 8000928:	40023800 	.word	0x40023800
 800092c:	40020000 	.word	0x40020000

08000930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000930:	b500      	push	{lr}
 8000932:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	2300      	movs	r3, #0
 8000936:	9303      	str	r3, [sp, #12]
 8000938:	9304      	str	r3, [sp, #16]
 800093a:	9305      	str	r3, [sp, #20]
 800093c:	9306      	str	r3, [sp, #24]
 800093e:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8000940:	6802      	ldr	r2, [r0, #0]
 8000942:	4b15      	ldr	r3, [pc, #84]	@ (8000998 <HAL_UART_MspInit+0x68>)
 8000944:	429a      	cmp	r2, r3
 8000946:	d002      	beq.n	800094e <HAL_UART_MspInit+0x1e>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000948:	b009      	add	sp, #36	@ 0x24
 800094a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 800094e:	2100      	movs	r1, #0
 8000950:	9101      	str	r1, [sp, #4]
 8000952:	f503 33fa 	add.w	r3, r3, #128000	@ 0x1f400
 8000956:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000958:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800095c:	641a      	str	r2, [r3, #64]	@ 0x40
 800095e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000960:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8000964:	9201      	str	r2, [sp, #4]
 8000966:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	9102      	str	r1, [sp, #8]
 800096a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800096c:	f042 0201 	orr.w	r2, r2, #1
 8000970:	631a      	str	r2, [r3, #48]	@ 0x30
 8000972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000974:	f003 0301 	and.w	r3, r3, #1
 8000978:	9302      	str	r3, [sp, #8]
 800097a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800097c:	230c      	movs	r3, #12
 800097e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000984:	2303      	movs	r3, #3
 8000986:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000988:	2307      	movs	r3, #7
 800098a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	a903      	add	r1, sp, #12
 800098e:	4803      	ldr	r0, [pc, #12]	@ (800099c <HAL_UART_MspInit+0x6c>)
 8000990:	f000 f942 	bl	8000c18 <HAL_GPIO_Init>
}
 8000994:	e7d8      	b.n	8000948 <HAL_UART_MspInit+0x18>
 8000996:	bf00      	nop
 8000998:	40004400 	.word	0x40004400
 800099c:	40020000 	.word	0x40020000

080009a0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009a0:	e7fe      	b.n	80009a0 <NMI_Handler>

080009a2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a2:	e7fe      	b.n	80009a2 <HardFault_Handler>

080009a4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <MemManage_Handler>

080009a6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <BusFault_Handler>

080009a8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <UsageFault_Handler>

080009aa <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009aa:	4770      	bx	lr

080009ac <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ac:	4770      	bx	lr

080009ae <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ae:	4770      	bx	lr

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b2:	f000 f8b5 	bl	8000b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b6:	bd08      	pop	{r3, pc}

080009b8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009b8:	b570      	push	{r4, r5, r6, lr}
 80009ba:	460c      	mov	r4, r1
 80009bc:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009be:	2500      	movs	r5, #0
 80009c0:	e006      	b.n	80009d0 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 80009c2:	f3af 8000 	nop.w
 80009c6:	4621      	mov	r1, r4
 80009c8:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009cc:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 80009ce:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d0:	42b5      	cmp	r5, r6
 80009d2:	dbf6      	blt.n	80009c2 <_read+0xa>
  }

  return len;
}
 80009d4:	4630      	mov	r0, r6
 80009d6:	bd70      	pop	{r4, r5, r6, pc}

080009d8 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009dc:	4770      	bx	lr

080009de <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80009de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009e2:	604b      	str	r3, [r1, #4]
  return 0;
}
 80009e4:	2000      	movs	r0, #0
 80009e6:	4770      	bx	lr

080009e8 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80009e8:	2001      	movs	r0, #1
 80009ea:	4770      	bx	lr

080009ec <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80009ec:	2000      	movs	r0, #0
 80009ee:	4770      	bx	lr

080009f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009f0:	b510      	push	{r4, lr}
 80009f2:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000a28 <_sbrk+0x38>)
 80009f6:	490d      	ldr	r1, [pc, #52]	@ (8000a2c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	480d      	ldr	r0, [pc, #52]	@ (8000a30 <_sbrk+0x40>)
 80009fa:	6800      	ldr	r0, [r0, #0]
 80009fc:	b140      	cbz	r0, 8000a10 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009fe:	480c      	ldr	r0, [pc, #48]	@ (8000a30 <_sbrk+0x40>)
 8000a00:	6800      	ldr	r0, [r0, #0]
 8000a02:	4403      	add	r3, r0
 8000a04:	1a52      	subs	r2, r2, r1
 8000a06:	4293      	cmp	r3, r2
 8000a08:	d806      	bhi.n	8000a18 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000a0a:	4a09      	ldr	r2, [pc, #36]	@ (8000a30 <_sbrk+0x40>)
 8000a0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000a0e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000a10:	4807      	ldr	r0, [pc, #28]	@ (8000a30 <_sbrk+0x40>)
 8000a12:	4c08      	ldr	r4, [pc, #32]	@ (8000a34 <_sbrk+0x44>)
 8000a14:	6004      	str	r4, [r0, #0]
 8000a16:	e7f2      	b.n	80009fe <_sbrk+0xe>
    errno = ENOMEM;
 8000a18:	f001 fd66 	bl	80024e8 <__errno>
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a24:	e7f3      	b.n	8000a0e <_sbrk+0x1e>
 8000a26:	bf00      	nop
 8000a28:	20020000 	.word	0x20020000
 8000a2c:	00000400 	.word	0x00000400
 8000a30:	20000114 	.word	0x20000114
 8000a34:	20000268 	.word	0x20000268

08000a38 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a38:	4a03      	ldr	r2, [pc, #12]	@ (8000a48 <SystemInit+0x10>)
 8000a3a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8000a3e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a42:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a46:	4770      	bx	lr
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a84 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a50:	f7ff fff2 	bl	8000a38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a54:	480c      	ldr	r0, [pc, #48]	@ (8000a88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a56:	490d      	ldr	r1, [pc, #52]	@ (8000a8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a58:	4a0d      	ldr	r2, [pc, #52]	@ (8000a90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a5c:	e002      	b.n	8000a64 <LoopCopyDataInit>

08000a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a62:	3304      	adds	r3, #4

08000a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a68:	d3f9      	bcc.n	8000a5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000a98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a70:	e001      	b.n	8000a76 <LoopFillZerobss>

08000a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a74:	3204      	adds	r2, #4

08000a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a78:	d3fb      	bcc.n	8000a72 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000a7a:	f001 fd3b 	bl	80024f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a7e:	f7ff feaf 	bl	80007e0 <main>
  bx  lr    
 8000a82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a8c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a90:	08003000 	.word	0x08003000
  ldr r2, =_sbss
 8000a94:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a98:	20000268 	.word	0x20000268

08000a9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a9c:	e7fe      	b.n	8000a9c <ADC_IRQHandler>
	...

08000aa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa0:	b510      	push	{r4, lr}
 8000aa2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae0 <HAL_InitTick+0x40>)
 8000aa6:	781a      	ldrb	r2, [r3, #0]
 8000aa8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ab0:	4a0c      	ldr	r2, [pc, #48]	@ (8000ae4 <HAL_InitTick+0x44>)
 8000ab2:	6810      	ldr	r0, [r2, #0]
 8000ab4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ab8:	f000 f89a 	bl	8000bf0 <HAL_SYSTICK_Config>
 8000abc:	b968      	cbnz	r0, 8000ada <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000abe:	2c0f      	cmp	r4, #15
 8000ac0:	d901      	bls.n	8000ac6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	e00a      	b.n	8000adc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	4621      	mov	r1, r4
 8000aca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ace:	f000 f87f 	bl	8000bd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad2:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <HAL_InitTick+0x48>)
 8000ad4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000ad6:	2000      	movs	r0, #0
 8000ad8:	e000      	b.n	8000adc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000ada:	2001      	movs	r0, #1
}
 8000adc:	bd10      	pop	{r4, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000004 	.word	0x20000004
 8000ae4:	20000000 	.word	0x20000000
 8000ae8:	20000008 	.word	0x20000008

08000aec <HAL_Init>:
{
 8000aec:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000aee:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <HAL_Init+0x30>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000af6:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8000afe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000b06:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f000 f84f 	bl	8000bac <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f7ff ffc6 	bl	8000aa0 <HAL_InitTick>
  HAL_MspInit();
 8000b14:	f7ff feac 	bl	8000870 <HAL_MspInit>
}
 8000b18:	2000      	movs	r0, #0
 8000b1a:	bd08      	pop	{r3, pc}
 8000b1c:	40023c00 	.word	0x40023c00

08000b20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b20:	4a03      	ldr	r2, [pc, #12]	@ (8000b30 <HAL_IncTick+0x10>)
 8000b22:	6811      	ldr	r1, [r2, #0]
 8000b24:	4b03      	ldr	r3, [pc, #12]	@ (8000b34 <HAL_IncTick+0x14>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	440b      	add	r3, r1
 8000b2a:	6013      	str	r3, [r2, #0]
}
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	20000118 	.word	0x20000118
 8000b34:	20000004 	.word	0x20000004

08000b38 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b38:	4b01      	ldr	r3, [pc, #4]	@ (8000b40 <HAL_GetTick+0x8>)
 8000b3a:	6818      	ldr	r0, [r3, #0]
}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000118 	.word	0x20000118

08000b44 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000b44:	2800      	cmp	r0, #0
 8000b46:	db08      	blt.n	8000b5a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b48:	0109      	lsls	r1, r1, #4
 8000b4a:	b2c9      	uxtb	r1, r1
 8000b4c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000b50:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000b54:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000b58:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b5a:	f000 000f 	and.w	r0, r0, #15
 8000b5e:	0109      	lsls	r1, r1, #4
 8000b60:	b2c9      	uxtb	r1, r1
 8000b62:	4b01      	ldr	r3, [pc, #4]	@ (8000b68 <__NVIC_SetPriority+0x24>)
 8000b64:	5419      	strb	r1, [r3, r0]
  }
}
 8000b66:	4770      	bx	lr
 8000b68:	e000ed14 	.word	0xe000ed14

08000b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b6c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b6e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b72:	f1c0 0c07 	rsb	ip, r0, #7
 8000b76:	f1bc 0f04 	cmp.w	ip, #4
 8000b7a:	bf28      	it	cs
 8000b7c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b80:	1d03      	adds	r3, r0, #4
 8000b82:	2b06      	cmp	r3, #6
 8000b84:	d90f      	bls.n	8000ba6 <NVIC_EncodePriority+0x3a>
 8000b86:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b88:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000b8c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000b90:	ea21 0100 	bic.w	r1, r1, r0
 8000b94:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b96:	fa0e fe03 	lsl.w	lr, lr, r3
 8000b9a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000b9e:	ea41 0002 	orr.w	r0, r1, r2
 8000ba2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e7ee      	b.n	8000b88 <NVIC_EncodePriority+0x1c>
	...

08000bac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bac:	4a07      	ldr	r2, [pc, #28]	@ (8000bcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000bae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000bb4:	041b      	lsls	r3, r3, #16
 8000bb6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bb8:	0200      	lsls	r0, r0, #8
 8000bba:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bbe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000bc8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000bca:	4770      	bx	lr
 8000bcc:	e000ed00 	.word	0xe000ed00

08000bd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bd0:	b510      	push	{r4, lr}
 8000bd2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <HAL_NVIC_SetPriority+0x1c>)
 8000bd6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000bdc:	f7ff ffc6 	bl	8000b6c <NVIC_EncodePriority>
 8000be0:	4601      	mov	r1, r0
 8000be2:	4620      	mov	r0, r4
 8000be4:	f7ff ffae 	bl	8000b44 <__NVIC_SetPriority>
}
 8000be8:	bd10      	pop	{r4, pc}
 8000bea:	bf00      	nop
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf0:	3801      	subs	r0, #1
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d20b      	bcs.n	8000c10 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bf8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000bfc:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bfe:	4a05      	ldr	r2, [pc, #20]	@ (8000c14 <HAL_SYSTICK_Config+0x24>)
 8000c00:	21f0      	movs	r1, #240	@ 0xf0
 8000c02:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c06:	2000      	movs	r0, #0
 8000c08:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c0a:	2207      	movs	r2, #7
 8000c0c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c0e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c10:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	2b0f      	cmp	r3, #15
 8000c1c:	f200 80e3 	bhi.w	8000de6 <HAL_GPIO_Init+0x1ce>
{
 8000c20:	b570      	push	{r4, r5, r6, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	e065      	b.n	8000cf2 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c26:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c28:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c2c:	2403      	movs	r4, #3
 8000c2e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000c32:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c36:	68cc      	ldr	r4, [r1, #12]
 8000c38:	fa04 f40e 	lsl.w	r4, r4, lr
 8000c3c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000c3e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c40:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c42:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c46:	684a      	ldr	r2, [r1, #4]
 8000c48:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000c4c:	409a      	lsls	r2, r3
 8000c4e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000c50:	6042      	str	r2, [r0, #4]
 8000c52:	e05c      	b.n	8000d0e <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000c54:	08dc      	lsrs	r4, r3, #3
 8000c56:	3408      	adds	r4, #8
 8000c58:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000c5c:	f003 0507 	and.w	r5, r3, #7
 8000c60:	00ad      	lsls	r5, r5, #2
 8000c62:	f04f 0e0f 	mov.w	lr, #15
 8000c66:	fa0e fe05 	lsl.w	lr, lr, r5
 8000c6a:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000c6e:	690a      	ldr	r2, [r1, #16]
 8000c70:	40aa      	lsls	r2, r5
 8000c72:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000c76:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000c7a:	e05c      	b.n	8000d36 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c7c:	2206      	movs	r2, #6
 8000c7e:	e000      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000c80:	2200      	movs	r2, #0
 8000c82:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c86:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c88:	3402      	adds	r4, #2
 8000c8a:	4d57      	ldr	r5, [pc, #348]	@ (8000de8 <HAL_GPIO_Init+0x1d0>)
 8000c8c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c90:	4a56      	ldr	r2, [pc, #344]	@ (8000dec <HAL_GPIO_Init+0x1d4>)
 8000c92:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000c94:	ea6f 020c 	mvn.w	r2, ip
 8000c98:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000c9c:	684e      	ldr	r6, [r1, #4]
 8000c9e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000ca2:	d001      	beq.n	8000ca8 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000ca4:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000ca8:	4c50      	ldr	r4, [pc, #320]	@ (8000dec <HAL_GPIO_Init+0x1d4>)
 8000caa:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000cac:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000cae:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cb2:	684e      	ldr	r6, [r1, #4]
 8000cb4:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000cb8:	d001      	beq.n	8000cbe <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000cba:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000cbe:	4c4b      	ldr	r4, [pc, #300]	@ (8000dec <HAL_GPIO_Init+0x1d4>)
 8000cc0:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000cc2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000cc4:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000cc8:	684e      	ldr	r6, [r1, #4]
 8000cca:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000cce:	d001      	beq.n	8000cd4 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000cd0:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000cd4:	4c45      	ldr	r4, [pc, #276]	@ (8000dec <HAL_GPIO_Init+0x1d4>)
 8000cd6:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cd8:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000cda:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000cdc:	684d      	ldr	r5, [r1, #4]
 8000cde:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000ce2:	d001      	beq.n	8000ce8 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000ce4:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000ce8:	4c40      	ldr	r4, [pc, #256]	@ (8000dec <HAL_GPIO_Init+0x1d4>)
 8000cea:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cec:	3301      	adds	r3, #1
 8000cee:	2b0f      	cmp	r3, #15
 8000cf0:	d877      	bhi.n	8000de2 <HAL_GPIO_Init+0x1ca>
    ioposition = 0x01U << position;
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cf6:	680c      	ldr	r4, [r1, #0]
 8000cf8:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000cfc:	ea32 0404 	bics.w	r4, r2, r4
 8000d00:	d1f4      	bne.n	8000cec <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000d02:	684c      	ldr	r4, [r1, #4]
 8000d04:	f004 0403 	and.w	r4, r4, #3
 8000d08:	3c01      	subs	r4, #1
 8000d0a:	2c01      	cmp	r4, #1
 8000d0c:	d98b      	bls.n	8000c26 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d0e:	684a      	ldr	r2, [r1, #4]
 8000d10:	f002 0203 	and.w	r2, r2, #3
 8000d14:	2a03      	cmp	r2, #3
 8000d16:	d009      	beq.n	8000d2c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000d18:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d1a:	005d      	lsls	r5, r3, #1
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	40aa      	lsls	r2, r5
 8000d20:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d24:	688a      	ldr	r2, [r1, #8]
 8000d26:	40aa      	lsls	r2, r5
 8000d28:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000d2a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d2c:	684a      	ldr	r2, [r1, #4]
 8000d2e:	f002 0203 	and.w	r2, r2, #3
 8000d32:	2a02      	cmp	r2, #2
 8000d34:	d08e      	beq.n	8000c54 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000d36:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d38:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d42:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d46:	684a      	ldr	r2, [r1, #4]
 8000d48:	f002 0203 	and.w	r2, r2, #3
 8000d4c:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d50:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000d52:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d54:	684a      	ldr	r2, [r1, #4]
 8000d56:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000d5a:	d0c7      	beq.n	8000cec <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	9201      	str	r2, [sp, #4]
 8000d60:	4a23      	ldr	r2, [pc, #140]	@ (8000df0 <HAL_GPIO_Init+0x1d8>)
 8000d62:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000d64:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000d68:	6454      	str	r4, [r2, #68]	@ 0x44
 8000d6a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000d6c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000d70:	9201      	str	r2, [sp, #4]
 8000d72:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000d74:	089c      	lsrs	r4, r3, #2
 8000d76:	1ca5      	adds	r5, r4, #2
 8000d78:	4a1b      	ldr	r2, [pc, #108]	@ (8000de8 <HAL_GPIO_Init+0x1d0>)
 8000d7a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d7e:	f003 0e03 	and.w	lr, r3, #3
 8000d82:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000d86:	220f      	movs	r2, #15
 8000d88:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d8c:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d90:	4a18      	ldr	r2, [pc, #96]	@ (8000df4 <HAL_GPIO_Init+0x1dc>)
 8000d92:	4290      	cmp	r0, r2
 8000d94:	f43f af74 	beq.w	8000c80 <HAL_GPIO_Init+0x68>
 8000d98:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	d016      	beq.n	8000dce <HAL_GPIO_Init+0x1b6>
 8000da0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000da4:	4290      	cmp	r0, r2
 8000da6:	d014      	beq.n	8000dd2 <HAL_GPIO_Init+0x1ba>
 8000da8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d012      	beq.n	8000dd6 <HAL_GPIO_Init+0x1be>
 8000db0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000db4:	4290      	cmp	r0, r2
 8000db6:	d010      	beq.n	8000dda <HAL_GPIO_Init+0x1c2>
 8000db8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	d00e      	beq.n	8000dde <HAL_GPIO_Init+0x1c6>
 8000dc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	f43f af59 	beq.w	8000c7c <HAL_GPIO_Init+0x64>
 8000dca:	2207      	movs	r2, #7
 8000dcc:	e759      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000dce:	2201      	movs	r2, #1
 8000dd0:	e757      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000dd2:	2202      	movs	r2, #2
 8000dd4:	e755      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000dd6:	2203      	movs	r2, #3
 8000dd8:	e753      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000dda:	2204      	movs	r2, #4
 8000ddc:	e751      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
 8000dde:	2205      	movs	r2, #5
 8000de0:	e74f      	b.n	8000c82 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000de2:	b002      	add	sp, #8
 8000de4:	bd70      	pop	{r4, r5, r6, pc}
 8000de6:	4770      	bx	lr
 8000de8:	40013800 	.word	0x40013800
 8000dec:	40013c00 	.word	0x40013c00
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40020000 	.word	0x40020000

08000df8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000df8:	b510      	push	{r4, lr}
 8000dfa:	b082      	sub	sp, #8
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	9301      	str	r3, [sp, #4]
 8000e00:	4b19      	ldr	r3, [pc, #100]	@ (8000e68 <HAL_PWREx_EnableOverDrive+0x70>)
 8000e02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e04:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000e08:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e10:	9301      	str	r3, [sp, #4]
 8000e12:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000e14:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <HAL_PWREx_EnableOverDrive+0x74>)
 8000e16:	2201      	movs	r2, #1
 8000e18:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e1a:	f7ff fe8d 	bl	8000b38 <HAL_GetTick>
 8000e1e:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <HAL_PWREx_EnableOverDrive+0x78>)
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8000e28:	d108      	bne.n	8000e3c <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e2a:	f7ff fe85 	bl	8000b38 <HAL_GetTick>
 8000e2e:	1b00      	subs	r0, r0, r4
 8000e30:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000e34:	d9f4      	bls.n	8000e20 <HAL_PWREx_EnableOverDrive+0x28>
    {
      return HAL_TIMEOUT;
 8000e36:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8000e38:	b002      	add	sp, #8
 8000e3a:	bd10      	pop	{r4, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e6c <HAL_PWREx_EnableOverDrive+0x74>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	645a      	str	r2, [r3, #68]	@ 0x44
  tickstart = HAL_GetTick();
 8000e42:	f7ff fe79 	bl	8000b38 <HAL_GetTick>
 8000e46:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000e48:	4b09      	ldr	r3, [pc, #36]	@ (8000e70 <HAL_PWREx_EnableOverDrive+0x78>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000e50:	d107      	bne.n	8000e62 <HAL_PWREx_EnableOverDrive+0x6a>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000e52:	f7ff fe71 	bl	8000b38 <HAL_GetTick>
 8000e56:	1b00      	subs	r0, r0, r4
 8000e58:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8000e5c:	d9f4      	bls.n	8000e48 <HAL_PWREx_EnableOverDrive+0x50>
      return HAL_TIMEOUT;
 8000e5e:	2003      	movs	r0, #3
 8000e60:	e7ea      	b.n	8000e38 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8000e62:	2000      	movs	r0, #0
 8000e64:	e7e8      	b.n	8000e38 <HAL_PWREx_EnableOverDrive+0x40>
 8000e66:	bf00      	nop
 8000e68:	40023800 	.word	0x40023800
 8000e6c:	420e0000 	.word	0x420e0000
 8000e70:	40007000 	.word	0x40007000

08000e74 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000e74:	2800      	cmp	r0, #0
 8000e76:	f000 809b 	beq.w	8000fb0 <HAL_RCC_ClockConfig+0x13c>
{
 8000e7a:	b570      	push	{r4, r5, r6, lr}
 8000e7c:	460d      	mov	r5, r1
 8000e7e:	4604      	mov	r4, r0
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000e80:	4b4f      	ldr	r3, [pc, #316]	@ (8000fc0 <HAL_RCC_ClockConfig+0x14c>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f003 030f 	and.w	r3, r3, #15
 8000e88:	428b      	cmp	r3, r1
 8000e8a:	d208      	bcs.n	8000e9e <HAL_RCC_ClockConfig+0x2a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e8c:	b2cb      	uxtb	r3, r1
 8000e8e:	4a4c      	ldr	r2, [pc, #304]	@ (8000fc0 <HAL_RCC_ClockConfig+0x14c>)
 8000e90:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000e92:	6813      	ldr	r3, [r2, #0]
 8000e94:	f003 030f 	and.w	r3, r3, #15
 8000e98:	428b      	cmp	r3, r1
 8000e9a:	f040 808b 	bne.w	8000fb4 <HAL_RCC_ClockConfig+0x140>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	f013 0f02 	tst.w	r3, #2
 8000ea4:	d017      	beq.n	8000ed6 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ea6:	f013 0f04 	tst.w	r3, #4
 8000eaa:	d004      	beq.n	8000eb6 <HAL_RCC_ClockConfig+0x42>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000eac:	4a45      	ldr	r2, [pc, #276]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000eae:	6893      	ldr	r3, [r2, #8]
 8000eb0:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8000eb4:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	f013 0f08 	tst.w	r3, #8
 8000ebc:	d004      	beq.n	8000ec8 <HAL_RCC_ClockConfig+0x54>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000ebe:	4a41      	ldr	r2, [pc, #260]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000ec0:	6893      	ldr	r3, [r2, #8]
 8000ec2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8000ec6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000ec8:	4a3e      	ldr	r2, [pc, #248]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000eca:	6893      	ldr	r3, [r2, #8]
 8000ecc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000ed0:	68a1      	ldr	r1, [r4, #8]
 8000ed2:	430b      	orrs	r3, r1
 8000ed4:	6093      	str	r3, [r2, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ed6:	6823      	ldr	r3, [r4, #0]
 8000ed8:	f013 0f01 	tst.w	r3, #1
 8000edc:	d032      	beq.n	8000f44 <HAL_RCC_ClockConfig+0xd0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ede:	6863      	ldr	r3, [r4, #4]
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d021      	beq.n	8000f28 <HAL_RCC_ClockConfig+0xb4>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000ee4:	1e9a      	subs	r2, r3, #2
 8000ee6:	2a01      	cmp	r2, #1
 8000ee8:	d925      	bls.n	8000f36 <HAL_RCC_ClockConfig+0xc2>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eea:	4a36      	ldr	r2, [pc, #216]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000eec:	6812      	ldr	r2, [r2, #0]
 8000eee:	f012 0f02 	tst.w	r2, #2
 8000ef2:	d061      	beq.n	8000fb8 <HAL_RCC_ClockConfig+0x144>
      {
        return HAL_ERROR;
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ef4:	4933      	ldr	r1, [pc, #204]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000ef6:	688a      	ldr	r2, [r1, #8]
 8000ef8:	f022 0203 	bic.w	r2, r2, #3
 8000efc:	4313      	orrs	r3, r2
 8000efe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000f00:	f7ff fe1a 	bl	8000b38 <HAL_GetTick>
 8000f04:	4606      	mov	r6, r0

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f06:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	f003 030c 	and.w	r3, r3, #12
 8000f0e:	6862      	ldr	r2, [r4, #4]
 8000f10:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f14:	d016      	beq.n	8000f44 <HAL_RCC_ClockConfig+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f16:	f7ff fe0f 	bl	8000b38 <HAL_GetTick>
 8000f1a:	1b80      	subs	r0, r0, r6
 8000f1c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f20:	4298      	cmp	r0, r3
 8000f22:	d9f0      	bls.n	8000f06 <HAL_RCC_ClockConfig+0x92>
      {
        return HAL_TIMEOUT;
 8000f24:	2003      	movs	r0, #3
 8000f26:	e042      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f28:	4a26      	ldr	r2, [pc, #152]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f2a:	6812      	ldr	r2, [r2, #0]
 8000f2c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8000f30:	d1e0      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000f32:	2001      	movs	r0, #1
 8000f34:	e03b      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f36:	4a23      	ldr	r2, [pc, #140]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f38:	6812      	ldr	r2, [r2, #0]
 8000f3a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8000f3e:	d1d9      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8000f40:	2001      	movs	r0, #1
 8000f42:	e034      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f44:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <HAL_RCC_ClockConfig+0x14c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f003 030f 	and.w	r3, r3, #15
 8000f4c:	42ab      	cmp	r3, r5
 8000f4e:	d907      	bls.n	8000f60 <HAL_RCC_ClockConfig+0xec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f50:	b2ea      	uxtb	r2, r5
 8000f52:	4b1b      	ldr	r3, [pc, #108]	@ (8000fc0 <HAL_RCC_ClockConfig+0x14c>)
 8000f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f003 030f 	and.w	r3, r3, #15
 8000f5c:	42ab      	cmp	r3, r5
 8000f5e:	d12d      	bne.n	8000fbc <HAL_RCC_ClockConfig+0x148>
      return HAL_ERROR;
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f60:	6823      	ldr	r3, [r4, #0]
 8000f62:	f013 0f04 	tst.w	r3, #4
 8000f66:	d006      	beq.n	8000f76 <HAL_RCC_ClockConfig+0x102>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000f68:	4a16      	ldr	r2, [pc, #88]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f6a:	6893      	ldr	r3, [r2, #8]
 8000f6c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8000f70:	68e1      	ldr	r1, [r4, #12]
 8000f72:	430b      	orrs	r3, r1
 8000f74:	6093      	str	r3, [r2, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f76:	6823      	ldr	r3, [r4, #0]
 8000f78:	f013 0f08 	tst.w	r3, #8
 8000f7c:	d007      	beq.n	8000f8e <HAL_RCC_ClockConfig+0x11a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000f7e:	4a11      	ldr	r2, [pc, #68]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f80:	6893      	ldr	r3, [r2, #8]
 8000f82:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8000f86:	6921      	ldr	r1, [r4, #16]
 8000f88:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f8c:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000f8e:	f000 f847 	bl	8001020 <HAL_RCC_GetSysClockFreq>
 8000f92:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <HAL_RCC_ClockConfig+0x150>)
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000f9a:	4a0b      	ldr	r2, [pc, #44]	@ (8000fc8 <HAL_RCC_ClockConfig+0x154>)
 8000f9c:	5cd3      	ldrb	r3, [r2, r3]
 8000f9e:	40d8      	lsrs	r0, r3
 8000fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_RCC_ClockConfig+0x158>)
 8000fa2:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8000fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <HAL_RCC_ClockConfig+0x15c>)
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	f7ff fd7a 	bl	8000aa0 <HAL_InitTick>

  return HAL_OK;
 8000fac:	2000      	movs	r0, #0
}
 8000fae:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000fb0:	2001      	movs	r0, #1
}
 8000fb2:	4770      	bx	lr
      return HAL_ERROR;
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	e7fa      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8000fb8:	2001      	movs	r0, #1
 8000fba:	e7f8      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	e7f6      	b.n	8000fae <HAL_RCC_ClockConfig+0x13a>
 8000fc0:	40023c00 	.word	0x40023c00
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	08002fac 	.word	0x08002fac
 8000fcc:	20000000 	.word	0x20000000
 8000fd0:	20000008 	.word	0x20000008

08000fd4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000fd4:	4b01      	ldr	r3, [pc, #4]	@ (8000fdc <HAL_RCC_GetHCLKFreq+0x8>)
 8000fd6:	6818      	ldr	r0, [r3, #0]
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	20000000 	.word	0x20000000

08000fe0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000fe0:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000fe2:	f7ff fff7 	bl	8000fd4 <HAL_RCC_GetHCLKFreq>
 8000fe6:	4b04      	ldr	r3, [pc, #16]	@ (8000ff8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000fee:	4a03      	ldr	r2, [pc, #12]	@ (8000ffc <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000ff0:	5cd3      	ldrb	r3, [r2, r3]
}
 8000ff2:	40d8      	lsrs	r0, r3
 8000ff4:	bd08      	pop	{r3, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	08002fa4 	.word	0x08002fa4

08001000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001000:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001002:	f7ff ffe7 	bl	8000fd4 <HAL_RCC_GetHCLKFreq>
 8001006:	4b04      	ldr	r3, [pc, #16]	@ (8001018 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800100e:	4a03      	ldr	r2, [pc, #12]	@ (800101c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001010:	5cd3      	ldrb	r3, [r2, r3]
}
 8001012:	40d8      	lsrs	r0, r3
 8001014:	bd08      	pop	{r3, pc}
 8001016:	bf00      	nop
 8001018:	40023800 	.word	0x40023800
 800101c:	08002fa4 	.word	0x08002fa4

08001020 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001020:	b508      	push	{r3, lr}
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001022:	4b60      	ldr	r3, [pc, #384]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f003 030c 	and.w	r3, r3, #12
 800102a:	2b08      	cmp	r3, #8
 800102c:	d007      	beq.n	800103e <HAL_RCC_GetSysClockFreq+0x1e>
 800102e:	2b0c      	cmp	r3, #12
 8001030:	d05f      	beq.n	80010f2 <HAL_RCC_GetSysClockFreq+0xd2>
 8001032:	2b04      	cmp	r3, #4
 8001034:	d001      	beq.n	800103a <HAL_RCC_GetSysClockFreq+0x1a>
 8001036:	485c      	ldr	r0, [pc, #368]	@ (80011a8 <HAL_RCC_GetSysClockFreq+0x188>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001038:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800103a:	485c      	ldr	r0, [pc, #368]	@ (80011ac <HAL_RCC_GetSysClockFreq+0x18c>)
 800103c:	e7fc      	b.n	8001038 <HAL_RCC_GetSysClockFreq+0x18>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800103e:	4b59      	ldr	r3, [pc, #356]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800104c:	d02c      	beq.n	80010a8 <HAL_RCC_GetSysClockFreq+0x88>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800104e:	4b55      	ldr	r3, [pc, #340]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001050:	6858      	ldr	r0, [r3, #4]
 8001052:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001056:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800105a:	ebbc 0c00 	subs.w	ip, ip, r0
 800105e:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001062:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001066:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800106a:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800106e:	ebb1 010c 	subs.w	r1, r1, ip
 8001072:	eb63 030e 	sbc.w	r3, r3, lr
 8001076:	00db      	lsls	r3, r3, #3
 8001078:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800107c:	00c9      	lsls	r1, r1, #3
 800107e:	eb11 0c00 	adds.w	ip, r1, r0
 8001082:	f143 0300 	adc.w	r3, r3, #0
 8001086:	0259      	lsls	r1, r3, #9
 8001088:	2300      	movs	r3, #0
 800108a:	ea4f 204c 	mov.w	r0, ip, lsl #9
 800108e:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001092:	f7ff f90d 	bl	80002b0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001096:	4b43      	ldr	r3, [pc, #268]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800109e:	3301      	adds	r3, #1
 80010a0:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80010a2:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80010a6:	e7c7      	b.n	8001038 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010a8:	4b3e      	ldr	r3, [pc, #248]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 80010aa:	6858      	ldr	r0, [r3, #4]
 80010ac:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80010b0:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80010b4:	ebbc 0c00 	subs.w	ip, ip, r0
 80010b8:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80010bc:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80010c0:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80010c4:	ea4f 118c 	mov.w	r1, ip, lsl #6
 80010c8:	ebb1 010c 	subs.w	r1, r1, ip
 80010cc:	eb63 030e 	sbc.w	r3, r3, lr
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80010d6:	00c9      	lsls	r1, r1, #3
 80010d8:	eb11 0c00 	adds.w	ip, r1, r0
 80010dc:	f143 0300 	adc.w	r3, r3, #0
 80010e0:	0299      	lsls	r1, r3, #10
 80010e2:	2300      	movs	r3, #0
 80010e4:	ea4f 208c 	mov.w	r0, ip, lsl #10
 80010e8:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80010ec:	f7ff f8e0 	bl	80002b0 <__aeabi_uldivmod>
 80010f0:	e7d1      	b.n	8001096 <HAL_RCC_GetSysClockFreq+0x76>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010f2:	4b2c      	ldr	r3, [pc, #176]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001100:	d02a      	beq.n	8001158 <HAL_RCC_GetSysClockFreq+0x138>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001102:	4b28      	ldr	r3, [pc, #160]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8001104:	6858      	ldr	r0, [r3, #4]
 8001106:	f3c0 1088 	ubfx	r0, r0, #6, #9
 800110a:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800110e:	ebbc 0c00 	subs.w	ip, ip, r0
 8001112:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001116:	ea4f 138e 	mov.w	r3, lr, lsl #6
 800111a:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800111e:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001122:	ebb1 010c 	subs.w	r1, r1, ip
 8001126:	eb63 030e 	sbc.w	r3, r3, lr
 800112a:	00db      	lsls	r3, r3, #3
 800112c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001130:	00c9      	lsls	r1, r1, #3
 8001132:	eb11 0c00 	adds.w	ip, r1, r0
 8001136:	f143 0300 	adc.w	r3, r3, #0
 800113a:	0259      	lsls	r1, r3, #9
 800113c:	2300      	movs	r3, #0
 800113e:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8001142:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001146:	f7ff f8b3 	bl	80002b0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f3c3 7302 	ubfx	r3, r3, #28, #3
      sysclockfreq = pllvco / pllr;
 8001152:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001156:	e76f      	b.n	8001038 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001158:	4b12      	ldr	r3, [pc, #72]	@ (80011a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800115a:	6858      	ldr	r0, [r3, #4]
 800115c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001160:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001164:	ebbc 0c00 	subs.w	ip, ip, r0
 8001168:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800116c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001170:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001174:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001178:	ebb1 010c 	subs.w	r1, r1, ip
 800117c:	eb63 030e 	sbc.w	r3, r3, lr
 8001180:	00db      	lsls	r3, r3, #3
 8001182:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001186:	00c9      	lsls	r1, r1, #3
 8001188:	eb11 0c00 	adds.w	ip, r1, r0
 800118c:	f143 0300 	adc.w	r3, r3, #0
 8001190:	0299      	lsls	r1, r3, #10
 8001192:	2300      	movs	r3, #0
 8001194:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001198:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800119c:	f7ff f888 	bl	80002b0 <__aeabi_uldivmod>
 80011a0:	e7d3      	b.n	800114a <HAL_RCC_GetSysClockFreq+0x12a>
 80011a2:	bf00      	nop
 80011a4:	40023800 	.word	0x40023800
 80011a8:	00f42400 	.word	0x00f42400
 80011ac:	007a1200 	.word	0x007a1200

080011b0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80011b0:	2800      	cmp	r0, #0
 80011b2:	f000 8201 	beq.w	80015b8 <HAL_RCC_OscConfig+0x408>
{
 80011b6:	b570      	push	{r4, r5, r6, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011bc:	6803      	ldr	r3, [r0, #0]
 80011be:	f013 0f01 	tst.w	r3, #1
 80011c2:	d041      	beq.n	8001248 <HAL_RCC_OscConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80011c4:	4b99      	ldr	r3, [pc, #612]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f003 030c 	and.w	r3, r3, #12
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d032      	beq.n	8001236 <HAL_RCC_OscConfig+0x86>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80011d0:	4b96      	ldr	r3, [pc, #600]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 030c 	and.w	r3, r3, #12
        || \
 80011d8:	2b08      	cmp	r3, #8
 80011da:	d027      	beq.n	800122c <HAL_RCC_OscConfig+0x7c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011dc:	4b93      	ldr	r3, [pc, #588]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80011e4:	2b0c      	cmp	r3, #12
 80011e6:	d059      	beq.n	800129c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e8:	6863      	ldr	r3, [r4, #4]
 80011ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011ee:	d05b      	beq.n	80012a8 <HAL_RCC_OscConfig+0xf8>
 80011f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011f4:	d05e      	beq.n	80012b4 <HAL_RCC_OscConfig+0x104>
 80011f6:	4b8d      	ldr	r3, [pc, #564]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001206:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001208:	6863      	ldr	r3, [r4, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d05c      	beq.n	80012c8 <HAL_RCC_OscConfig+0x118>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120e:	f7ff fc93 	bl	8000b38 <HAL_GetTick>
 8001212:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001214:	4b85      	ldr	r3, [pc, #532]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800121c:	d114      	bne.n	8001248 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800121e:	f7ff fc8b 	bl	8000b38 <HAL_GetTick>
 8001222:	1b40      	subs	r0, r0, r5
 8001224:	2864      	cmp	r0, #100	@ 0x64
 8001226:	d9f5      	bls.n	8001214 <HAL_RCC_OscConfig+0x64>
          {
            return HAL_TIMEOUT;
 8001228:	2003      	movs	r0, #3
 800122a:	e1cc      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800122c:	4b7f      	ldr	r3, [pc, #508]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001234:	d0d2      	beq.n	80011dc <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001236:	4b7d      	ldr	r3, [pc, #500]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800123e:	d003      	beq.n	8001248 <HAL_RCC_OscConfig+0x98>
 8001240:	6863      	ldr	r3, [r4, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 81ba 	beq.w	80015bc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	f013 0f02 	tst.w	r3, #2
 800124e:	d060      	beq.n	8001312 <HAL_RCC_OscConfig+0x162>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001250:	4b76      	ldr	r3, [pc, #472]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f013 0f0c 	tst.w	r3, #12
 8001258:	d04a      	beq.n	80012f0 <HAL_RCC_OscConfig+0x140>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800125a:	4b74      	ldr	r3, [pc, #464]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
        || \
 8001262:	2b08      	cmp	r3, #8
 8001264:	d03f      	beq.n	80012e6 <HAL_RCC_OscConfig+0x136>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001266:	4b71      	ldr	r3, [pc, #452]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800126e:	2b0c      	cmp	r3, #12
 8001270:	d069      	beq.n	8001346 <HAL_RCC_OscConfig+0x196>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001272:	68e3      	ldr	r3, [r4, #12]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d075      	beq.n	8001364 <HAL_RCC_OscConfig+0x1b4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001278:	4b6d      	ldr	r3, [pc, #436]	@ (8001430 <HAL_RCC_OscConfig+0x280>)
 800127a:	2201      	movs	r2, #1
 800127c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127e:	f7ff fc5b 	bl	8000b38 <HAL_GetTick>
 8001282:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001284:	4b69      	ldr	r3, [pc, #420]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f013 0f02 	tst.w	r3, #2
 800128c:	d161      	bne.n	8001352 <HAL_RCC_OscConfig+0x1a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800128e:	f7ff fc53 	bl	8000b38 <HAL_GetTick>
 8001292:	1b40      	subs	r0, r0, r5
 8001294:	2802      	cmp	r0, #2
 8001296:	d9f5      	bls.n	8001284 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 8001298:	2003      	movs	r0, #3
 800129a:	e194      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800129c:	4b63      	ldr	r3, [pc, #396]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80012a4:	d0a0      	beq.n	80011e8 <HAL_RCC_OscConfig+0x38>
 80012a6:	e7c6      	b.n	8001236 <HAL_RCC_OscConfig+0x86>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a8:	4a60      	ldr	r2, [pc, #384]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80012aa:	6813      	ldr	r3, [r2, #0]
 80012ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012b0:	6013      	str	r3, [r2, #0]
 80012b2:	e7a9      	b.n	8001208 <HAL_RCC_OscConfig+0x58>
 80012b4:	4b5d      	ldr	r3, [pc, #372]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	e79f      	b.n	8001208 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 80012c8:	f7ff fc36 	bl	8000b38 <HAL_GetTick>
 80012cc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	4b57      	ldr	r3, [pc, #348]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80012d6:	d0b7      	beq.n	8001248 <HAL_RCC_OscConfig+0x98>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d8:	f7ff fc2e 	bl	8000b38 <HAL_GetTick>
 80012dc:	1b40      	subs	r0, r0, r5
 80012de:	2864      	cmp	r0, #100	@ 0x64
 80012e0:	d9f5      	bls.n	80012ce <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 80012e2:	2003      	movs	r0, #3
 80012e4:	e16f      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80012e6:	4b51      	ldr	r3, [pc, #324]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80012ee:	d1ba      	bne.n	8001266 <HAL_RCC_OscConfig+0xb6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f0:	4b4e      	ldr	r3, [pc, #312]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f013 0f02 	tst.w	r3, #2
 80012f8:	d003      	beq.n	8001302 <HAL_RCC_OscConfig+0x152>
 80012fa:	68e3      	ldr	r3, [r4, #12]
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	f040 815f 	bne.w	80015c0 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001302:	4a4a      	ldr	r2, [pc, #296]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001304:	6813      	ldr	r3, [r2, #0]
 8001306:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800130a:	6921      	ldr	r1, [r4, #16]
 800130c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001310:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001312:	6823      	ldr	r3, [r4, #0]
 8001314:	f013 0f08 	tst.w	r3, #8
 8001318:	d049      	beq.n	80013ae <HAL_RCC_OscConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800131a:	6963      	ldr	r3, [r4, #20]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d033      	beq.n	8001388 <HAL_RCC_OscConfig+0x1d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001320:	4b43      	ldr	r3, [pc, #268]	@ (8001430 <HAL_RCC_OscConfig+0x280>)
 8001322:	2201      	movs	r2, #1
 8001324:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001328:	f7ff fc06 	bl	8000b38 <HAL_GetTick>
 800132c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800132e:	4b3f      	ldr	r3, [pc, #252]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001330:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001332:	f013 0f02 	tst.w	r3, #2
 8001336:	d13a      	bne.n	80013ae <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001338:	f7ff fbfe 	bl	8000b38 <HAL_GetTick>
 800133c:	1b40      	subs	r0, r0, r5
 800133e:	2802      	cmp	r0, #2
 8001340:	d9f5      	bls.n	800132e <HAL_RCC_OscConfig+0x17e>
        {
          return HAL_TIMEOUT;
 8001342:	2003      	movs	r0, #3
 8001344:	e13f      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001346:	4b39      	ldr	r3, [pc, #228]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800134e:	d190      	bne.n	8001272 <HAL_RCC_OscConfig+0xc2>
 8001350:	e7ce      	b.n	80012f0 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001352:	4a36      	ldr	r2, [pc, #216]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800135a:	6921      	ldr	r1, [r4, #16]
 800135c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	e7d6      	b.n	8001312 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001364:	4b32      	ldr	r3, [pc, #200]	@ (8001430 <HAL_RCC_OscConfig+0x280>)
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800136a:	f7ff fbe5 	bl	8000b38 <HAL_GetTick>
 800136e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001370:	4b2e      	ldr	r3, [pc, #184]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f013 0f02 	tst.w	r3, #2
 8001378:	d0cb      	beq.n	8001312 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800137a:	f7ff fbdd 	bl	8000b38 <HAL_GetTick>
 800137e:	1b40      	subs	r0, r0, r5
 8001380:	2802      	cmp	r0, #2
 8001382:	d9f5      	bls.n	8001370 <HAL_RCC_OscConfig+0x1c0>
            return HAL_TIMEOUT;
 8001384:	2003      	movs	r0, #3
 8001386:	e11e      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001388:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <HAL_RCC_OscConfig+0x280>)
 800138a:	2200      	movs	r2, #0
 800138c:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001390:	f7ff fbd2 	bl	8000b38 <HAL_GetTick>
 8001394:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001396:	4b25      	ldr	r3, [pc, #148]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 8001398:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800139a:	f013 0f02 	tst.w	r3, #2
 800139e:	d006      	beq.n	80013ae <HAL_RCC_OscConfig+0x1fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013a0:	f7ff fbca 	bl	8000b38 <HAL_GetTick>
 80013a4:	1b40      	subs	r0, r0, r5
 80013a6:	2802      	cmp	r0, #2
 80013a8:	d9f5      	bls.n	8001396 <HAL_RCC_OscConfig+0x1e6>
        {
          return HAL_TIMEOUT;
 80013aa:	2003      	movs	r0, #3
 80013ac:	e10b      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	f013 0f04 	tst.w	r3, #4
 80013b4:	d076      	beq.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b6:	4b1d      	ldr	r3, [pc, #116]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80013b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ba:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80013be:	d133      	bne.n	8001428 <HAL_RCC_OscConfig+0x278>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c0:	2300      	movs	r3, #0
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	4b19      	ldr	r3, [pc, #100]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80013c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013c8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80013cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	9301      	str	r3, [sp, #4]
 80013d6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80013d8:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013da:	4b16      	ldr	r3, [pc, #88]	@ (8001434 <HAL_RCC_OscConfig+0x284>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80013e2:	d029      	beq.n	8001438 <HAL_RCC_OscConfig+0x288>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e4:	68a3      	ldr	r3, [r4, #8]
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d03a      	beq.n	8001460 <HAL_RCC_OscConfig+0x2b0>
 80013ea:	2b05      	cmp	r3, #5
 80013ec:	d03e      	beq.n	800146c <HAL_RCC_OscConfig+0x2bc>
 80013ee:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 80013f0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013f2:	f022 0201 	bic.w	r2, r2, #1
 80013f6:	671a      	str	r2, [r3, #112]	@ 0x70
 80013f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80013fa:	f022 0204 	bic.w	r2, r2, #4
 80013fe:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001400:	68a3      	ldr	r3, [r4, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d03c      	beq.n	8001480 <HAL_RCC_OscConfig+0x2d0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001406:	f7ff fb97 	bl	8000b38 <HAL_GetTick>
 800140a:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800140c:	4b07      	ldr	r3, [pc, #28]	@ (800142c <HAL_RCC_OscConfig+0x27c>)
 800140e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001410:	f013 0f02 	tst.w	r3, #2
 8001414:	d145      	bne.n	80014a2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001416:	f7ff fb8f 	bl	8000b38 <HAL_GetTick>
 800141a:	1b80      	subs	r0, r0, r6
 800141c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001420:	4298      	cmp	r0, r3
 8001422:	d9f3      	bls.n	800140c <HAL_RCC_OscConfig+0x25c>
        {
          return HAL_TIMEOUT;
 8001424:	2003      	movs	r0, #3
 8001426:	e0ce      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8001428:	2500      	movs	r5, #0
 800142a:	e7d6      	b.n	80013da <HAL_RCC_OscConfig+0x22a>
 800142c:	40023800 	.word	0x40023800
 8001430:	42470000 	.word	0x42470000
 8001434:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001438:	4a6b      	ldr	r2, [pc, #428]	@ (80015e8 <HAL_RCC_OscConfig+0x438>)
 800143a:	6813      	ldr	r3, [r2, #0]
 800143c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001440:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001442:	f7ff fb79 	bl	8000b38 <HAL_GetTick>
 8001446:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001448:	4b67      	ldr	r3, [pc, #412]	@ (80015e8 <HAL_RCC_OscConfig+0x438>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001450:	d1c8      	bne.n	80013e4 <HAL_RCC_OscConfig+0x234>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001452:	f7ff fb71 	bl	8000b38 <HAL_GetTick>
 8001456:	1b80      	subs	r0, r0, r6
 8001458:	2802      	cmp	r0, #2
 800145a:	d9f5      	bls.n	8001448 <HAL_RCC_OscConfig+0x298>
          return HAL_TIMEOUT;
 800145c:	2003      	movs	r0, #3
 800145e:	e0b2      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001460:	4a62      	ldr	r2, [pc, #392]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 8001462:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6713      	str	r3, [r2, #112]	@ 0x70
 800146a:	e7c9      	b.n	8001400 <HAL_RCC_OscConfig+0x250>
 800146c:	4b5f      	ldr	r3, [pc, #380]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 800146e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001470:	f042 0204 	orr.w	r2, r2, #4
 8001474:	671a      	str	r2, [r3, #112]	@ 0x70
 8001476:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001478:	f042 0201 	orr.w	r2, r2, #1
 800147c:	671a      	str	r2, [r3, #112]	@ 0x70
 800147e:	e7bf      	b.n	8001400 <HAL_RCC_OscConfig+0x250>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001480:	f7ff fb5a 	bl	8000b38 <HAL_GetTick>
 8001484:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001486:	4b59      	ldr	r3, [pc, #356]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 8001488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800148a:	f013 0f02 	tst.w	r3, #2
 800148e:	d008      	beq.n	80014a2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001490:	f7ff fb52 	bl	8000b38 <HAL_GetTick>
 8001494:	1b80      	subs	r0, r0, r6
 8001496:	f241 3388 	movw	r3, #5000	@ 0x1388
 800149a:	4298      	cmp	r0, r3
 800149c:	d9f3      	bls.n	8001486 <HAL_RCC_OscConfig+0x2d6>
        {
          return HAL_TIMEOUT;
 800149e:	2003      	movs	r0, #3
 80014a0:	e091      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014a2:	b9ed      	cbnz	r5, 80014e0 <HAL_RCC_OscConfig+0x330>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014a4:	69a3      	ldr	r3, [r4, #24]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 808c 	beq.w	80015c4 <HAL_RCC_OscConfig+0x414>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014ac:	4a4f      	ldr	r2, [pc, #316]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 80014ae:	6892      	ldr	r2, [r2, #8]
 80014b0:	f002 020c 	and.w	r2, r2, #12
 80014b4:	2a08      	cmp	r2, #8
 80014b6:	d054      	beq.n	8001562 <HAL_RCC_OscConfig+0x3b2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d017      	beq.n	80014ec <HAL_RCC_OscConfig+0x33c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014bc:	4b4c      	ldr	r3, [pc, #304]	@ (80015f0 <HAL_RCC_OscConfig+0x440>)
 80014be:	2200      	movs	r2, #0
 80014c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014c2:	f7ff fb39 	bl	8000b38 <HAL_GetTick>
 80014c6:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014c8:	4b48      	ldr	r3, [pc, #288]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80014d0:	d045      	beq.n	800155e <HAL_RCC_OscConfig+0x3ae>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d2:	f7ff fb31 	bl	8000b38 <HAL_GetTick>
 80014d6:	1b00      	subs	r0, r0, r4
 80014d8:	2802      	cmp	r0, #2
 80014da:	d9f5      	bls.n	80014c8 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80014dc:	2003      	movs	r0, #3
 80014de:	e072      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e0:	4a42      	ldr	r2, [pc, #264]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 80014e2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80014e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ea:	e7db      	b.n	80014a4 <HAL_RCC_OscConfig+0x2f4>
        __HAL_RCC_PLL_DISABLE();
 80014ec:	4b40      	ldr	r3, [pc, #256]	@ (80015f0 <HAL_RCC_OscConfig+0x440>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80014f2:	f7ff fb21 	bl	8000b38 <HAL_GetTick>
 80014f6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014f8:	4b3c      	ldr	r3, [pc, #240]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001500:	d006      	beq.n	8001510 <HAL_RCC_OscConfig+0x360>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001502:	f7ff fb19 	bl	8000b38 <HAL_GetTick>
 8001506:	1b40      	subs	r0, r0, r5
 8001508:	2802      	cmp	r0, #2
 800150a:	d9f5      	bls.n	80014f8 <HAL_RCC_OscConfig+0x348>
            return HAL_TIMEOUT;
 800150c:	2003      	movs	r0, #3
 800150e:	e05a      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001510:	69e3      	ldr	r3, [r4, #28]
 8001512:	6a22      	ldr	r2, [r4, #32]
 8001514:	4313      	orrs	r3, r2
 8001516:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001518:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800151c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800151e:	0852      	lsrs	r2, r2, #1
 8001520:	3a01      	subs	r2, #1
 8001522:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001526:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001528:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800152c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800152e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8001532:	4a2e      	ldr	r2, [pc, #184]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 8001534:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001536:	4b2e      	ldr	r3, [pc, #184]	@ (80015f0 <HAL_RCC_OscConfig+0x440>)
 8001538:	2201      	movs	r2, #1
 800153a:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800153c:	f7ff fafc 	bl	8000b38 <HAL_GetTick>
 8001540:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001542:	4b2a      	ldr	r3, [pc, #168]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800154a:	d106      	bne.n	800155a <HAL_RCC_OscConfig+0x3aa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800154c:	f7ff faf4 	bl	8000b38 <HAL_GetTick>
 8001550:	1b00      	subs	r0, r0, r4
 8001552:	2802      	cmp	r0, #2
 8001554:	d9f5      	bls.n	8001542 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8001556:	2003      	movs	r0, #3
 8001558:	e035      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800155a:	2000      	movs	r0, #0
 800155c:	e033      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 800155e:	2000      	movs	r0, #0
 8001560:	e031      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001562:	2b01      	cmp	r3, #1
 8001564:	d031      	beq.n	80015ca <HAL_RCC_OscConfig+0x41a>
        pll_config = RCC->PLLCFGR;
 8001566:	4b21      	ldr	r3, [pc, #132]	@ (80015ec <HAL_RCC_OscConfig+0x43c>)
 8001568:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800156a:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 800156e:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001570:	4291      	cmp	r1, r2
 8001572:	d12c      	bne.n	80015ce <HAL_RCC_OscConfig+0x41e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001574:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001578:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800157a:	428a      	cmp	r2, r1
 800157c:	d129      	bne.n	80015d2 <HAL_RCC_OscConfig+0x422>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800157e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001580:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001584:	401a      	ands	r2, r3
 8001586:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800158a:	d124      	bne.n	80015d6 <HAL_RCC_OscConfig+0x426>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800158c:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001590:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001592:	0852      	lsrs	r2, r2, #1
 8001594:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001596:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800159a:	d11e      	bne.n	80015da <HAL_RCC_OscConfig+0x42a>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800159c:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80015a0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80015a2:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 80015a6:	d11a      	bne.n	80015de <HAL_RCC_OscConfig+0x42e>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80015a8:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80015ac:	6b22      	ldr	r2, [r4, #48]	@ 0x30
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ae:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80015b2:	d116      	bne.n	80015e2 <HAL_RCC_OscConfig+0x432>
  return HAL_OK;
 80015b4:	2000      	movs	r0, #0
 80015b6:	e006      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 80015b8:	2001      	movs	r0, #1
}
 80015ba:	4770      	bx	lr
        return HAL_ERROR;
 80015bc:	2001      	movs	r0, #1
 80015be:	e002      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 80015c0:	2001      	movs	r0, #1
 80015c2:	e000      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 80015c4:	2000      	movs	r0, #0
}
 80015c6:	b002      	add	sp, #8
 80015c8:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80015ca:	2001      	movs	r0, #1
 80015cc:	e7fb      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 80015ce:	2001      	movs	r0, #1
 80015d0:	e7f9      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015d2:	2001      	movs	r0, #1
 80015d4:	e7f7      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015d6:	2001      	movs	r0, #1
 80015d8:	e7f5      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015da:	2001      	movs	r0, #1
 80015dc:	e7f3      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015de:	2001      	movs	r0, #1
 80015e0:	e7f1      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015e2:	2001      	movs	r0, #1
 80015e4:	e7ef      	b.n	80015c6 <HAL_RCC_OscConfig+0x416>
 80015e6:	bf00      	nop
 80015e8:	40007000 	.word	0x40007000
 80015ec:	40023800 	.word	0x40023800
 80015f0:	42470000 	.word	0x42470000

080015f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80015f4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80015f6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80015f8:	6a02      	ldr	r2, [r0, #32]
 80015fa:	f022 0201 	bic.w	r2, r2, #1
 80015fe:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001600:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001602:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001604:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001608:	680c      	ldr	r4, [r1, #0]
 800160a:	ea44 040c 	orr.w	r4, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800160e:	f023 0c02 	bic.w	ip, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001612:	688b      	ldr	r3, [r1, #8]
 8001614:	ea43 030c 	orr.w	r3, r3, ip

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001618:	4d11      	ldr	r5, [pc, #68]	@ (8001660 <TIM_OC1_SetConfig+0x6c>)
 800161a:	42a8      	cmp	r0, r5
 800161c:	d003      	beq.n	8001626 <TIM_OC1_SetConfig+0x32>
 800161e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001622:	42a8      	cmp	r0, r5
 8001624:	d105      	bne.n	8001632 <TIM_OC1_SetConfig+0x3e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001626:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800162a:	68cd      	ldr	r5, [r1, #12]
 800162c:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800162e:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001632:	4d0b      	ldr	r5, [pc, #44]	@ (8001660 <TIM_OC1_SetConfig+0x6c>)
 8001634:	42a8      	cmp	r0, r5
 8001636:	d003      	beq.n	8001640 <TIM_OC1_SetConfig+0x4c>
 8001638:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800163c:	42a8      	cmp	r0, r5
 800163e:	d107      	bne.n	8001650 <TIM_OC1_SetConfig+0x5c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001640:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001644:	694d      	ldr	r5, [r1, #20]
 8001646:	ea45 0c02 	orr.w	ip, r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800164a:	698a      	ldr	r2, [r1, #24]
 800164c:	ea42 020c 	orr.w	r2, r2, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001650:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001652:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001654:	684a      	ldr	r2, [r1, #4]
 8001656:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001658:	6203      	str	r3, [r0, #32]
}
 800165a:	bc30      	pop	{r4, r5}
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40010000 	.word	0x40010000

08001664 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001664:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001666:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001668:	6a02      	ldr	r2, [r0, #32]
 800166a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800166e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001670:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001672:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001674:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001678:	680c      	ldr	r4, [r1, #0]
 800167a:	ea44 050c 	orr.w	r5, r4, ip

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800167e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001682:	688c      	ldr	r4, [r1, #8]
 8001684:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001688:	4c11      	ldr	r4, [pc, #68]	@ (80016d0 <TIM_OC3_SetConfig+0x6c>)
 800168a:	42a0      	cmp	r0, r4
 800168c:	d003      	beq.n	8001696 <TIM_OC3_SetConfig+0x32>
 800168e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001692:	42a0      	cmp	r0, r4
 8001694:	d106      	bne.n	80016a4 <TIM_OC3_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001696:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800169a:	68cc      	ldr	r4, [r1, #12]
 800169c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80016a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80016a4:	4c0a      	ldr	r4, [pc, #40]	@ (80016d0 <TIM_OC3_SetConfig+0x6c>)
 80016a6:	42a0      	cmp	r0, r4
 80016a8:	d003      	beq.n	80016b2 <TIM_OC3_SetConfig+0x4e>
 80016aa:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80016ae:	42a0      	cmp	r0, r4
 80016b0:	d107      	bne.n	80016c2 <TIM_OC3_SetConfig+0x5e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80016b2:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80016b6:	694c      	ldr	r4, [r1, #20]
 80016b8:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80016bc:	698c      	ldr	r4, [r1, #24]
 80016be:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80016c2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80016c4:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80016c6:	684a      	ldr	r2, [r1, #4]
 80016c8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80016ca:	6203      	str	r3, [r0, #32]
}
 80016cc:	bc30      	pop	{r4, r5}
 80016ce:	4770      	bx	lr
 80016d0:	40010000 	.word	0x40010000

080016d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80016d4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80016d6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016d8:	6a02      	ldr	r2, [r0, #32]
 80016da:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80016de:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80016e0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80016e2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80016e4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016e8:	680d      	ldr	r5, [r1, #0]
 80016ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80016ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80016f2:	688d      	ldr	r5, [r1, #8]
 80016f4:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80016f8:	4d09      	ldr	r5, [pc, #36]	@ (8001720 <TIM_OC4_SetConfig+0x4c>)
 80016fa:	42a8      	cmp	r0, r5
 80016fc:	d003      	beq.n	8001706 <TIM_OC4_SetConfig+0x32>
 80016fe:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001702:	42a8      	cmp	r0, r5
 8001704:	d104      	bne.n	8001710 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001706:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800170a:	694d      	ldr	r5, [r1, #20]
 800170c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001710:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001712:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001714:	684a      	ldr	r2, [r1, #4]
 8001716:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001718:	6203      	str	r3, [r0, #32]
}
 800171a:	bc30      	pop	{r4, r5}
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	40010000 	.word	0x40010000

08001724 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001724:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001726:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001728:	6a04      	ldr	r4, [r0, #32]
 800172a:	f024 0401 	bic.w	r4, r4, #1
 800172e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001730:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001732:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001736:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800173a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800173e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001740:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001742:	6203      	str	r3, [r0, #32]
}
 8001744:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001748:	4770      	bx	lr

0800174a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800174a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800174c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800174e:	6a04      	ldr	r4, [r0, #32]
 8001750:	f024 0410 	bic.w	r4, r4, #16
 8001754:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001756:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001758:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800175c:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001760:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001764:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001768:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800176a:	6203      	str	r3, [r0, #32]
}
 800176c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001770:	4770      	bx	lr

08001772 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001772:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001778:	430b      	orrs	r3, r1
 800177a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800177e:	6083      	str	r3, [r0, #8]
}
 8001780:	4770      	bx	lr

08001782 <HAL_TIM_PWM_MspInit>:
}
 8001782:	4770      	bx	lr

08001784 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8001784:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001786:	4a32      	ldr	r2, [pc, #200]	@ (8001850 <TIM_Base_SetConfig+0xcc>)
 8001788:	4290      	cmp	r0, r2
 800178a:	d012      	beq.n	80017b2 <TIM_Base_SetConfig+0x2e>
 800178c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8001790:	d00f      	beq.n	80017b2 <TIM_Base_SetConfig+0x2e>
 8001792:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001796:	4290      	cmp	r0, r2
 8001798:	d00b      	beq.n	80017b2 <TIM_Base_SetConfig+0x2e>
 800179a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800179e:	4290      	cmp	r0, r2
 80017a0:	d007      	beq.n	80017b2 <TIM_Base_SetConfig+0x2e>
 80017a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017a6:	4290      	cmp	r0, r2
 80017a8:	d003      	beq.n	80017b2 <TIM_Base_SetConfig+0x2e>
 80017aa:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80017ae:	4290      	cmp	r0, r2
 80017b0:	d103      	bne.n	80017ba <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80017b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80017b6:	684a      	ldr	r2, [r1, #4]
 80017b8:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80017ba:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <TIM_Base_SetConfig+0xcc>)
 80017bc:	4290      	cmp	r0, r2
 80017be:	d02a      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017c0:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80017c4:	d027      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017c6:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80017ca:	4290      	cmp	r0, r2
 80017cc:	d023      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017d2:	4290      	cmp	r0, r2
 80017d4:	d01f      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017da:	4290      	cmp	r0, r2
 80017dc:	d01b      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017de:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80017e2:	4290      	cmp	r0, r2
 80017e4:	d017      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017e6:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80017ea:	4290      	cmp	r0, r2
 80017ec:	d013      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017f2:	4290      	cmp	r0, r2
 80017f4:	d00f      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80017fa:	4290      	cmp	r0, r2
 80017fc:	d00b      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 80017fe:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8001802:	4290      	cmp	r0, r2
 8001804:	d007      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 8001806:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800180a:	4290      	cmp	r0, r2
 800180c:	d003      	beq.n	8001816 <TIM_Base_SetConfig+0x92>
 800180e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001812:	4290      	cmp	r0, r2
 8001814:	d103      	bne.n	800181e <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001816:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800181a:	68ca      	ldr	r2, [r1, #12]
 800181c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800181e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001822:	694a      	ldr	r2, [r1, #20]
 8001824:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001826:	688a      	ldr	r2, [r1, #8]
 8001828:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800182a:	680a      	ldr	r2, [r1, #0]
 800182c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800182e:	4a08      	ldr	r2, [pc, #32]	@ (8001850 <TIM_Base_SetConfig+0xcc>)
 8001830:	4290      	cmp	r0, r2
 8001832:	d003      	beq.n	800183c <TIM_Base_SetConfig+0xb8>
 8001834:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001838:	4290      	cmp	r0, r2
 800183a:	d101      	bne.n	8001840 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 800183c:	690a      	ldr	r2, [r1, #16]
 800183e:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8001840:	6802      	ldr	r2, [r0, #0]
 8001842:	f042 0204 	orr.w	r2, r2, #4
 8001846:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8001848:	2201      	movs	r2, #1
 800184a:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800184c:	6003      	str	r3, [r0, #0]
}
 800184e:	4770      	bx	lr
 8001850:	40010000 	.word	0x40010000

08001854 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001854:	b340      	cbz	r0, 80018a8 <HAL_TIM_Base_Init+0x54>
{
 8001856:	b510      	push	{r4, lr}
 8001858:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800185a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800185e:	b1f3      	cbz	r3, 800189e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8001860:	2302      	movs	r3, #2
 8001862:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001866:	4621      	mov	r1, r4
 8001868:	f851 0b04 	ldr.w	r0, [r1], #4
 800186c:	f7ff ff8a 	bl	8001784 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001870:	2301      	movs	r3, #1
 8001872:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001876:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800187a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800187e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001882:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001886:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800188a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800188e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8001892:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001896:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800189a:	2000      	movs	r0, #0
}
 800189c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800189e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80018a2:	f7ff f805 	bl	80008b0 <HAL_TIM_Base_MspInit>
 80018a6:	e7db      	b.n	8001860 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80018a8:	2001      	movs	r0, #1
}
 80018aa:	4770      	bx	lr

080018ac <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80018ac:	b340      	cbz	r0, 8001900 <HAL_TIM_PWM_Init+0x54>
{
 80018ae:	b510      	push	{r4, lr}
 80018b0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80018b2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80018b6:	b1f3      	cbz	r3, 80018f6 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80018b8:	2302      	movs	r3, #2
 80018ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018be:	4621      	mov	r1, r4
 80018c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80018c4:	f7ff ff5e 	bl	8001784 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018ce:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80018d2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80018d6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80018da:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018de:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80018e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80018e6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80018ea:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80018ee:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80018f2:	2000      	movs	r0, #0
}
 80018f4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80018f6:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80018fa:	f7ff ff42 	bl	8001782 <HAL_TIM_PWM_MspInit>
 80018fe:	e7db      	b.n	80018b8 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8001900:	2001      	movs	r0, #1
}
 8001902:	4770      	bx	lr

08001904 <TIM_OC2_SetConfig>:
{
 8001904:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8001906:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001908:	6a02      	ldr	r2, [r0, #32]
 800190a:	f022 0210 	bic.w	r2, r2, #16
 800190e:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001910:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001912:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001914:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001918:	680d      	ldr	r5, [r1, #0]
 800191a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800191e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001922:	688d      	ldr	r5, [r1, #8]
 8001924:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001928:	4d11      	ldr	r5, [pc, #68]	@ (8001970 <TIM_OC2_SetConfig+0x6c>)
 800192a:	42a8      	cmp	r0, r5
 800192c:	d003      	beq.n	8001936 <TIM_OC2_SetConfig+0x32>
 800192e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8001932:	42a8      	cmp	r0, r5
 8001934:	d106      	bne.n	8001944 <TIM_OC2_SetConfig+0x40>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001936:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800193a:	68cd      	ldr	r5, [r1, #12]
 800193c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8001940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001944:	4d0a      	ldr	r5, [pc, #40]	@ (8001970 <TIM_OC2_SetConfig+0x6c>)
 8001946:	42a8      	cmp	r0, r5
 8001948:	d003      	beq.n	8001952 <TIM_OC2_SetConfig+0x4e>
 800194a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800194e:	42a8      	cmp	r0, r5
 8001950:	d107      	bne.n	8001962 <TIM_OC2_SetConfig+0x5e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001952:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001956:	694d      	ldr	r5, [r1, #20]
 8001958:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800195c:	698d      	ldr	r5, [r1, #24]
 800195e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001962:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001964:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001966:	684a      	ldr	r2, [r1, #4]
 8001968:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800196a:	6203      	str	r3, [r0, #32]
}
 800196c:	bc30      	pop	{r4, r5}
 800196e:	4770      	bx	lr
 8001970:	40010000 	.word	0x40010000

08001974 <HAL_TIM_PWM_ConfigChannel>:
{
 8001974:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001976:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800197a:	2b01      	cmp	r3, #1
 800197c:	d066      	beq.n	8001a4c <HAL_TIM_PWM_ConfigChannel+0xd8>
 800197e:	4604      	mov	r4, r0
 8001980:	460d      	mov	r5, r1
 8001982:	2301      	movs	r3, #1
 8001984:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8001988:	2a0c      	cmp	r2, #12
 800198a:	d85a      	bhi.n	8001a42 <HAL_TIM_PWM_ConfigChannel+0xce>
 800198c:	e8df f002 	tbb	[pc, r2]
 8001990:	59595907 	.word	0x59595907
 8001994:	5959591b 	.word	0x5959591b
 8001998:	59595930 	.word	0x59595930
 800199c:	44          	.byte	0x44
 800199d:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800199e:	6800      	ldr	r0, [r0, #0]
 80019a0:	f7ff fe28 	bl	80015f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80019a4:	6822      	ldr	r2, [r4, #0]
 80019a6:	6993      	ldr	r3, [r2, #24]
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80019ae:	6822      	ldr	r2, [r4, #0]
 80019b0:	6993      	ldr	r3, [r2, #24]
 80019b2:	f023 0304 	bic.w	r3, r3, #4
 80019b6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80019b8:	6822      	ldr	r2, [r4, #0]
 80019ba:	6993      	ldr	r3, [r2, #24]
 80019bc:	6929      	ldr	r1, [r5, #16]
 80019be:	430b      	orrs	r3, r1
 80019c0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80019c2:	2000      	movs	r0, #0
      break;
 80019c4:	e03e      	b.n	8001a44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80019c6:	6800      	ldr	r0, [r0, #0]
 80019c8:	f7ff ff9c 	bl	8001904 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80019cc:	6822      	ldr	r2, [r4, #0]
 80019ce:	6993      	ldr	r3, [r2, #24]
 80019d0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80019d6:	6822      	ldr	r2, [r4, #0]
 80019d8:	6993      	ldr	r3, [r2, #24]
 80019da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80019de:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	6993      	ldr	r3, [r2, #24]
 80019e4:	6929      	ldr	r1, [r5, #16]
 80019e6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80019ea:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80019ec:	2000      	movs	r0, #0
      break;
 80019ee:	e029      	b.n	8001a44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80019f0:	6800      	ldr	r0, [r0, #0]
 80019f2:	f7ff fe37 	bl	8001664 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80019f6:	6822      	ldr	r2, [r4, #0]
 80019f8:	69d3      	ldr	r3, [r2, #28]
 80019fa:	f043 0308 	orr.w	r3, r3, #8
 80019fe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001a00:	6822      	ldr	r2, [r4, #0]
 8001a02:	69d3      	ldr	r3, [r2, #28]
 8001a04:	f023 0304 	bic.w	r3, r3, #4
 8001a08:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001a0a:	6822      	ldr	r2, [r4, #0]
 8001a0c:	69d3      	ldr	r3, [r2, #28]
 8001a0e:	6929      	ldr	r1, [r5, #16]
 8001a10:	430b      	orrs	r3, r1
 8001a12:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001a14:	2000      	movs	r0, #0
      break;
 8001a16:	e015      	b.n	8001a44 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001a18:	6800      	ldr	r0, [r0, #0]
 8001a1a:	f7ff fe5b 	bl	80016d4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a1e:	6822      	ldr	r2, [r4, #0]
 8001a20:	69d3      	ldr	r3, [r2, #28]
 8001a22:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a26:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001a28:	6822      	ldr	r2, [r4, #0]
 8001a2a:	69d3      	ldr	r3, [r2, #28]
 8001a2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001a30:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001a32:	6822      	ldr	r2, [r4, #0]
 8001a34:	69d3      	ldr	r3, [r2, #28]
 8001a36:	6929      	ldr	r1, [r5, #16]
 8001a38:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a3c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001a3e:	2000      	movs	r0, #0
      break;
 8001a40:	e000      	b.n	8001a44 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8001a42:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8001a44:	2300      	movs	r3, #0
 8001a46:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001a4a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	e7fc      	b.n	8001a4a <HAL_TIM_PWM_ConfigChannel+0xd6>

08001a50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a50:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001a52:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a54:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a58:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a62:	6082      	str	r2, [r0, #8]
}
 8001a64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001a6a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d078      	beq.n	8001b64 <HAL_TIM_ConfigClockSource+0xfa>
{
 8001a72:	b510      	push	{r4, lr}
 8001a74:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001a76:	2301      	movs	r3, #1
 8001a78:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001a82:	6802      	ldr	r2, [r0, #0]
 8001a84:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001a8a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001a8e:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001a90:	680b      	ldr	r3, [r1, #0]
 8001a92:	2b60      	cmp	r3, #96	@ 0x60
 8001a94:	d04c      	beq.n	8001b30 <HAL_TIM_ConfigClockSource+0xc6>
 8001a96:	d829      	bhi.n	8001aec <HAL_TIM_ConfigClockSource+0x82>
 8001a98:	2b40      	cmp	r3, #64	@ 0x40
 8001a9a:	d054      	beq.n	8001b46 <HAL_TIM_ConfigClockSource+0xdc>
 8001a9c:	d90c      	bls.n	8001ab8 <HAL_TIM_ConfigClockSource+0x4e>
 8001a9e:	2b50      	cmp	r3, #80	@ 0x50
 8001aa0:	d122      	bne.n	8001ae8 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001aa2:	68ca      	ldr	r2, [r1, #12]
 8001aa4:	6849      	ldr	r1, [r1, #4]
 8001aa6:	6800      	ldr	r0, [r0, #0]
 8001aa8:	f7ff fe3c 	bl	8001724 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001aac:	2150      	movs	r1, #80	@ 0x50
 8001aae:	6820      	ldr	r0, [r4, #0]
 8001ab0:	f7ff fe5f 	bl	8001772 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001ab4:	2000      	movs	r0, #0
      break;
 8001ab6:	e005      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001ab8:	2b20      	cmp	r3, #32
 8001aba:	d00d      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x6e>
 8001abc:	d909      	bls.n	8001ad2 <HAL_TIM_ConfigClockSource+0x68>
 8001abe:	2b30      	cmp	r3, #48	@ 0x30
 8001ac0:	d00a      	beq.n	8001ad8 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8001ac2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8001aca:	2300      	movs	r3, #0
 8001acc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8001ad0:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8001ad2:	b10b      	cbz	r3, 8001ad8 <HAL_TIM_ConfigClockSource+0x6e>
 8001ad4:	2b10      	cmp	r3, #16
 8001ad6:	d105      	bne.n	8001ae4 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ad8:	4619      	mov	r1, r3
 8001ada:	6820      	ldr	r0, [r4, #0]
 8001adc:	f7ff fe49 	bl	8001772 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001ae0:	2000      	movs	r0, #0
      break;
 8001ae2:	e7ef      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	e7ed      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
 8001ae8:	2001      	movs	r0, #1
 8001aea:	e7eb      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001af0:	d034      	beq.n	8001b5c <HAL_TIM_ConfigClockSource+0xf2>
 8001af2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001af6:	d10c      	bne.n	8001b12 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8001af8:	68cb      	ldr	r3, [r1, #12]
 8001afa:	684a      	ldr	r2, [r1, #4]
 8001afc:	6889      	ldr	r1, [r1, #8]
 8001afe:	6800      	ldr	r0, [r0, #0]
 8001b00:	f7ff ffa6 	bl	8001a50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b04:	6822      	ldr	r2, [r4, #0]
 8001b06:	6893      	ldr	r3, [r2, #8]
 8001b08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b0c:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001b0e:	2000      	movs	r0, #0
      break;
 8001b10:	e7d8      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001b12:	2b70      	cmp	r3, #112	@ 0x70
 8001b14:	d124      	bne.n	8001b60 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8001b16:	68cb      	ldr	r3, [r1, #12]
 8001b18:	684a      	ldr	r2, [r1, #4]
 8001b1a:	6889      	ldr	r1, [r1, #8]
 8001b1c:	6800      	ldr	r0, [r0, #0]
 8001b1e:	f7ff ff97 	bl	8001a50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001b22:	6822      	ldr	r2, [r4, #0]
 8001b24:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b26:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001b2a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001b2c:	2000      	movs	r0, #0
      break;
 8001b2e:	e7c9      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b30:	68ca      	ldr	r2, [r1, #12]
 8001b32:	6849      	ldr	r1, [r1, #4]
 8001b34:	6800      	ldr	r0, [r0, #0]
 8001b36:	f7ff fe08 	bl	800174a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b3a:	2160      	movs	r1, #96	@ 0x60
 8001b3c:	6820      	ldr	r0, [r4, #0]
 8001b3e:	f7ff fe18 	bl	8001772 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001b42:	2000      	movs	r0, #0
      break;
 8001b44:	e7be      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b46:	68ca      	ldr	r2, [r1, #12]
 8001b48:	6849      	ldr	r1, [r1, #4]
 8001b4a:	6800      	ldr	r0, [r0, #0]
 8001b4c:	f7ff fdea 	bl	8001724 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b50:	2140      	movs	r1, #64	@ 0x40
 8001b52:	6820      	ldr	r0, [r4, #0]
 8001b54:	f7ff fe0d 	bl	8001772 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001b58:	2000      	movs	r0, #0
      break;
 8001b5a:	e7b3      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	e7b1      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8001b60:	2001      	movs	r0, #1
 8001b62:	e7af      	b.n	8001ac4 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8001b64:	2002      	movs	r0, #2
}
 8001b66:	4770      	bx	lr

08001b68 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001b68:	f001 011f 	and.w	r1, r1, #31
 8001b6c:	f04f 0c01 	mov.w	ip, #1
 8001b70:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001b74:	6a03      	ldr	r3, [r0, #32]
 8001b76:	ea23 030c 	bic.w	r3, r3, ip
 8001b7a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001b7c:	6a03      	ldr	r3, [r0, #32]
 8001b7e:	408a      	lsls	r2, r1
 8001b80:	4313      	orrs	r3, r2
 8001b82:	6203      	str	r3, [r0, #32]
}
 8001b84:	4770      	bx	lr
	...

08001b88 <HAL_TIM_PWM_Start>:
{
 8001b88:	b510      	push	{r4, lr}
 8001b8a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001b8c:	4608      	mov	r0, r1
 8001b8e:	2900      	cmp	r1, #0
 8001b90:	d142      	bne.n	8001c18 <HAL_TIM_PWM_Start+0x90>
 8001b92:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8001b96:	b2db      	uxtb	r3, r3
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	bf18      	it	ne
 8001b9c:	2301      	movne	r3, #1
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d16e      	bne.n	8001c80 <HAL_TIM_PWM_Start+0xf8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ba2:	2800      	cmp	r0, #0
 8001ba4:	d151      	bne.n	8001c4a <HAL_TIM_PWM_Start+0xc2>
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001bac:	2201      	movs	r2, #1
 8001bae:	4601      	mov	r1, r0
 8001bb0:	6820      	ldr	r0, [r4, #0]
 8001bb2:	f7ff ffd9 	bl	8001b68 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001bb6:	6823      	ldr	r3, [r4, #0]
 8001bb8:	4a33      	ldr	r2, [pc, #204]	@ (8001c88 <HAL_TIM_PWM_Start+0x100>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d003      	beq.n	8001bc6 <HAL_TIM_PWM_Start+0x3e>
 8001bbe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d103      	bne.n	8001bce <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_MOE_ENABLE(htim);
 8001bc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001bc8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001bcc:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001bce:	6823      	ldr	r3, [r4, #0]
 8001bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8001c88 <HAL_TIM_PWM_Start+0x100>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d049      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bda:	d046      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001bdc:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d042      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001be4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d03e      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001bec:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d03a      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001bf4:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d036      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001bfc:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d032      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
 8001c04:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d02e      	beq.n	8001c6a <HAL_TIM_PWM_Start+0xe2>
    __HAL_TIM_ENABLE(htim);
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001c14:	2000      	movs	r0, #0
 8001c16:	e032      	b.n	8001c7e <HAL_TIM_PWM_Start+0xf6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c18:	2904      	cmp	r1, #4
 8001c1a:	d008      	beq.n	8001c2e <HAL_TIM_PWM_Start+0xa6>
 8001c1c:	2908      	cmp	r1, #8
 8001c1e:	d00d      	beq.n	8001c3c <HAL_TIM_PWM_Start+0xb4>
 8001c20:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	3b01      	subs	r3, #1
 8001c28:	bf18      	it	ne
 8001c2a:	2301      	movne	r3, #1
 8001c2c:	e7b7      	b.n	8001b9e <HAL_TIM_PWM_Start+0x16>
 8001c2e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	3b01      	subs	r3, #1
 8001c36:	bf18      	it	ne
 8001c38:	2301      	movne	r3, #1
 8001c3a:	e7b0      	b.n	8001b9e <HAL_TIM_PWM_Start+0x16>
 8001c3c:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	3b01      	subs	r3, #1
 8001c44:	bf18      	it	ne
 8001c46:	2301      	movne	r3, #1
 8001c48:	e7a9      	b.n	8001b9e <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001c4a:	2804      	cmp	r0, #4
 8001c4c:	d005      	beq.n	8001c5a <HAL_TIM_PWM_Start+0xd2>
 8001c4e:	2808      	cmp	r0, #8
 8001c50:	d007      	beq.n	8001c62 <HAL_TIM_PWM_Start+0xda>
 8001c52:	2302      	movs	r3, #2
 8001c54:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8001c58:	e7a8      	b.n	8001bac <HAL_TIM_PWM_Start+0x24>
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8001c60:	e7a4      	b.n	8001bac <HAL_TIM_PWM_Start+0x24>
 8001c62:	2302      	movs	r3, #2
 8001c64:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8001c68:	e7a0      	b.n	8001bac <HAL_TIM_PWM_Start+0x24>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c70:	2a06      	cmp	r2, #6
 8001c72:	d007      	beq.n	8001c84 <HAL_TIM_PWM_Start+0xfc>
      __HAL_TIM_ENABLE(htim);
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	f042 0201 	orr.w	r2, r2, #1
 8001c7a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001c7c:	2000      	movs	r0, #0
}
 8001c7e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c80:	2001      	movs	r0, #1
 8001c82:	e7fc      	b.n	8001c7e <HAL_TIM_PWM_Start+0xf6>
  return HAL_OK;
 8001c84:	2000      	movs	r0, #0
 8001c86:	e7fa      	b.n	8001c7e <HAL_TIM_PWM_Start+0xf6>
 8001c88:	40010000 	.word	0x40010000

08001c8c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001c8c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001c90:	2a01      	cmp	r2, #1
 8001c92:	d03d      	beq.n	8001d10 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8001c94:	b410      	push	{r4}
 8001c96:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001ca4:	6802      	ldr	r2, [r0, #0]
 8001ca6:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001ca8:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001caa:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001cae:	6808      	ldr	r0, [r1, #0]
 8001cb0:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001cb4:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	4816      	ldr	r0, [pc, #88]	@ (8001d14 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8001cba:	4282      	cmp	r2, r0
 8001cbc:	d01a      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001cbe:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8001cc2:	d017      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001cc4:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8001cc8:	4282      	cmp	r2, r0
 8001cca:	d013      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ccc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001cd0:	4282      	cmp	r2, r0
 8001cd2:	d00f      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001cd4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8001cd8:	4282      	cmp	r2, r0
 8001cda:	d00b      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001cdc:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8001ce0:	4282      	cmp	r2, r0
 8001ce2:	d007      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001ce4:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8001ce8:	4282      	cmp	r2, r0
 8001cea:	d003      	beq.n	8001cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8001cec:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8001cf0:	4282      	cmp	r2, r0
 8001cf2:	d104      	bne.n	8001cfe <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001cf4:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001cf8:	6849      	ldr	r1, [r1, #4]
 8001cfa:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001cfc:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001cfe:	2201      	movs	r2, #1
 8001d00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001d04:	2000      	movs	r0, #0
 8001d06:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8001d0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d0e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001d10:	2002      	movs	r0, #2
}
 8001d12:	4770      	bx	lr
 8001d14:	40010000 	.word	0x40010000

08001d18 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d18:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d1a:	f102 030c 	add.w	r3, r2, #12
 8001d1e:	e853 3f00 	ldrex	r3, [r3]
 8001d22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d26:	320c      	adds	r2, #12
 8001d28:	e842 3100 	strex	r1, r3, [r2]
 8001d2c:	2900      	cmp	r1, #0
 8001d2e:	d1f3      	bne.n	8001d18 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d30:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d32:	f102 0314 	add.w	r3, r2, #20
 8001d36:	e853 3f00 	ldrex	r3, [r3]
 8001d3a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d3e:	3214      	adds	r2, #20
 8001d40:	e842 3100 	strex	r1, r3, [r2]
 8001d44:	2900      	cmp	r1, #0
 8001d46:	d1f3      	bne.n	8001d30 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001d48:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d005      	beq.n	8001d5a <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001d4e:	2320      	movs	r3, #32
 8001d50:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001d54:	2300      	movs	r3, #0
 8001d56:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001d58:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001d5a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d5c:	f102 030c 	add.w	r3, r2, #12
 8001d60:	e853 3f00 	ldrex	r3, [r3]
 8001d64:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d68:	320c      	adds	r2, #12
 8001d6a:	e842 3100 	strex	r1, r3, [r2]
 8001d6e:	2900      	cmp	r1, #0
 8001d70:	d1f3      	bne.n	8001d5a <UART_EndRxTransfer+0x42>
 8001d72:	e7ec      	b.n	8001d4e <UART_EndRxTransfer+0x36>

08001d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d74:	b510      	push	{r4, lr}
 8001d76:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d78:	6802      	ldr	r2, [r0, #0]
 8001d7a:	6913      	ldr	r3, [r2, #16]
 8001d7c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d80:	68c1      	ldr	r1, [r0, #12]
 8001d82:	430b      	orrs	r3, r1
 8001d84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d86:	6883      	ldr	r3, [r0, #8]
 8001d88:	6902      	ldr	r2, [r0, #16]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	6943      	ldr	r3, [r0, #20]
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	69c3      	ldr	r3, [r0, #28]
 8001d92:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8001d94:	6801      	ldr	r1, [r0, #0]
 8001d96:	68cb      	ldr	r3, [r1, #12]
 8001d98:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001d9c:	f023 030c 	bic.w	r3, r3, #12
 8001da0:	4313      	orrs	r3, r2
 8001da2:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001da4:	6802      	ldr	r2, [r0, #0]
 8001da6:	6953      	ldr	r3, [r2, #20]
 8001da8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dac:	6981      	ldr	r1, [r0, #24]
 8001dae:	430b      	orrs	r3, r1
 8001db0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001db2:	6803      	ldr	r3, [r0, #0]
 8001db4:	4a31      	ldr	r2, [pc, #196]	@ (8001e7c <UART_SetConfig+0x108>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d006      	beq.n	8001dc8 <UART_SetConfig+0x54>
 8001dba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d002      	beq.n	8001dc8 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001dc2:	f7ff f90d 	bl	8000fe0 <HAL_RCC_GetPCLK1Freq>
 8001dc6:	e001      	b.n	8001dcc <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8001dc8:	f7ff f91a 	bl	8001000 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dcc:	69e3      	ldr	r3, [r4, #28]
 8001dce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001dd2:	d029      	beq.n	8001e28 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	1803      	adds	r3, r0, r0
 8001dd8:	4149      	adcs	r1, r1
 8001dda:	181b      	adds	r3, r3, r0
 8001ddc:	f141 0100 	adc.w	r1, r1, #0
 8001de0:	00c9      	lsls	r1, r1, #3
 8001de2:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8001de6:	00db      	lsls	r3, r3, #3
 8001de8:	1818      	adds	r0, r3, r0
 8001dea:	6863      	ldr	r3, [r4, #4]
 8001dec:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8001df0:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8001df4:	f141 0100 	adc.w	r1, r1, #0
 8001df8:	f7fe fa5a 	bl	80002b0 <__aeabi_uldivmod>
 8001dfc:	4a20      	ldr	r2, [pc, #128]	@ (8001e80 <UART_SetConfig+0x10c>)
 8001dfe:	fba2 3100 	umull	r3, r1, r2, r0
 8001e02:	0949      	lsrs	r1, r1, #5
 8001e04:	2364      	movs	r3, #100	@ 0x64
 8001e06:	fb03 0311 	mls	r3, r3, r1, r0
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	3332      	adds	r3, #50	@ 0x32
 8001e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e12:	095b      	lsrs	r3, r3, #5
 8001e14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e18:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001e1c:	f003 030f 	and.w	r3, r3, #15
 8001e20:	6821      	ldr	r1, [r4, #0]
 8001e22:	4413      	add	r3, r2
 8001e24:	608b      	str	r3, [r1, #8]
  }
}
 8001e26:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e28:	2300      	movs	r3, #0
 8001e2a:	1802      	adds	r2, r0, r0
 8001e2c:	eb43 0103 	adc.w	r1, r3, r3
 8001e30:	1812      	adds	r2, r2, r0
 8001e32:	f141 0100 	adc.w	r1, r1, #0
 8001e36:	00c9      	lsls	r1, r1, #3
 8001e38:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001e3c:	00d2      	lsls	r2, r2, #3
 8001e3e:	1810      	adds	r0, r2, r0
 8001e40:	f141 0100 	adc.w	r1, r1, #0
 8001e44:	6862      	ldr	r2, [r4, #4]
 8001e46:	1892      	adds	r2, r2, r2
 8001e48:	415b      	adcs	r3, r3
 8001e4a:	f7fe fa31 	bl	80002b0 <__aeabi_uldivmod>
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <UART_SetConfig+0x10c>)
 8001e50:	fba2 3100 	umull	r3, r1, r2, r0
 8001e54:	0949      	lsrs	r1, r1, #5
 8001e56:	2364      	movs	r3, #100	@ 0x64
 8001e58:	fb03 0311 	mls	r3, r3, r1, r0
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	3332      	adds	r3, #50	@ 0x32
 8001e60:	fba2 2303 	umull	r2, r3, r2, r3
 8001e64:	095b      	lsrs	r3, r3, #5
 8001e66:	005a      	lsls	r2, r3, #1
 8001e68:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8001e6c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	6821      	ldr	r1, [r4, #0]
 8001e76:	4413      	add	r3, r2
 8001e78:	608b      	str	r3, [r1, #8]
 8001e7a:	e7d4      	b.n	8001e26 <UART_SetConfig+0xb2>
 8001e7c:	40011000 	.word	0x40011000
 8001e80:	51eb851f 	.word	0x51eb851f

08001e84 <UART_WaitOnFlagUntilTimeout>:
{
 8001e84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	4605      	mov	r5, r0
 8001e8c:	460e      	mov	r6, r1
 8001e8e:	4617      	mov	r7, r2
 8001e90:	4699      	mov	r9, r3
 8001e92:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e96:	682b      	ldr	r3, [r5, #0]
 8001e98:	681c      	ldr	r4, [r3, #0]
 8001e9a:	ea36 0404 	bics.w	r4, r6, r4
 8001e9e:	bf0c      	ite	eq
 8001ea0:	2401      	moveq	r4, #1
 8001ea2:	2400      	movne	r4, #0
 8001ea4:	42bc      	cmp	r4, r7
 8001ea6:	d128      	bne.n	8001efa <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8001ea8:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8001eac:	d0f3      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eae:	f7fe fe43 	bl	8000b38 <HAL_GetTick>
 8001eb2:	eba0 0009 	sub.w	r0, r0, r9
 8001eb6:	4540      	cmp	r0, r8
 8001eb8:	d823      	bhi.n	8001f02 <UART_WaitOnFlagUntilTimeout+0x7e>
 8001eba:	f1b8 0f00 	cmp.w	r8, #0
 8001ebe:	d022      	beq.n	8001f06 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001ec0:	682b      	ldr	r3, [r5, #0]
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	f012 0f04 	tst.w	r2, #4
 8001ec8:	d0e5      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0x12>
 8001eca:	2e80      	cmp	r6, #128	@ 0x80
 8001ecc:	d0e3      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0x12>
 8001ece:	2e40      	cmp	r6, #64	@ 0x40
 8001ed0:	d0e1      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	f012 0f08 	tst.w	r2, #8
 8001ed8:	d0dd      	beq.n	8001e96 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001eda:	2400      	movs	r4, #0
 8001edc:	9401      	str	r4, [sp, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	9201      	str	r2, [sp, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8001ee8:	4628      	mov	r0, r5
 8001eea:	f7ff ff15 	bl	8001d18 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001eee:	2308      	movs	r3, #8
 8001ef0:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8001ef2:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8001ef6:	2001      	movs	r0, #1
 8001ef8:	e000      	b.n	8001efc <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8001efa:	2000      	movs	r0, #0
}
 8001efc:	b003      	add	sp, #12
 8001efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8001f02:	2003      	movs	r0, #3
 8001f04:	e7fa      	b.n	8001efc <UART_WaitOnFlagUntilTimeout+0x78>
 8001f06:	2003      	movs	r0, #3
 8001f08:	e7f8      	b.n	8001efc <UART_WaitOnFlagUntilTimeout+0x78>

08001f0a <HAL_UART_Init>:
  if (huart == NULL)
 8001f0a:	b360      	cbz	r0, 8001f66 <HAL_UART_Init+0x5c>
{
 8001f0c:	b510      	push	{r4, lr}
 8001f0e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001f10:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001f14:	b313      	cbz	r3, 8001f5c <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8001f16:	2324      	movs	r3, #36	@ 0x24
 8001f18:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001f1c:	6822      	ldr	r2, [r4, #0]
 8001f1e:	68d3      	ldr	r3, [r2, #12]
 8001f20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001f24:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001f26:	4620      	mov	r0, r4
 8001f28:	f7ff ff24 	bl	8001d74 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f2c:	6822      	ldr	r2, [r4, #0]
 8001f2e:	6913      	ldr	r3, [r2, #16]
 8001f30:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8001f34:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f36:	6822      	ldr	r2, [r4, #0]
 8001f38:	6953      	ldr	r3, [r2, #20]
 8001f3a:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001f3e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001f40:	6822      	ldr	r2, [r4, #0]
 8001f42:	68d3      	ldr	r3, [r2, #12]
 8001f44:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f48:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f4a:	2000      	movs	r0, #0
 8001f4c:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f4e:	2320      	movs	r3, #32
 8001f50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f58:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001f5a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001f5c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001f60:	f7fe fce6 	bl	8000930 <HAL_UART_MspInit>
 8001f64:	e7d7      	b.n	8001f16 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001f66:	2001      	movs	r0, #1
}
 8001f68:	4770      	bx	lr

08001f6a <HAL_UART_Transmit>:
{
 8001f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001f72:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b20      	cmp	r3, #32
 8001f7a:	d156      	bne.n	800202a <HAL_UART_Transmit+0xc0>
 8001f7c:	4604      	mov	r4, r0
 8001f7e:	460d      	mov	r5, r1
 8001f80:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001f82:	2900      	cmp	r1, #0
 8001f84:	d055      	beq.n	8002032 <HAL_UART_Transmit+0xc8>
 8001f86:	b90a      	cbnz	r2, 8001f8c <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8001f88:	2001      	movs	r0, #1
 8001f8a:	e04f      	b.n	800202c <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f90:	2321      	movs	r3, #33	@ 0x21
 8001f92:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8001f96:	f7fe fdcf 	bl	8000b38 <HAL_GetTick>
 8001f9a:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8001f9c:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001fa0:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa4:	68a3      	ldr	r3, [r4, #8]
 8001fa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001faa:	d002      	beq.n	8001fb2 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8001fac:	f04f 0800 	mov.w	r8, #0
 8001fb0:	e014      	b.n	8001fdc <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fb2:	6923      	ldr	r3, [r4, #16]
 8001fb4:	b32b      	cbz	r3, 8002002 <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8001fb6:	f04f 0800 	mov.w	r8, #0
 8001fba:	e00f      	b.n	8001fdc <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8001fbc:	2320      	movs	r3, #32
 8001fbe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8001fc2:	2003      	movs	r0, #3
 8001fc4:	e032      	b.n	800202c <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001fc6:	f838 3b02 	ldrh.w	r3, [r8], #2
 8001fca:	6822      	ldr	r2, [r4, #0]
 8001fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fd0:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001fd2:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8001fd4:	b292      	uxth	r2, r2
 8001fd6:	3a01      	subs	r2, #1
 8001fd8:	b292      	uxth	r2, r2
 8001fda:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001fdc:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8001fde:	b29b      	uxth	r3, r3
 8001fe0:	b193      	cbz	r3, 8002008 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fe2:	9600      	str	r6, [sp, #0]
 8001fe4:	463b      	mov	r3, r7
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	2180      	movs	r1, #128	@ 0x80
 8001fea:	4620      	mov	r0, r4
 8001fec:	f7ff ff4a 	bl	8001e84 <UART_WaitOnFlagUntilTimeout>
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	d1e3      	bne.n	8001fbc <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8001ff4:	2d00      	cmp	r5, #0
 8001ff6:	d0e6      	beq.n	8001fc6 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ff8:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001ffc:	6823      	ldr	r3, [r4, #0]
 8001ffe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002000:	e7e7      	b.n	8001fd2 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002002:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002004:	2500      	movs	r5, #0
 8002006:	e7e9      	b.n	8001fdc <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002008:	9600      	str	r6, [sp, #0]
 800200a:	463b      	mov	r3, r7
 800200c:	2200      	movs	r2, #0
 800200e:	2140      	movs	r1, #64	@ 0x40
 8002010:	4620      	mov	r0, r4
 8002012:	f7ff ff37 	bl	8001e84 <UART_WaitOnFlagUntilTimeout>
 8002016:	b918      	cbnz	r0, 8002020 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8002018:	2320      	movs	r3, #32
 800201a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800201e:	e005      	b.n	800202c <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8002020:	2320      	movs	r3, #32
 8002022:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8002026:	2003      	movs	r0, #3
 8002028:	e000      	b.n	800202c <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 800202a:	2002      	movs	r0, #2
}
 800202c:	b002      	add	sp, #8
 800202e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002032:	2001      	movs	r0, #1
 8002034:	e7fa      	b.n	800202c <HAL_UART_Transmit+0xc2>
	...

08002038 <std>:
 8002038:	2300      	movs	r3, #0
 800203a:	b510      	push	{r4, lr}
 800203c:	4604      	mov	r4, r0
 800203e:	e9c0 3300 	strd	r3, r3, [r0]
 8002042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002046:	6083      	str	r3, [r0, #8]
 8002048:	8181      	strh	r1, [r0, #12]
 800204a:	6643      	str	r3, [r0, #100]	@ 0x64
 800204c:	81c2      	strh	r2, [r0, #14]
 800204e:	6183      	str	r3, [r0, #24]
 8002050:	4619      	mov	r1, r3
 8002052:	2208      	movs	r2, #8
 8002054:	305c      	adds	r0, #92	@ 0x5c
 8002056:	f000 f9f9 	bl	800244c <memset>
 800205a:	4b0d      	ldr	r3, [pc, #52]	@ (8002090 <std+0x58>)
 800205c:	6263      	str	r3, [r4, #36]	@ 0x24
 800205e:	4b0d      	ldr	r3, [pc, #52]	@ (8002094 <std+0x5c>)
 8002060:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002062:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <std+0x60>)
 8002064:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002066:	4b0d      	ldr	r3, [pc, #52]	@ (800209c <std+0x64>)
 8002068:	6323      	str	r3, [r4, #48]	@ 0x30
 800206a:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <std+0x68>)
 800206c:	6224      	str	r4, [r4, #32]
 800206e:	429c      	cmp	r4, r3
 8002070:	d006      	beq.n	8002080 <std+0x48>
 8002072:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002076:	4294      	cmp	r4, r2
 8002078:	d002      	beq.n	8002080 <std+0x48>
 800207a:	33d0      	adds	r3, #208	@ 0xd0
 800207c:	429c      	cmp	r4, r3
 800207e:	d105      	bne.n	800208c <std+0x54>
 8002080:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002088:	f000 ba58 	b.w	800253c <__retarget_lock_init_recursive>
 800208c:	bd10      	pop	{r4, pc}
 800208e:	bf00      	nop
 8002090:	0800229d 	.word	0x0800229d
 8002094:	080022bf 	.word	0x080022bf
 8002098:	080022f7 	.word	0x080022f7
 800209c:	0800231b 	.word	0x0800231b
 80020a0:	2000011c 	.word	0x2000011c

080020a4 <stdio_exit_handler>:
 80020a4:	4a02      	ldr	r2, [pc, #8]	@ (80020b0 <stdio_exit_handler+0xc>)
 80020a6:	4903      	ldr	r1, [pc, #12]	@ (80020b4 <stdio_exit_handler+0x10>)
 80020a8:	4803      	ldr	r0, [pc, #12]	@ (80020b8 <stdio_exit_handler+0x14>)
 80020aa:	f000 b869 	b.w	8002180 <_fwalk_sglue>
 80020ae:	bf00      	nop
 80020b0:	2000000c 	.word	0x2000000c
 80020b4:	08002ddd 	.word	0x08002ddd
 80020b8:	2000001c 	.word	0x2000001c

080020bc <cleanup_stdio>:
 80020bc:	6841      	ldr	r1, [r0, #4]
 80020be:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <cleanup_stdio+0x34>)
 80020c0:	4299      	cmp	r1, r3
 80020c2:	b510      	push	{r4, lr}
 80020c4:	4604      	mov	r4, r0
 80020c6:	d001      	beq.n	80020cc <cleanup_stdio+0x10>
 80020c8:	f000 fe88 	bl	8002ddc <_fflush_r>
 80020cc:	68a1      	ldr	r1, [r4, #8]
 80020ce:	4b09      	ldr	r3, [pc, #36]	@ (80020f4 <cleanup_stdio+0x38>)
 80020d0:	4299      	cmp	r1, r3
 80020d2:	d002      	beq.n	80020da <cleanup_stdio+0x1e>
 80020d4:	4620      	mov	r0, r4
 80020d6:	f000 fe81 	bl	8002ddc <_fflush_r>
 80020da:	68e1      	ldr	r1, [r4, #12]
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <cleanup_stdio+0x3c>)
 80020de:	4299      	cmp	r1, r3
 80020e0:	d004      	beq.n	80020ec <cleanup_stdio+0x30>
 80020e2:	4620      	mov	r0, r4
 80020e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80020e8:	f000 be78 	b.w	8002ddc <_fflush_r>
 80020ec:	bd10      	pop	{r4, pc}
 80020ee:	bf00      	nop
 80020f0:	2000011c 	.word	0x2000011c
 80020f4:	20000184 	.word	0x20000184
 80020f8:	200001ec 	.word	0x200001ec

080020fc <global_stdio_init.part.0>:
 80020fc:	b510      	push	{r4, lr}
 80020fe:	4b0b      	ldr	r3, [pc, #44]	@ (800212c <global_stdio_init.part.0+0x30>)
 8002100:	4c0b      	ldr	r4, [pc, #44]	@ (8002130 <global_stdio_init.part.0+0x34>)
 8002102:	4a0c      	ldr	r2, [pc, #48]	@ (8002134 <global_stdio_init.part.0+0x38>)
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	4620      	mov	r0, r4
 8002108:	2200      	movs	r2, #0
 800210a:	2104      	movs	r1, #4
 800210c:	f7ff ff94 	bl	8002038 <std>
 8002110:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002114:	2201      	movs	r2, #1
 8002116:	2109      	movs	r1, #9
 8002118:	f7ff ff8e 	bl	8002038 <std>
 800211c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002120:	2202      	movs	r2, #2
 8002122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002126:	2112      	movs	r1, #18
 8002128:	f7ff bf86 	b.w	8002038 <std>
 800212c:	20000254 	.word	0x20000254
 8002130:	2000011c 	.word	0x2000011c
 8002134:	080020a5 	.word	0x080020a5

08002138 <__sfp_lock_acquire>:
 8002138:	4801      	ldr	r0, [pc, #4]	@ (8002140 <__sfp_lock_acquire+0x8>)
 800213a:	f000 ba00 	b.w	800253e <__retarget_lock_acquire_recursive>
 800213e:	bf00      	nop
 8002140:	2000025d 	.word	0x2000025d

08002144 <__sfp_lock_release>:
 8002144:	4801      	ldr	r0, [pc, #4]	@ (800214c <__sfp_lock_release+0x8>)
 8002146:	f000 b9fb 	b.w	8002540 <__retarget_lock_release_recursive>
 800214a:	bf00      	nop
 800214c:	2000025d 	.word	0x2000025d

08002150 <__sinit>:
 8002150:	b510      	push	{r4, lr}
 8002152:	4604      	mov	r4, r0
 8002154:	f7ff fff0 	bl	8002138 <__sfp_lock_acquire>
 8002158:	6a23      	ldr	r3, [r4, #32]
 800215a:	b11b      	cbz	r3, 8002164 <__sinit+0x14>
 800215c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002160:	f7ff bff0 	b.w	8002144 <__sfp_lock_release>
 8002164:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <__sinit+0x28>)
 8002166:	6223      	str	r3, [r4, #32]
 8002168:	4b04      	ldr	r3, [pc, #16]	@ (800217c <__sinit+0x2c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d1f5      	bne.n	800215c <__sinit+0xc>
 8002170:	f7ff ffc4 	bl	80020fc <global_stdio_init.part.0>
 8002174:	e7f2      	b.n	800215c <__sinit+0xc>
 8002176:	bf00      	nop
 8002178:	080020bd 	.word	0x080020bd
 800217c:	20000254 	.word	0x20000254

08002180 <_fwalk_sglue>:
 8002180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002184:	4607      	mov	r7, r0
 8002186:	4688      	mov	r8, r1
 8002188:	4614      	mov	r4, r2
 800218a:	2600      	movs	r6, #0
 800218c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002190:	f1b9 0901 	subs.w	r9, r9, #1
 8002194:	d505      	bpl.n	80021a2 <_fwalk_sglue+0x22>
 8002196:	6824      	ldr	r4, [r4, #0]
 8002198:	2c00      	cmp	r4, #0
 800219a:	d1f7      	bne.n	800218c <_fwalk_sglue+0xc>
 800219c:	4630      	mov	r0, r6
 800219e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80021a2:	89ab      	ldrh	r3, [r5, #12]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d907      	bls.n	80021b8 <_fwalk_sglue+0x38>
 80021a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80021ac:	3301      	adds	r3, #1
 80021ae:	d003      	beq.n	80021b8 <_fwalk_sglue+0x38>
 80021b0:	4629      	mov	r1, r5
 80021b2:	4638      	mov	r0, r7
 80021b4:	47c0      	blx	r8
 80021b6:	4306      	orrs	r6, r0
 80021b8:	3568      	adds	r5, #104	@ 0x68
 80021ba:	e7e9      	b.n	8002190 <_fwalk_sglue+0x10>

080021bc <iprintf>:
 80021bc:	b40f      	push	{r0, r1, r2, r3}
 80021be:	b507      	push	{r0, r1, r2, lr}
 80021c0:	4906      	ldr	r1, [pc, #24]	@ (80021dc <iprintf+0x20>)
 80021c2:	ab04      	add	r3, sp, #16
 80021c4:	6808      	ldr	r0, [r1, #0]
 80021c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80021ca:	6881      	ldr	r1, [r0, #8]
 80021cc:	9301      	str	r3, [sp, #4]
 80021ce:	f000 fadb 	bl	8002788 <_vfiprintf_r>
 80021d2:	b003      	add	sp, #12
 80021d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80021d8:	b004      	add	sp, #16
 80021da:	4770      	bx	lr
 80021dc:	20000018 	.word	0x20000018

080021e0 <_puts_r>:
 80021e0:	6a03      	ldr	r3, [r0, #32]
 80021e2:	b570      	push	{r4, r5, r6, lr}
 80021e4:	6884      	ldr	r4, [r0, #8]
 80021e6:	4605      	mov	r5, r0
 80021e8:	460e      	mov	r6, r1
 80021ea:	b90b      	cbnz	r3, 80021f0 <_puts_r+0x10>
 80021ec:	f7ff ffb0 	bl	8002150 <__sinit>
 80021f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80021f2:	07db      	lsls	r3, r3, #31
 80021f4:	d405      	bmi.n	8002202 <_puts_r+0x22>
 80021f6:	89a3      	ldrh	r3, [r4, #12]
 80021f8:	0598      	lsls	r0, r3, #22
 80021fa:	d402      	bmi.n	8002202 <_puts_r+0x22>
 80021fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80021fe:	f000 f99e 	bl	800253e <__retarget_lock_acquire_recursive>
 8002202:	89a3      	ldrh	r3, [r4, #12]
 8002204:	0719      	lsls	r1, r3, #28
 8002206:	d502      	bpl.n	800220e <_puts_r+0x2e>
 8002208:	6923      	ldr	r3, [r4, #16]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d135      	bne.n	800227a <_puts_r+0x9a>
 800220e:	4621      	mov	r1, r4
 8002210:	4628      	mov	r0, r5
 8002212:	f000 f8c5 	bl	80023a0 <__swsetup_r>
 8002216:	b380      	cbz	r0, 800227a <_puts_r+0x9a>
 8002218:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800221c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800221e:	07da      	lsls	r2, r3, #31
 8002220:	d405      	bmi.n	800222e <_puts_r+0x4e>
 8002222:	89a3      	ldrh	r3, [r4, #12]
 8002224:	059b      	lsls	r3, r3, #22
 8002226:	d402      	bmi.n	800222e <_puts_r+0x4e>
 8002228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800222a:	f000 f989 	bl	8002540 <__retarget_lock_release_recursive>
 800222e:	4628      	mov	r0, r5
 8002230:	bd70      	pop	{r4, r5, r6, pc}
 8002232:	2b00      	cmp	r3, #0
 8002234:	da04      	bge.n	8002240 <_puts_r+0x60>
 8002236:	69a2      	ldr	r2, [r4, #24]
 8002238:	429a      	cmp	r2, r3
 800223a:	dc17      	bgt.n	800226c <_puts_r+0x8c>
 800223c:	290a      	cmp	r1, #10
 800223e:	d015      	beq.n	800226c <_puts_r+0x8c>
 8002240:	6823      	ldr	r3, [r4, #0]
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	6022      	str	r2, [r4, #0]
 8002246:	7019      	strb	r1, [r3, #0]
 8002248:	68a3      	ldr	r3, [r4, #8]
 800224a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800224e:	3b01      	subs	r3, #1
 8002250:	60a3      	str	r3, [r4, #8]
 8002252:	2900      	cmp	r1, #0
 8002254:	d1ed      	bne.n	8002232 <_puts_r+0x52>
 8002256:	2b00      	cmp	r3, #0
 8002258:	da11      	bge.n	800227e <_puts_r+0x9e>
 800225a:	4622      	mov	r2, r4
 800225c:	210a      	movs	r1, #10
 800225e:	4628      	mov	r0, r5
 8002260:	f000 f85f 	bl	8002322 <__swbuf_r>
 8002264:	3001      	adds	r0, #1
 8002266:	d0d7      	beq.n	8002218 <_puts_r+0x38>
 8002268:	250a      	movs	r5, #10
 800226a:	e7d7      	b.n	800221c <_puts_r+0x3c>
 800226c:	4622      	mov	r2, r4
 800226e:	4628      	mov	r0, r5
 8002270:	f000 f857 	bl	8002322 <__swbuf_r>
 8002274:	3001      	adds	r0, #1
 8002276:	d1e7      	bne.n	8002248 <_puts_r+0x68>
 8002278:	e7ce      	b.n	8002218 <_puts_r+0x38>
 800227a:	3e01      	subs	r6, #1
 800227c:	e7e4      	b.n	8002248 <_puts_r+0x68>
 800227e:	6823      	ldr	r3, [r4, #0]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	6022      	str	r2, [r4, #0]
 8002284:	220a      	movs	r2, #10
 8002286:	701a      	strb	r2, [r3, #0]
 8002288:	e7ee      	b.n	8002268 <_puts_r+0x88>
	...

0800228c <puts>:
 800228c:	4b02      	ldr	r3, [pc, #8]	@ (8002298 <puts+0xc>)
 800228e:	4601      	mov	r1, r0
 8002290:	6818      	ldr	r0, [r3, #0]
 8002292:	f7ff bfa5 	b.w	80021e0 <_puts_r>
 8002296:	bf00      	nop
 8002298:	20000018 	.word	0x20000018

0800229c <__sread>:
 800229c:	b510      	push	{r4, lr}
 800229e:	460c      	mov	r4, r1
 80022a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022a4:	f000 f8fc 	bl	80024a0 <_read_r>
 80022a8:	2800      	cmp	r0, #0
 80022aa:	bfab      	itete	ge
 80022ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80022ae:	89a3      	ldrhlt	r3, [r4, #12]
 80022b0:	181b      	addge	r3, r3, r0
 80022b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80022b6:	bfac      	ite	ge
 80022b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80022ba:	81a3      	strhlt	r3, [r4, #12]
 80022bc:	bd10      	pop	{r4, pc}

080022be <__swrite>:
 80022be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80022c2:	461f      	mov	r7, r3
 80022c4:	898b      	ldrh	r3, [r1, #12]
 80022c6:	05db      	lsls	r3, r3, #23
 80022c8:	4605      	mov	r5, r0
 80022ca:	460c      	mov	r4, r1
 80022cc:	4616      	mov	r6, r2
 80022ce:	d505      	bpl.n	80022dc <__swrite+0x1e>
 80022d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022d4:	2302      	movs	r3, #2
 80022d6:	2200      	movs	r2, #0
 80022d8:	f000 f8d0 	bl	800247c <_lseek_r>
 80022dc:	89a3      	ldrh	r3, [r4, #12]
 80022de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80022e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80022e6:	81a3      	strh	r3, [r4, #12]
 80022e8:	4632      	mov	r2, r6
 80022ea:	463b      	mov	r3, r7
 80022ec:	4628      	mov	r0, r5
 80022ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80022f2:	f000 b8e7 	b.w	80024c4 <_write_r>

080022f6 <__sseek>:
 80022f6:	b510      	push	{r4, lr}
 80022f8:	460c      	mov	r4, r1
 80022fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80022fe:	f000 f8bd 	bl	800247c <_lseek_r>
 8002302:	1c43      	adds	r3, r0, #1
 8002304:	89a3      	ldrh	r3, [r4, #12]
 8002306:	bf15      	itete	ne
 8002308:	6560      	strne	r0, [r4, #84]	@ 0x54
 800230a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800230e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002312:	81a3      	strheq	r3, [r4, #12]
 8002314:	bf18      	it	ne
 8002316:	81a3      	strhne	r3, [r4, #12]
 8002318:	bd10      	pop	{r4, pc}

0800231a <__sclose>:
 800231a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800231e:	f000 b89d 	b.w	800245c <_close_r>

08002322 <__swbuf_r>:
 8002322:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002324:	460e      	mov	r6, r1
 8002326:	4614      	mov	r4, r2
 8002328:	4605      	mov	r5, r0
 800232a:	b118      	cbz	r0, 8002334 <__swbuf_r+0x12>
 800232c:	6a03      	ldr	r3, [r0, #32]
 800232e:	b90b      	cbnz	r3, 8002334 <__swbuf_r+0x12>
 8002330:	f7ff ff0e 	bl	8002150 <__sinit>
 8002334:	69a3      	ldr	r3, [r4, #24]
 8002336:	60a3      	str	r3, [r4, #8]
 8002338:	89a3      	ldrh	r3, [r4, #12]
 800233a:	071a      	lsls	r2, r3, #28
 800233c:	d501      	bpl.n	8002342 <__swbuf_r+0x20>
 800233e:	6923      	ldr	r3, [r4, #16]
 8002340:	b943      	cbnz	r3, 8002354 <__swbuf_r+0x32>
 8002342:	4621      	mov	r1, r4
 8002344:	4628      	mov	r0, r5
 8002346:	f000 f82b 	bl	80023a0 <__swsetup_r>
 800234a:	b118      	cbz	r0, 8002354 <__swbuf_r+0x32>
 800234c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002350:	4638      	mov	r0, r7
 8002352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002354:	6823      	ldr	r3, [r4, #0]
 8002356:	6922      	ldr	r2, [r4, #16]
 8002358:	1a98      	subs	r0, r3, r2
 800235a:	6963      	ldr	r3, [r4, #20]
 800235c:	b2f6      	uxtb	r6, r6
 800235e:	4283      	cmp	r3, r0
 8002360:	4637      	mov	r7, r6
 8002362:	dc05      	bgt.n	8002370 <__swbuf_r+0x4e>
 8002364:	4621      	mov	r1, r4
 8002366:	4628      	mov	r0, r5
 8002368:	f000 fd38 	bl	8002ddc <_fflush_r>
 800236c:	2800      	cmp	r0, #0
 800236e:	d1ed      	bne.n	800234c <__swbuf_r+0x2a>
 8002370:	68a3      	ldr	r3, [r4, #8]
 8002372:	3b01      	subs	r3, #1
 8002374:	60a3      	str	r3, [r4, #8]
 8002376:	6823      	ldr	r3, [r4, #0]
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	6022      	str	r2, [r4, #0]
 800237c:	701e      	strb	r6, [r3, #0]
 800237e:	6962      	ldr	r2, [r4, #20]
 8002380:	1c43      	adds	r3, r0, #1
 8002382:	429a      	cmp	r2, r3
 8002384:	d004      	beq.n	8002390 <__swbuf_r+0x6e>
 8002386:	89a3      	ldrh	r3, [r4, #12]
 8002388:	07db      	lsls	r3, r3, #31
 800238a:	d5e1      	bpl.n	8002350 <__swbuf_r+0x2e>
 800238c:	2e0a      	cmp	r6, #10
 800238e:	d1df      	bne.n	8002350 <__swbuf_r+0x2e>
 8002390:	4621      	mov	r1, r4
 8002392:	4628      	mov	r0, r5
 8002394:	f000 fd22 	bl	8002ddc <_fflush_r>
 8002398:	2800      	cmp	r0, #0
 800239a:	d0d9      	beq.n	8002350 <__swbuf_r+0x2e>
 800239c:	e7d6      	b.n	800234c <__swbuf_r+0x2a>
	...

080023a0 <__swsetup_r>:
 80023a0:	b538      	push	{r3, r4, r5, lr}
 80023a2:	4b29      	ldr	r3, [pc, #164]	@ (8002448 <__swsetup_r+0xa8>)
 80023a4:	4605      	mov	r5, r0
 80023a6:	6818      	ldr	r0, [r3, #0]
 80023a8:	460c      	mov	r4, r1
 80023aa:	b118      	cbz	r0, 80023b4 <__swsetup_r+0x14>
 80023ac:	6a03      	ldr	r3, [r0, #32]
 80023ae:	b90b      	cbnz	r3, 80023b4 <__swsetup_r+0x14>
 80023b0:	f7ff fece 	bl	8002150 <__sinit>
 80023b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023b8:	0719      	lsls	r1, r3, #28
 80023ba:	d422      	bmi.n	8002402 <__swsetup_r+0x62>
 80023bc:	06da      	lsls	r2, r3, #27
 80023be:	d407      	bmi.n	80023d0 <__swsetup_r+0x30>
 80023c0:	2209      	movs	r2, #9
 80023c2:	602a      	str	r2, [r5, #0]
 80023c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80023c8:	81a3      	strh	r3, [r4, #12]
 80023ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023ce:	e033      	b.n	8002438 <__swsetup_r+0x98>
 80023d0:	0758      	lsls	r0, r3, #29
 80023d2:	d512      	bpl.n	80023fa <__swsetup_r+0x5a>
 80023d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80023d6:	b141      	cbz	r1, 80023ea <__swsetup_r+0x4a>
 80023d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80023dc:	4299      	cmp	r1, r3
 80023de:	d002      	beq.n	80023e6 <__swsetup_r+0x46>
 80023e0:	4628      	mov	r0, r5
 80023e2:	f000 f8af 	bl	8002544 <_free_r>
 80023e6:	2300      	movs	r3, #0
 80023e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80023ea:	89a3      	ldrh	r3, [r4, #12]
 80023ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80023f0:	81a3      	strh	r3, [r4, #12]
 80023f2:	2300      	movs	r3, #0
 80023f4:	6063      	str	r3, [r4, #4]
 80023f6:	6923      	ldr	r3, [r4, #16]
 80023f8:	6023      	str	r3, [r4, #0]
 80023fa:	89a3      	ldrh	r3, [r4, #12]
 80023fc:	f043 0308 	orr.w	r3, r3, #8
 8002400:	81a3      	strh	r3, [r4, #12]
 8002402:	6923      	ldr	r3, [r4, #16]
 8002404:	b94b      	cbnz	r3, 800241a <__swsetup_r+0x7a>
 8002406:	89a3      	ldrh	r3, [r4, #12]
 8002408:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800240c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002410:	d003      	beq.n	800241a <__swsetup_r+0x7a>
 8002412:	4621      	mov	r1, r4
 8002414:	4628      	mov	r0, r5
 8002416:	f000 fd2f 	bl	8002e78 <__smakebuf_r>
 800241a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800241e:	f013 0201 	ands.w	r2, r3, #1
 8002422:	d00a      	beq.n	800243a <__swsetup_r+0x9a>
 8002424:	2200      	movs	r2, #0
 8002426:	60a2      	str	r2, [r4, #8]
 8002428:	6962      	ldr	r2, [r4, #20]
 800242a:	4252      	negs	r2, r2
 800242c:	61a2      	str	r2, [r4, #24]
 800242e:	6922      	ldr	r2, [r4, #16]
 8002430:	b942      	cbnz	r2, 8002444 <__swsetup_r+0xa4>
 8002432:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002436:	d1c5      	bne.n	80023c4 <__swsetup_r+0x24>
 8002438:	bd38      	pop	{r3, r4, r5, pc}
 800243a:	0799      	lsls	r1, r3, #30
 800243c:	bf58      	it	pl
 800243e:	6962      	ldrpl	r2, [r4, #20]
 8002440:	60a2      	str	r2, [r4, #8]
 8002442:	e7f4      	b.n	800242e <__swsetup_r+0x8e>
 8002444:	2000      	movs	r0, #0
 8002446:	e7f7      	b.n	8002438 <__swsetup_r+0x98>
 8002448:	20000018 	.word	0x20000018

0800244c <memset>:
 800244c:	4402      	add	r2, r0
 800244e:	4603      	mov	r3, r0
 8002450:	4293      	cmp	r3, r2
 8002452:	d100      	bne.n	8002456 <memset+0xa>
 8002454:	4770      	bx	lr
 8002456:	f803 1b01 	strb.w	r1, [r3], #1
 800245a:	e7f9      	b.n	8002450 <memset+0x4>

0800245c <_close_r>:
 800245c:	b538      	push	{r3, r4, r5, lr}
 800245e:	4d06      	ldr	r5, [pc, #24]	@ (8002478 <_close_r+0x1c>)
 8002460:	2300      	movs	r3, #0
 8002462:	4604      	mov	r4, r0
 8002464:	4608      	mov	r0, r1
 8002466:	602b      	str	r3, [r5, #0]
 8002468:	f7fe fab6 	bl	80009d8 <_close>
 800246c:	1c43      	adds	r3, r0, #1
 800246e:	d102      	bne.n	8002476 <_close_r+0x1a>
 8002470:	682b      	ldr	r3, [r5, #0]
 8002472:	b103      	cbz	r3, 8002476 <_close_r+0x1a>
 8002474:	6023      	str	r3, [r4, #0]
 8002476:	bd38      	pop	{r3, r4, r5, pc}
 8002478:	20000258 	.word	0x20000258

0800247c <_lseek_r>:
 800247c:	b538      	push	{r3, r4, r5, lr}
 800247e:	4d07      	ldr	r5, [pc, #28]	@ (800249c <_lseek_r+0x20>)
 8002480:	4604      	mov	r4, r0
 8002482:	4608      	mov	r0, r1
 8002484:	4611      	mov	r1, r2
 8002486:	2200      	movs	r2, #0
 8002488:	602a      	str	r2, [r5, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	f7fe faae 	bl	80009ec <_lseek>
 8002490:	1c43      	adds	r3, r0, #1
 8002492:	d102      	bne.n	800249a <_lseek_r+0x1e>
 8002494:	682b      	ldr	r3, [r5, #0]
 8002496:	b103      	cbz	r3, 800249a <_lseek_r+0x1e>
 8002498:	6023      	str	r3, [r4, #0]
 800249a:	bd38      	pop	{r3, r4, r5, pc}
 800249c:	20000258 	.word	0x20000258

080024a0 <_read_r>:
 80024a0:	b538      	push	{r3, r4, r5, lr}
 80024a2:	4d07      	ldr	r5, [pc, #28]	@ (80024c0 <_read_r+0x20>)
 80024a4:	4604      	mov	r4, r0
 80024a6:	4608      	mov	r0, r1
 80024a8:	4611      	mov	r1, r2
 80024aa:	2200      	movs	r2, #0
 80024ac:	602a      	str	r2, [r5, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	f7fe fa82 	bl	80009b8 <_read>
 80024b4:	1c43      	adds	r3, r0, #1
 80024b6:	d102      	bne.n	80024be <_read_r+0x1e>
 80024b8:	682b      	ldr	r3, [r5, #0]
 80024ba:	b103      	cbz	r3, 80024be <_read_r+0x1e>
 80024bc:	6023      	str	r3, [r4, #0]
 80024be:	bd38      	pop	{r3, r4, r5, pc}
 80024c0:	20000258 	.word	0x20000258

080024c4 <_write_r>:
 80024c4:	b538      	push	{r3, r4, r5, lr}
 80024c6:	4d07      	ldr	r5, [pc, #28]	@ (80024e4 <_write_r+0x20>)
 80024c8:	4604      	mov	r4, r0
 80024ca:	4608      	mov	r0, r1
 80024cc:	4611      	mov	r1, r2
 80024ce:	2200      	movs	r2, #0
 80024d0:	602a      	str	r2, [r5, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	f7fe f8a6 	bl	8000624 <_write>
 80024d8:	1c43      	adds	r3, r0, #1
 80024da:	d102      	bne.n	80024e2 <_write_r+0x1e>
 80024dc:	682b      	ldr	r3, [r5, #0]
 80024de:	b103      	cbz	r3, 80024e2 <_write_r+0x1e>
 80024e0:	6023      	str	r3, [r4, #0]
 80024e2:	bd38      	pop	{r3, r4, r5, pc}
 80024e4:	20000258 	.word	0x20000258

080024e8 <__errno>:
 80024e8:	4b01      	ldr	r3, [pc, #4]	@ (80024f0 <__errno+0x8>)
 80024ea:	6818      	ldr	r0, [r3, #0]
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	20000018 	.word	0x20000018

080024f4 <__libc_init_array>:
 80024f4:	b570      	push	{r4, r5, r6, lr}
 80024f6:	4d0d      	ldr	r5, [pc, #52]	@ (800252c <__libc_init_array+0x38>)
 80024f8:	4c0d      	ldr	r4, [pc, #52]	@ (8002530 <__libc_init_array+0x3c>)
 80024fa:	1b64      	subs	r4, r4, r5
 80024fc:	10a4      	asrs	r4, r4, #2
 80024fe:	2600      	movs	r6, #0
 8002500:	42a6      	cmp	r6, r4
 8002502:	d109      	bne.n	8002518 <__libc_init_array+0x24>
 8002504:	4d0b      	ldr	r5, [pc, #44]	@ (8002534 <__libc_init_array+0x40>)
 8002506:	4c0c      	ldr	r4, [pc, #48]	@ (8002538 <__libc_init_array+0x44>)
 8002508:	f000 fd24 	bl	8002f54 <_init>
 800250c:	1b64      	subs	r4, r4, r5
 800250e:	10a4      	asrs	r4, r4, #2
 8002510:	2600      	movs	r6, #0
 8002512:	42a6      	cmp	r6, r4
 8002514:	d105      	bne.n	8002522 <__libc_init_array+0x2e>
 8002516:	bd70      	pop	{r4, r5, r6, pc}
 8002518:	f855 3b04 	ldr.w	r3, [r5], #4
 800251c:	4798      	blx	r3
 800251e:	3601      	adds	r6, #1
 8002520:	e7ee      	b.n	8002500 <__libc_init_array+0xc>
 8002522:	f855 3b04 	ldr.w	r3, [r5], #4
 8002526:	4798      	blx	r3
 8002528:	3601      	adds	r6, #1
 800252a:	e7f2      	b.n	8002512 <__libc_init_array+0x1e>
 800252c:	08002ff8 	.word	0x08002ff8
 8002530:	08002ff8 	.word	0x08002ff8
 8002534:	08002ff8 	.word	0x08002ff8
 8002538:	08002ffc 	.word	0x08002ffc

0800253c <__retarget_lock_init_recursive>:
 800253c:	4770      	bx	lr

0800253e <__retarget_lock_acquire_recursive>:
 800253e:	4770      	bx	lr

08002540 <__retarget_lock_release_recursive>:
 8002540:	4770      	bx	lr
	...

08002544 <_free_r>:
 8002544:	b538      	push	{r3, r4, r5, lr}
 8002546:	4605      	mov	r5, r0
 8002548:	2900      	cmp	r1, #0
 800254a:	d041      	beq.n	80025d0 <_free_r+0x8c>
 800254c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002550:	1f0c      	subs	r4, r1, #4
 8002552:	2b00      	cmp	r3, #0
 8002554:	bfb8      	it	lt
 8002556:	18e4      	addlt	r4, r4, r3
 8002558:	f000 f8e0 	bl	800271c <__malloc_lock>
 800255c:	4a1d      	ldr	r2, [pc, #116]	@ (80025d4 <_free_r+0x90>)
 800255e:	6813      	ldr	r3, [r2, #0]
 8002560:	b933      	cbnz	r3, 8002570 <_free_r+0x2c>
 8002562:	6063      	str	r3, [r4, #4]
 8002564:	6014      	str	r4, [r2, #0]
 8002566:	4628      	mov	r0, r5
 8002568:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800256c:	f000 b8dc 	b.w	8002728 <__malloc_unlock>
 8002570:	42a3      	cmp	r3, r4
 8002572:	d908      	bls.n	8002586 <_free_r+0x42>
 8002574:	6820      	ldr	r0, [r4, #0]
 8002576:	1821      	adds	r1, r4, r0
 8002578:	428b      	cmp	r3, r1
 800257a:	bf01      	itttt	eq
 800257c:	6819      	ldreq	r1, [r3, #0]
 800257e:	685b      	ldreq	r3, [r3, #4]
 8002580:	1809      	addeq	r1, r1, r0
 8002582:	6021      	streq	r1, [r4, #0]
 8002584:	e7ed      	b.n	8002562 <_free_r+0x1e>
 8002586:	461a      	mov	r2, r3
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	b10b      	cbz	r3, 8002590 <_free_r+0x4c>
 800258c:	42a3      	cmp	r3, r4
 800258e:	d9fa      	bls.n	8002586 <_free_r+0x42>
 8002590:	6811      	ldr	r1, [r2, #0]
 8002592:	1850      	adds	r0, r2, r1
 8002594:	42a0      	cmp	r0, r4
 8002596:	d10b      	bne.n	80025b0 <_free_r+0x6c>
 8002598:	6820      	ldr	r0, [r4, #0]
 800259a:	4401      	add	r1, r0
 800259c:	1850      	adds	r0, r2, r1
 800259e:	4283      	cmp	r3, r0
 80025a0:	6011      	str	r1, [r2, #0]
 80025a2:	d1e0      	bne.n	8002566 <_free_r+0x22>
 80025a4:	6818      	ldr	r0, [r3, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	6053      	str	r3, [r2, #4]
 80025aa:	4408      	add	r0, r1
 80025ac:	6010      	str	r0, [r2, #0]
 80025ae:	e7da      	b.n	8002566 <_free_r+0x22>
 80025b0:	d902      	bls.n	80025b8 <_free_r+0x74>
 80025b2:	230c      	movs	r3, #12
 80025b4:	602b      	str	r3, [r5, #0]
 80025b6:	e7d6      	b.n	8002566 <_free_r+0x22>
 80025b8:	6820      	ldr	r0, [r4, #0]
 80025ba:	1821      	adds	r1, r4, r0
 80025bc:	428b      	cmp	r3, r1
 80025be:	bf04      	itt	eq
 80025c0:	6819      	ldreq	r1, [r3, #0]
 80025c2:	685b      	ldreq	r3, [r3, #4]
 80025c4:	6063      	str	r3, [r4, #4]
 80025c6:	bf04      	itt	eq
 80025c8:	1809      	addeq	r1, r1, r0
 80025ca:	6021      	streq	r1, [r4, #0]
 80025cc:	6054      	str	r4, [r2, #4]
 80025ce:	e7ca      	b.n	8002566 <_free_r+0x22>
 80025d0:	bd38      	pop	{r3, r4, r5, pc}
 80025d2:	bf00      	nop
 80025d4:	20000264 	.word	0x20000264

080025d8 <sbrk_aligned>:
 80025d8:	b570      	push	{r4, r5, r6, lr}
 80025da:	4e0f      	ldr	r6, [pc, #60]	@ (8002618 <sbrk_aligned+0x40>)
 80025dc:	460c      	mov	r4, r1
 80025de:	6831      	ldr	r1, [r6, #0]
 80025e0:	4605      	mov	r5, r0
 80025e2:	b911      	cbnz	r1, 80025ea <sbrk_aligned+0x12>
 80025e4:	f000 fca6 	bl	8002f34 <_sbrk_r>
 80025e8:	6030      	str	r0, [r6, #0]
 80025ea:	4621      	mov	r1, r4
 80025ec:	4628      	mov	r0, r5
 80025ee:	f000 fca1 	bl	8002f34 <_sbrk_r>
 80025f2:	1c43      	adds	r3, r0, #1
 80025f4:	d103      	bne.n	80025fe <sbrk_aligned+0x26>
 80025f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80025fa:	4620      	mov	r0, r4
 80025fc:	bd70      	pop	{r4, r5, r6, pc}
 80025fe:	1cc4      	adds	r4, r0, #3
 8002600:	f024 0403 	bic.w	r4, r4, #3
 8002604:	42a0      	cmp	r0, r4
 8002606:	d0f8      	beq.n	80025fa <sbrk_aligned+0x22>
 8002608:	1a21      	subs	r1, r4, r0
 800260a:	4628      	mov	r0, r5
 800260c:	f000 fc92 	bl	8002f34 <_sbrk_r>
 8002610:	3001      	adds	r0, #1
 8002612:	d1f2      	bne.n	80025fa <sbrk_aligned+0x22>
 8002614:	e7ef      	b.n	80025f6 <sbrk_aligned+0x1e>
 8002616:	bf00      	nop
 8002618:	20000260 	.word	0x20000260

0800261c <_malloc_r>:
 800261c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002620:	1ccd      	adds	r5, r1, #3
 8002622:	f025 0503 	bic.w	r5, r5, #3
 8002626:	3508      	adds	r5, #8
 8002628:	2d0c      	cmp	r5, #12
 800262a:	bf38      	it	cc
 800262c:	250c      	movcc	r5, #12
 800262e:	2d00      	cmp	r5, #0
 8002630:	4606      	mov	r6, r0
 8002632:	db01      	blt.n	8002638 <_malloc_r+0x1c>
 8002634:	42a9      	cmp	r1, r5
 8002636:	d904      	bls.n	8002642 <_malloc_r+0x26>
 8002638:	230c      	movs	r3, #12
 800263a:	6033      	str	r3, [r6, #0]
 800263c:	2000      	movs	r0, #0
 800263e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002642:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002718 <_malloc_r+0xfc>
 8002646:	f000 f869 	bl	800271c <__malloc_lock>
 800264a:	f8d8 3000 	ldr.w	r3, [r8]
 800264e:	461c      	mov	r4, r3
 8002650:	bb44      	cbnz	r4, 80026a4 <_malloc_r+0x88>
 8002652:	4629      	mov	r1, r5
 8002654:	4630      	mov	r0, r6
 8002656:	f7ff ffbf 	bl	80025d8 <sbrk_aligned>
 800265a:	1c43      	adds	r3, r0, #1
 800265c:	4604      	mov	r4, r0
 800265e:	d158      	bne.n	8002712 <_malloc_r+0xf6>
 8002660:	f8d8 4000 	ldr.w	r4, [r8]
 8002664:	4627      	mov	r7, r4
 8002666:	2f00      	cmp	r7, #0
 8002668:	d143      	bne.n	80026f2 <_malloc_r+0xd6>
 800266a:	2c00      	cmp	r4, #0
 800266c:	d04b      	beq.n	8002706 <_malloc_r+0xea>
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	4639      	mov	r1, r7
 8002672:	4630      	mov	r0, r6
 8002674:	eb04 0903 	add.w	r9, r4, r3
 8002678:	f000 fc5c 	bl	8002f34 <_sbrk_r>
 800267c:	4581      	cmp	r9, r0
 800267e:	d142      	bne.n	8002706 <_malloc_r+0xea>
 8002680:	6821      	ldr	r1, [r4, #0]
 8002682:	1a6d      	subs	r5, r5, r1
 8002684:	4629      	mov	r1, r5
 8002686:	4630      	mov	r0, r6
 8002688:	f7ff ffa6 	bl	80025d8 <sbrk_aligned>
 800268c:	3001      	adds	r0, #1
 800268e:	d03a      	beq.n	8002706 <_malloc_r+0xea>
 8002690:	6823      	ldr	r3, [r4, #0]
 8002692:	442b      	add	r3, r5
 8002694:	6023      	str	r3, [r4, #0]
 8002696:	f8d8 3000 	ldr.w	r3, [r8]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	bb62      	cbnz	r2, 80026f8 <_malloc_r+0xdc>
 800269e:	f8c8 7000 	str.w	r7, [r8]
 80026a2:	e00f      	b.n	80026c4 <_malloc_r+0xa8>
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	1b52      	subs	r2, r2, r5
 80026a8:	d420      	bmi.n	80026ec <_malloc_r+0xd0>
 80026aa:	2a0b      	cmp	r2, #11
 80026ac:	d917      	bls.n	80026de <_malloc_r+0xc2>
 80026ae:	1961      	adds	r1, r4, r5
 80026b0:	42a3      	cmp	r3, r4
 80026b2:	6025      	str	r5, [r4, #0]
 80026b4:	bf18      	it	ne
 80026b6:	6059      	strne	r1, [r3, #4]
 80026b8:	6863      	ldr	r3, [r4, #4]
 80026ba:	bf08      	it	eq
 80026bc:	f8c8 1000 	streq.w	r1, [r8]
 80026c0:	5162      	str	r2, [r4, r5]
 80026c2:	604b      	str	r3, [r1, #4]
 80026c4:	4630      	mov	r0, r6
 80026c6:	f000 f82f 	bl	8002728 <__malloc_unlock>
 80026ca:	f104 000b 	add.w	r0, r4, #11
 80026ce:	1d23      	adds	r3, r4, #4
 80026d0:	f020 0007 	bic.w	r0, r0, #7
 80026d4:	1ac2      	subs	r2, r0, r3
 80026d6:	bf1c      	itt	ne
 80026d8:	1a1b      	subne	r3, r3, r0
 80026da:	50a3      	strne	r3, [r4, r2]
 80026dc:	e7af      	b.n	800263e <_malloc_r+0x22>
 80026de:	6862      	ldr	r2, [r4, #4]
 80026e0:	42a3      	cmp	r3, r4
 80026e2:	bf0c      	ite	eq
 80026e4:	f8c8 2000 	streq.w	r2, [r8]
 80026e8:	605a      	strne	r2, [r3, #4]
 80026ea:	e7eb      	b.n	80026c4 <_malloc_r+0xa8>
 80026ec:	4623      	mov	r3, r4
 80026ee:	6864      	ldr	r4, [r4, #4]
 80026f0:	e7ae      	b.n	8002650 <_malloc_r+0x34>
 80026f2:	463c      	mov	r4, r7
 80026f4:	687f      	ldr	r7, [r7, #4]
 80026f6:	e7b6      	b.n	8002666 <_malloc_r+0x4a>
 80026f8:	461a      	mov	r2, r3
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	42a3      	cmp	r3, r4
 80026fe:	d1fb      	bne.n	80026f8 <_malloc_r+0xdc>
 8002700:	2300      	movs	r3, #0
 8002702:	6053      	str	r3, [r2, #4]
 8002704:	e7de      	b.n	80026c4 <_malloc_r+0xa8>
 8002706:	230c      	movs	r3, #12
 8002708:	6033      	str	r3, [r6, #0]
 800270a:	4630      	mov	r0, r6
 800270c:	f000 f80c 	bl	8002728 <__malloc_unlock>
 8002710:	e794      	b.n	800263c <_malloc_r+0x20>
 8002712:	6005      	str	r5, [r0, #0]
 8002714:	e7d6      	b.n	80026c4 <_malloc_r+0xa8>
 8002716:	bf00      	nop
 8002718:	20000264 	.word	0x20000264

0800271c <__malloc_lock>:
 800271c:	4801      	ldr	r0, [pc, #4]	@ (8002724 <__malloc_lock+0x8>)
 800271e:	f7ff bf0e 	b.w	800253e <__retarget_lock_acquire_recursive>
 8002722:	bf00      	nop
 8002724:	2000025c 	.word	0x2000025c

08002728 <__malloc_unlock>:
 8002728:	4801      	ldr	r0, [pc, #4]	@ (8002730 <__malloc_unlock+0x8>)
 800272a:	f7ff bf09 	b.w	8002540 <__retarget_lock_release_recursive>
 800272e:	bf00      	nop
 8002730:	2000025c 	.word	0x2000025c

08002734 <__sfputc_r>:
 8002734:	6893      	ldr	r3, [r2, #8]
 8002736:	3b01      	subs	r3, #1
 8002738:	2b00      	cmp	r3, #0
 800273a:	b410      	push	{r4}
 800273c:	6093      	str	r3, [r2, #8]
 800273e:	da08      	bge.n	8002752 <__sfputc_r+0x1e>
 8002740:	6994      	ldr	r4, [r2, #24]
 8002742:	42a3      	cmp	r3, r4
 8002744:	db01      	blt.n	800274a <__sfputc_r+0x16>
 8002746:	290a      	cmp	r1, #10
 8002748:	d103      	bne.n	8002752 <__sfputc_r+0x1e>
 800274a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800274e:	f7ff bde8 	b.w	8002322 <__swbuf_r>
 8002752:	6813      	ldr	r3, [r2, #0]
 8002754:	1c58      	adds	r0, r3, #1
 8002756:	6010      	str	r0, [r2, #0]
 8002758:	7019      	strb	r1, [r3, #0]
 800275a:	4608      	mov	r0, r1
 800275c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002760:	4770      	bx	lr

08002762 <__sfputs_r>:
 8002762:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002764:	4606      	mov	r6, r0
 8002766:	460f      	mov	r7, r1
 8002768:	4614      	mov	r4, r2
 800276a:	18d5      	adds	r5, r2, r3
 800276c:	42ac      	cmp	r4, r5
 800276e:	d101      	bne.n	8002774 <__sfputs_r+0x12>
 8002770:	2000      	movs	r0, #0
 8002772:	e007      	b.n	8002784 <__sfputs_r+0x22>
 8002774:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002778:	463a      	mov	r2, r7
 800277a:	4630      	mov	r0, r6
 800277c:	f7ff ffda 	bl	8002734 <__sfputc_r>
 8002780:	1c43      	adds	r3, r0, #1
 8002782:	d1f3      	bne.n	800276c <__sfputs_r+0xa>
 8002784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002788 <_vfiprintf_r>:
 8002788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800278c:	460d      	mov	r5, r1
 800278e:	b09d      	sub	sp, #116	@ 0x74
 8002790:	4614      	mov	r4, r2
 8002792:	4698      	mov	r8, r3
 8002794:	4606      	mov	r6, r0
 8002796:	b118      	cbz	r0, 80027a0 <_vfiprintf_r+0x18>
 8002798:	6a03      	ldr	r3, [r0, #32]
 800279a:	b90b      	cbnz	r3, 80027a0 <_vfiprintf_r+0x18>
 800279c:	f7ff fcd8 	bl	8002150 <__sinit>
 80027a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80027a2:	07d9      	lsls	r1, r3, #31
 80027a4:	d405      	bmi.n	80027b2 <_vfiprintf_r+0x2a>
 80027a6:	89ab      	ldrh	r3, [r5, #12]
 80027a8:	059a      	lsls	r2, r3, #22
 80027aa:	d402      	bmi.n	80027b2 <_vfiprintf_r+0x2a>
 80027ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80027ae:	f7ff fec6 	bl	800253e <__retarget_lock_acquire_recursive>
 80027b2:	89ab      	ldrh	r3, [r5, #12]
 80027b4:	071b      	lsls	r3, r3, #28
 80027b6:	d501      	bpl.n	80027bc <_vfiprintf_r+0x34>
 80027b8:	692b      	ldr	r3, [r5, #16]
 80027ba:	b99b      	cbnz	r3, 80027e4 <_vfiprintf_r+0x5c>
 80027bc:	4629      	mov	r1, r5
 80027be:	4630      	mov	r0, r6
 80027c0:	f7ff fdee 	bl	80023a0 <__swsetup_r>
 80027c4:	b170      	cbz	r0, 80027e4 <_vfiprintf_r+0x5c>
 80027c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80027c8:	07dc      	lsls	r4, r3, #31
 80027ca:	d504      	bpl.n	80027d6 <_vfiprintf_r+0x4e>
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027d0:	b01d      	add	sp, #116	@ 0x74
 80027d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80027d6:	89ab      	ldrh	r3, [r5, #12]
 80027d8:	0598      	lsls	r0, r3, #22
 80027da:	d4f7      	bmi.n	80027cc <_vfiprintf_r+0x44>
 80027dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80027de:	f7ff feaf 	bl	8002540 <__retarget_lock_release_recursive>
 80027e2:	e7f3      	b.n	80027cc <_vfiprintf_r+0x44>
 80027e4:	2300      	movs	r3, #0
 80027e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80027e8:	2320      	movs	r3, #32
 80027ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80027ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80027f2:	2330      	movs	r3, #48	@ 0x30
 80027f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80029a4 <_vfiprintf_r+0x21c>
 80027f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80027fc:	f04f 0901 	mov.w	r9, #1
 8002800:	4623      	mov	r3, r4
 8002802:	469a      	mov	sl, r3
 8002804:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002808:	b10a      	cbz	r2, 800280e <_vfiprintf_r+0x86>
 800280a:	2a25      	cmp	r2, #37	@ 0x25
 800280c:	d1f9      	bne.n	8002802 <_vfiprintf_r+0x7a>
 800280e:	ebba 0b04 	subs.w	fp, sl, r4
 8002812:	d00b      	beq.n	800282c <_vfiprintf_r+0xa4>
 8002814:	465b      	mov	r3, fp
 8002816:	4622      	mov	r2, r4
 8002818:	4629      	mov	r1, r5
 800281a:	4630      	mov	r0, r6
 800281c:	f7ff ffa1 	bl	8002762 <__sfputs_r>
 8002820:	3001      	adds	r0, #1
 8002822:	f000 80a7 	beq.w	8002974 <_vfiprintf_r+0x1ec>
 8002826:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002828:	445a      	add	r2, fp
 800282a:	9209      	str	r2, [sp, #36]	@ 0x24
 800282c:	f89a 3000 	ldrb.w	r3, [sl]
 8002830:	2b00      	cmp	r3, #0
 8002832:	f000 809f 	beq.w	8002974 <_vfiprintf_r+0x1ec>
 8002836:	2300      	movs	r3, #0
 8002838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800283c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002840:	f10a 0a01 	add.w	sl, sl, #1
 8002844:	9304      	str	r3, [sp, #16]
 8002846:	9307      	str	r3, [sp, #28]
 8002848:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800284c:	931a      	str	r3, [sp, #104]	@ 0x68
 800284e:	4654      	mov	r4, sl
 8002850:	2205      	movs	r2, #5
 8002852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002856:	4853      	ldr	r0, [pc, #332]	@ (80029a4 <_vfiprintf_r+0x21c>)
 8002858:	f7fd fcda 	bl	8000210 <memchr>
 800285c:	9a04      	ldr	r2, [sp, #16]
 800285e:	b9d8      	cbnz	r0, 8002898 <_vfiprintf_r+0x110>
 8002860:	06d1      	lsls	r1, r2, #27
 8002862:	bf44      	itt	mi
 8002864:	2320      	movmi	r3, #32
 8002866:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800286a:	0713      	lsls	r3, r2, #28
 800286c:	bf44      	itt	mi
 800286e:	232b      	movmi	r3, #43	@ 0x2b
 8002870:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002874:	f89a 3000 	ldrb.w	r3, [sl]
 8002878:	2b2a      	cmp	r3, #42	@ 0x2a
 800287a:	d015      	beq.n	80028a8 <_vfiprintf_r+0x120>
 800287c:	9a07      	ldr	r2, [sp, #28]
 800287e:	4654      	mov	r4, sl
 8002880:	2000      	movs	r0, #0
 8002882:	f04f 0c0a 	mov.w	ip, #10
 8002886:	4621      	mov	r1, r4
 8002888:	f811 3b01 	ldrb.w	r3, [r1], #1
 800288c:	3b30      	subs	r3, #48	@ 0x30
 800288e:	2b09      	cmp	r3, #9
 8002890:	d94b      	bls.n	800292a <_vfiprintf_r+0x1a2>
 8002892:	b1b0      	cbz	r0, 80028c2 <_vfiprintf_r+0x13a>
 8002894:	9207      	str	r2, [sp, #28]
 8002896:	e014      	b.n	80028c2 <_vfiprintf_r+0x13a>
 8002898:	eba0 0308 	sub.w	r3, r0, r8
 800289c:	fa09 f303 	lsl.w	r3, r9, r3
 80028a0:	4313      	orrs	r3, r2
 80028a2:	9304      	str	r3, [sp, #16]
 80028a4:	46a2      	mov	sl, r4
 80028a6:	e7d2      	b.n	800284e <_vfiprintf_r+0xc6>
 80028a8:	9b03      	ldr	r3, [sp, #12]
 80028aa:	1d19      	adds	r1, r3, #4
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	9103      	str	r1, [sp, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bfbb      	ittet	lt
 80028b4:	425b      	neglt	r3, r3
 80028b6:	f042 0202 	orrlt.w	r2, r2, #2
 80028ba:	9307      	strge	r3, [sp, #28]
 80028bc:	9307      	strlt	r3, [sp, #28]
 80028be:	bfb8      	it	lt
 80028c0:	9204      	strlt	r2, [sp, #16]
 80028c2:	7823      	ldrb	r3, [r4, #0]
 80028c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80028c6:	d10a      	bne.n	80028de <_vfiprintf_r+0x156>
 80028c8:	7863      	ldrb	r3, [r4, #1]
 80028ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80028cc:	d132      	bne.n	8002934 <_vfiprintf_r+0x1ac>
 80028ce:	9b03      	ldr	r3, [sp, #12]
 80028d0:	1d1a      	adds	r2, r3, #4
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	9203      	str	r2, [sp, #12]
 80028d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80028da:	3402      	adds	r4, #2
 80028dc:	9305      	str	r3, [sp, #20]
 80028de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80029b4 <_vfiprintf_r+0x22c>
 80028e2:	7821      	ldrb	r1, [r4, #0]
 80028e4:	2203      	movs	r2, #3
 80028e6:	4650      	mov	r0, sl
 80028e8:	f7fd fc92 	bl	8000210 <memchr>
 80028ec:	b138      	cbz	r0, 80028fe <_vfiprintf_r+0x176>
 80028ee:	9b04      	ldr	r3, [sp, #16]
 80028f0:	eba0 000a 	sub.w	r0, r0, sl
 80028f4:	2240      	movs	r2, #64	@ 0x40
 80028f6:	4082      	lsls	r2, r0
 80028f8:	4313      	orrs	r3, r2
 80028fa:	3401      	adds	r4, #1
 80028fc:	9304      	str	r3, [sp, #16]
 80028fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002902:	4829      	ldr	r0, [pc, #164]	@ (80029a8 <_vfiprintf_r+0x220>)
 8002904:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002908:	2206      	movs	r2, #6
 800290a:	f7fd fc81 	bl	8000210 <memchr>
 800290e:	2800      	cmp	r0, #0
 8002910:	d03f      	beq.n	8002992 <_vfiprintf_r+0x20a>
 8002912:	4b26      	ldr	r3, [pc, #152]	@ (80029ac <_vfiprintf_r+0x224>)
 8002914:	bb1b      	cbnz	r3, 800295e <_vfiprintf_r+0x1d6>
 8002916:	9b03      	ldr	r3, [sp, #12]
 8002918:	3307      	adds	r3, #7
 800291a:	f023 0307 	bic.w	r3, r3, #7
 800291e:	3308      	adds	r3, #8
 8002920:	9303      	str	r3, [sp, #12]
 8002922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002924:	443b      	add	r3, r7
 8002926:	9309      	str	r3, [sp, #36]	@ 0x24
 8002928:	e76a      	b.n	8002800 <_vfiprintf_r+0x78>
 800292a:	fb0c 3202 	mla	r2, ip, r2, r3
 800292e:	460c      	mov	r4, r1
 8002930:	2001      	movs	r0, #1
 8002932:	e7a8      	b.n	8002886 <_vfiprintf_r+0xfe>
 8002934:	2300      	movs	r3, #0
 8002936:	3401      	adds	r4, #1
 8002938:	9305      	str	r3, [sp, #20]
 800293a:	4619      	mov	r1, r3
 800293c:	f04f 0c0a 	mov.w	ip, #10
 8002940:	4620      	mov	r0, r4
 8002942:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002946:	3a30      	subs	r2, #48	@ 0x30
 8002948:	2a09      	cmp	r2, #9
 800294a:	d903      	bls.n	8002954 <_vfiprintf_r+0x1cc>
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0c6      	beq.n	80028de <_vfiprintf_r+0x156>
 8002950:	9105      	str	r1, [sp, #20]
 8002952:	e7c4      	b.n	80028de <_vfiprintf_r+0x156>
 8002954:	fb0c 2101 	mla	r1, ip, r1, r2
 8002958:	4604      	mov	r4, r0
 800295a:	2301      	movs	r3, #1
 800295c:	e7f0      	b.n	8002940 <_vfiprintf_r+0x1b8>
 800295e:	ab03      	add	r3, sp, #12
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	462a      	mov	r2, r5
 8002964:	4b12      	ldr	r3, [pc, #72]	@ (80029b0 <_vfiprintf_r+0x228>)
 8002966:	a904      	add	r1, sp, #16
 8002968:	4630      	mov	r0, r6
 800296a:	f3af 8000 	nop.w
 800296e:	4607      	mov	r7, r0
 8002970:	1c78      	adds	r0, r7, #1
 8002972:	d1d6      	bne.n	8002922 <_vfiprintf_r+0x19a>
 8002974:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002976:	07d9      	lsls	r1, r3, #31
 8002978:	d405      	bmi.n	8002986 <_vfiprintf_r+0x1fe>
 800297a:	89ab      	ldrh	r3, [r5, #12]
 800297c:	059a      	lsls	r2, r3, #22
 800297e:	d402      	bmi.n	8002986 <_vfiprintf_r+0x1fe>
 8002980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002982:	f7ff fddd 	bl	8002540 <__retarget_lock_release_recursive>
 8002986:	89ab      	ldrh	r3, [r5, #12]
 8002988:	065b      	lsls	r3, r3, #25
 800298a:	f53f af1f 	bmi.w	80027cc <_vfiprintf_r+0x44>
 800298e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002990:	e71e      	b.n	80027d0 <_vfiprintf_r+0x48>
 8002992:	ab03      	add	r3, sp, #12
 8002994:	9300      	str	r3, [sp, #0]
 8002996:	462a      	mov	r2, r5
 8002998:	4b05      	ldr	r3, [pc, #20]	@ (80029b0 <_vfiprintf_r+0x228>)
 800299a:	a904      	add	r1, sp, #16
 800299c:	4630      	mov	r0, r6
 800299e:	f000 f879 	bl	8002a94 <_printf_i>
 80029a2:	e7e4      	b.n	800296e <_vfiprintf_r+0x1e6>
 80029a4:	08002fbc 	.word	0x08002fbc
 80029a8:	08002fc6 	.word	0x08002fc6
 80029ac:	00000000 	.word	0x00000000
 80029b0:	08002763 	.word	0x08002763
 80029b4:	08002fc2 	.word	0x08002fc2

080029b8 <_printf_common>:
 80029b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029bc:	4616      	mov	r6, r2
 80029be:	4698      	mov	r8, r3
 80029c0:	688a      	ldr	r2, [r1, #8]
 80029c2:	690b      	ldr	r3, [r1, #16]
 80029c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80029c8:	4293      	cmp	r3, r2
 80029ca:	bfb8      	it	lt
 80029cc:	4613      	movlt	r3, r2
 80029ce:	6033      	str	r3, [r6, #0]
 80029d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80029d4:	4607      	mov	r7, r0
 80029d6:	460c      	mov	r4, r1
 80029d8:	b10a      	cbz	r2, 80029de <_printf_common+0x26>
 80029da:	3301      	adds	r3, #1
 80029dc:	6033      	str	r3, [r6, #0]
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	0699      	lsls	r1, r3, #26
 80029e2:	bf42      	ittt	mi
 80029e4:	6833      	ldrmi	r3, [r6, #0]
 80029e6:	3302      	addmi	r3, #2
 80029e8:	6033      	strmi	r3, [r6, #0]
 80029ea:	6825      	ldr	r5, [r4, #0]
 80029ec:	f015 0506 	ands.w	r5, r5, #6
 80029f0:	d106      	bne.n	8002a00 <_printf_common+0x48>
 80029f2:	f104 0a19 	add.w	sl, r4, #25
 80029f6:	68e3      	ldr	r3, [r4, #12]
 80029f8:	6832      	ldr	r2, [r6, #0]
 80029fa:	1a9b      	subs	r3, r3, r2
 80029fc:	42ab      	cmp	r3, r5
 80029fe:	dc26      	bgt.n	8002a4e <_printf_common+0x96>
 8002a00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002a04:	6822      	ldr	r2, [r4, #0]
 8002a06:	3b00      	subs	r3, #0
 8002a08:	bf18      	it	ne
 8002a0a:	2301      	movne	r3, #1
 8002a0c:	0692      	lsls	r2, r2, #26
 8002a0e:	d42b      	bmi.n	8002a68 <_printf_common+0xb0>
 8002a10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002a14:	4641      	mov	r1, r8
 8002a16:	4638      	mov	r0, r7
 8002a18:	47c8      	blx	r9
 8002a1a:	3001      	adds	r0, #1
 8002a1c:	d01e      	beq.n	8002a5c <_printf_common+0xa4>
 8002a1e:	6823      	ldr	r3, [r4, #0]
 8002a20:	6922      	ldr	r2, [r4, #16]
 8002a22:	f003 0306 	and.w	r3, r3, #6
 8002a26:	2b04      	cmp	r3, #4
 8002a28:	bf02      	ittt	eq
 8002a2a:	68e5      	ldreq	r5, [r4, #12]
 8002a2c:	6833      	ldreq	r3, [r6, #0]
 8002a2e:	1aed      	subeq	r5, r5, r3
 8002a30:	68a3      	ldr	r3, [r4, #8]
 8002a32:	bf0c      	ite	eq
 8002a34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a38:	2500      	movne	r5, #0
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	bfc4      	itt	gt
 8002a3e:	1a9b      	subgt	r3, r3, r2
 8002a40:	18ed      	addgt	r5, r5, r3
 8002a42:	2600      	movs	r6, #0
 8002a44:	341a      	adds	r4, #26
 8002a46:	42b5      	cmp	r5, r6
 8002a48:	d11a      	bne.n	8002a80 <_printf_common+0xc8>
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	e008      	b.n	8002a60 <_printf_common+0xa8>
 8002a4e:	2301      	movs	r3, #1
 8002a50:	4652      	mov	r2, sl
 8002a52:	4641      	mov	r1, r8
 8002a54:	4638      	mov	r0, r7
 8002a56:	47c8      	blx	r9
 8002a58:	3001      	adds	r0, #1
 8002a5a:	d103      	bne.n	8002a64 <_printf_common+0xac>
 8002a5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a64:	3501      	adds	r5, #1
 8002a66:	e7c6      	b.n	80029f6 <_printf_common+0x3e>
 8002a68:	18e1      	adds	r1, r4, r3
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	2030      	movs	r0, #48	@ 0x30
 8002a6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002a72:	4422      	add	r2, r4
 8002a74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002a78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002a7c:	3302      	adds	r3, #2
 8002a7e:	e7c7      	b.n	8002a10 <_printf_common+0x58>
 8002a80:	2301      	movs	r3, #1
 8002a82:	4622      	mov	r2, r4
 8002a84:	4641      	mov	r1, r8
 8002a86:	4638      	mov	r0, r7
 8002a88:	47c8      	blx	r9
 8002a8a:	3001      	adds	r0, #1
 8002a8c:	d0e6      	beq.n	8002a5c <_printf_common+0xa4>
 8002a8e:	3601      	adds	r6, #1
 8002a90:	e7d9      	b.n	8002a46 <_printf_common+0x8e>
	...

08002a94 <_printf_i>:
 8002a94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a98:	7e0f      	ldrb	r7, [r1, #24]
 8002a9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002a9c:	2f78      	cmp	r7, #120	@ 0x78
 8002a9e:	4691      	mov	r9, r2
 8002aa0:	4680      	mov	r8, r0
 8002aa2:	460c      	mov	r4, r1
 8002aa4:	469a      	mov	sl, r3
 8002aa6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002aaa:	d807      	bhi.n	8002abc <_printf_i+0x28>
 8002aac:	2f62      	cmp	r7, #98	@ 0x62
 8002aae:	d80a      	bhi.n	8002ac6 <_printf_i+0x32>
 8002ab0:	2f00      	cmp	r7, #0
 8002ab2:	f000 80d2 	beq.w	8002c5a <_printf_i+0x1c6>
 8002ab6:	2f58      	cmp	r7, #88	@ 0x58
 8002ab8:	f000 80b9 	beq.w	8002c2e <_printf_i+0x19a>
 8002abc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ac0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002ac4:	e03a      	b.n	8002b3c <_printf_i+0xa8>
 8002ac6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002aca:	2b15      	cmp	r3, #21
 8002acc:	d8f6      	bhi.n	8002abc <_printf_i+0x28>
 8002ace:	a101      	add	r1, pc, #4	@ (adr r1, 8002ad4 <_printf_i+0x40>)
 8002ad0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ad4:	08002b2d 	.word	0x08002b2d
 8002ad8:	08002b41 	.word	0x08002b41
 8002adc:	08002abd 	.word	0x08002abd
 8002ae0:	08002abd 	.word	0x08002abd
 8002ae4:	08002abd 	.word	0x08002abd
 8002ae8:	08002abd 	.word	0x08002abd
 8002aec:	08002b41 	.word	0x08002b41
 8002af0:	08002abd 	.word	0x08002abd
 8002af4:	08002abd 	.word	0x08002abd
 8002af8:	08002abd 	.word	0x08002abd
 8002afc:	08002abd 	.word	0x08002abd
 8002b00:	08002c41 	.word	0x08002c41
 8002b04:	08002b6b 	.word	0x08002b6b
 8002b08:	08002bfb 	.word	0x08002bfb
 8002b0c:	08002abd 	.word	0x08002abd
 8002b10:	08002abd 	.word	0x08002abd
 8002b14:	08002c63 	.word	0x08002c63
 8002b18:	08002abd 	.word	0x08002abd
 8002b1c:	08002b6b 	.word	0x08002b6b
 8002b20:	08002abd 	.word	0x08002abd
 8002b24:	08002abd 	.word	0x08002abd
 8002b28:	08002c03 	.word	0x08002c03
 8002b2c:	6833      	ldr	r3, [r6, #0]
 8002b2e:	1d1a      	adds	r2, r3, #4
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6032      	str	r2, [r6, #0]
 8002b34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002b38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e09d      	b.n	8002c7c <_printf_i+0x1e8>
 8002b40:	6833      	ldr	r3, [r6, #0]
 8002b42:	6820      	ldr	r0, [r4, #0]
 8002b44:	1d19      	adds	r1, r3, #4
 8002b46:	6031      	str	r1, [r6, #0]
 8002b48:	0606      	lsls	r6, r0, #24
 8002b4a:	d501      	bpl.n	8002b50 <_printf_i+0xbc>
 8002b4c:	681d      	ldr	r5, [r3, #0]
 8002b4e:	e003      	b.n	8002b58 <_printf_i+0xc4>
 8002b50:	0645      	lsls	r5, r0, #25
 8002b52:	d5fb      	bpl.n	8002b4c <_printf_i+0xb8>
 8002b54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002b58:	2d00      	cmp	r5, #0
 8002b5a:	da03      	bge.n	8002b64 <_printf_i+0xd0>
 8002b5c:	232d      	movs	r3, #45	@ 0x2d
 8002b5e:	426d      	negs	r5, r5
 8002b60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002b64:	4859      	ldr	r0, [pc, #356]	@ (8002ccc <_printf_i+0x238>)
 8002b66:	230a      	movs	r3, #10
 8002b68:	e011      	b.n	8002b8e <_printf_i+0xfa>
 8002b6a:	6821      	ldr	r1, [r4, #0]
 8002b6c:	6833      	ldr	r3, [r6, #0]
 8002b6e:	0608      	lsls	r0, r1, #24
 8002b70:	f853 5b04 	ldr.w	r5, [r3], #4
 8002b74:	d402      	bmi.n	8002b7c <_printf_i+0xe8>
 8002b76:	0649      	lsls	r1, r1, #25
 8002b78:	bf48      	it	mi
 8002b7a:	b2ad      	uxthmi	r5, r5
 8002b7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002b7e:	4853      	ldr	r0, [pc, #332]	@ (8002ccc <_printf_i+0x238>)
 8002b80:	6033      	str	r3, [r6, #0]
 8002b82:	bf14      	ite	ne
 8002b84:	230a      	movne	r3, #10
 8002b86:	2308      	moveq	r3, #8
 8002b88:	2100      	movs	r1, #0
 8002b8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002b8e:	6866      	ldr	r6, [r4, #4]
 8002b90:	60a6      	str	r6, [r4, #8]
 8002b92:	2e00      	cmp	r6, #0
 8002b94:	bfa2      	ittt	ge
 8002b96:	6821      	ldrge	r1, [r4, #0]
 8002b98:	f021 0104 	bicge.w	r1, r1, #4
 8002b9c:	6021      	strge	r1, [r4, #0]
 8002b9e:	b90d      	cbnz	r5, 8002ba4 <_printf_i+0x110>
 8002ba0:	2e00      	cmp	r6, #0
 8002ba2:	d04b      	beq.n	8002c3c <_printf_i+0x1a8>
 8002ba4:	4616      	mov	r6, r2
 8002ba6:	fbb5 f1f3 	udiv	r1, r5, r3
 8002baa:	fb03 5711 	mls	r7, r3, r1, r5
 8002bae:	5dc7      	ldrb	r7, [r0, r7]
 8002bb0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002bb4:	462f      	mov	r7, r5
 8002bb6:	42bb      	cmp	r3, r7
 8002bb8:	460d      	mov	r5, r1
 8002bba:	d9f4      	bls.n	8002ba6 <_printf_i+0x112>
 8002bbc:	2b08      	cmp	r3, #8
 8002bbe:	d10b      	bne.n	8002bd8 <_printf_i+0x144>
 8002bc0:	6823      	ldr	r3, [r4, #0]
 8002bc2:	07df      	lsls	r7, r3, #31
 8002bc4:	d508      	bpl.n	8002bd8 <_printf_i+0x144>
 8002bc6:	6923      	ldr	r3, [r4, #16]
 8002bc8:	6861      	ldr	r1, [r4, #4]
 8002bca:	4299      	cmp	r1, r3
 8002bcc:	bfde      	ittt	le
 8002bce:	2330      	movle	r3, #48	@ 0x30
 8002bd0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002bd4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002bd8:	1b92      	subs	r2, r2, r6
 8002bda:	6122      	str	r2, [r4, #16]
 8002bdc:	f8cd a000 	str.w	sl, [sp]
 8002be0:	464b      	mov	r3, r9
 8002be2:	aa03      	add	r2, sp, #12
 8002be4:	4621      	mov	r1, r4
 8002be6:	4640      	mov	r0, r8
 8002be8:	f7ff fee6 	bl	80029b8 <_printf_common>
 8002bec:	3001      	adds	r0, #1
 8002bee:	d14a      	bne.n	8002c86 <_printf_i+0x1f2>
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bf4:	b004      	add	sp, #16
 8002bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bfa:	6823      	ldr	r3, [r4, #0]
 8002bfc:	f043 0320 	orr.w	r3, r3, #32
 8002c00:	6023      	str	r3, [r4, #0]
 8002c02:	4833      	ldr	r0, [pc, #204]	@ (8002cd0 <_printf_i+0x23c>)
 8002c04:	2778      	movs	r7, #120	@ 0x78
 8002c06:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	6831      	ldr	r1, [r6, #0]
 8002c0e:	061f      	lsls	r7, r3, #24
 8002c10:	f851 5b04 	ldr.w	r5, [r1], #4
 8002c14:	d402      	bmi.n	8002c1c <_printf_i+0x188>
 8002c16:	065f      	lsls	r7, r3, #25
 8002c18:	bf48      	it	mi
 8002c1a:	b2ad      	uxthmi	r5, r5
 8002c1c:	6031      	str	r1, [r6, #0]
 8002c1e:	07d9      	lsls	r1, r3, #31
 8002c20:	bf44      	itt	mi
 8002c22:	f043 0320 	orrmi.w	r3, r3, #32
 8002c26:	6023      	strmi	r3, [r4, #0]
 8002c28:	b11d      	cbz	r5, 8002c32 <_printf_i+0x19e>
 8002c2a:	2310      	movs	r3, #16
 8002c2c:	e7ac      	b.n	8002b88 <_printf_i+0xf4>
 8002c2e:	4827      	ldr	r0, [pc, #156]	@ (8002ccc <_printf_i+0x238>)
 8002c30:	e7e9      	b.n	8002c06 <_printf_i+0x172>
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	f023 0320 	bic.w	r3, r3, #32
 8002c38:	6023      	str	r3, [r4, #0]
 8002c3a:	e7f6      	b.n	8002c2a <_printf_i+0x196>
 8002c3c:	4616      	mov	r6, r2
 8002c3e:	e7bd      	b.n	8002bbc <_printf_i+0x128>
 8002c40:	6833      	ldr	r3, [r6, #0]
 8002c42:	6825      	ldr	r5, [r4, #0]
 8002c44:	6961      	ldr	r1, [r4, #20]
 8002c46:	1d18      	adds	r0, r3, #4
 8002c48:	6030      	str	r0, [r6, #0]
 8002c4a:	062e      	lsls	r6, r5, #24
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	d501      	bpl.n	8002c54 <_printf_i+0x1c0>
 8002c50:	6019      	str	r1, [r3, #0]
 8002c52:	e002      	b.n	8002c5a <_printf_i+0x1c6>
 8002c54:	0668      	lsls	r0, r5, #25
 8002c56:	d5fb      	bpl.n	8002c50 <_printf_i+0x1bc>
 8002c58:	8019      	strh	r1, [r3, #0]
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	6123      	str	r3, [r4, #16]
 8002c5e:	4616      	mov	r6, r2
 8002c60:	e7bc      	b.n	8002bdc <_printf_i+0x148>
 8002c62:	6833      	ldr	r3, [r6, #0]
 8002c64:	1d1a      	adds	r2, r3, #4
 8002c66:	6032      	str	r2, [r6, #0]
 8002c68:	681e      	ldr	r6, [r3, #0]
 8002c6a:	6862      	ldr	r2, [r4, #4]
 8002c6c:	2100      	movs	r1, #0
 8002c6e:	4630      	mov	r0, r6
 8002c70:	f7fd face 	bl	8000210 <memchr>
 8002c74:	b108      	cbz	r0, 8002c7a <_printf_i+0x1e6>
 8002c76:	1b80      	subs	r0, r0, r6
 8002c78:	6060      	str	r0, [r4, #4]
 8002c7a:	6863      	ldr	r3, [r4, #4]
 8002c7c:	6123      	str	r3, [r4, #16]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002c84:	e7aa      	b.n	8002bdc <_printf_i+0x148>
 8002c86:	6923      	ldr	r3, [r4, #16]
 8002c88:	4632      	mov	r2, r6
 8002c8a:	4649      	mov	r1, r9
 8002c8c:	4640      	mov	r0, r8
 8002c8e:	47d0      	blx	sl
 8002c90:	3001      	adds	r0, #1
 8002c92:	d0ad      	beq.n	8002bf0 <_printf_i+0x15c>
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	079b      	lsls	r3, r3, #30
 8002c98:	d413      	bmi.n	8002cc2 <_printf_i+0x22e>
 8002c9a:	68e0      	ldr	r0, [r4, #12]
 8002c9c:	9b03      	ldr	r3, [sp, #12]
 8002c9e:	4298      	cmp	r0, r3
 8002ca0:	bfb8      	it	lt
 8002ca2:	4618      	movlt	r0, r3
 8002ca4:	e7a6      	b.n	8002bf4 <_printf_i+0x160>
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	4632      	mov	r2, r6
 8002caa:	4649      	mov	r1, r9
 8002cac:	4640      	mov	r0, r8
 8002cae:	47d0      	blx	sl
 8002cb0:	3001      	adds	r0, #1
 8002cb2:	d09d      	beq.n	8002bf0 <_printf_i+0x15c>
 8002cb4:	3501      	adds	r5, #1
 8002cb6:	68e3      	ldr	r3, [r4, #12]
 8002cb8:	9903      	ldr	r1, [sp, #12]
 8002cba:	1a5b      	subs	r3, r3, r1
 8002cbc:	42ab      	cmp	r3, r5
 8002cbe:	dcf2      	bgt.n	8002ca6 <_printf_i+0x212>
 8002cc0:	e7eb      	b.n	8002c9a <_printf_i+0x206>
 8002cc2:	2500      	movs	r5, #0
 8002cc4:	f104 0619 	add.w	r6, r4, #25
 8002cc8:	e7f5      	b.n	8002cb6 <_printf_i+0x222>
 8002cca:	bf00      	nop
 8002ccc:	08002fcd 	.word	0x08002fcd
 8002cd0:	08002fde 	.word	0x08002fde

08002cd4 <__sflush_r>:
 8002cd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cdc:	0716      	lsls	r6, r2, #28
 8002cde:	4605      	mov	r5, r0
 8002ce0:	460c      	mov	r4, r1
 8002ce2:	d454      	bmi.n	8002d8e <__sflush_r+0xba>
 8002ce4:	684b      	ldr	r3, [r1, #4]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	dc02      	bgt.n	8002cf0 <__sflush_r+0x1c>
 8002cea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	dd48      	ble.n	8002d82 <__sflush_r+0xae>
 8002cf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002cf2:	2e00      	cmp	r6, #0
 8002cf4:	d045      	beq.n	8002d82 <__sflush_r+0xae>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002cfc:	682f      	ldr	r7, [r5, #0]
 8002cfe:	6a21      	ldr	r1, [r4, #32]
 8002d00:	602b      	str	r3, [r5, #0]
 8002d02:	d030      	beq.n	8002d66 <__sflush_r+0x92>
 8002d04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002d06:	89a3      	ldrh	r3, [r4, #12]
 8002d08:	0759      	lsls	r1, r3, #29
 8002d0a:	d505      	bpl.n	8002d18 <__sflush_r+0x44>
 8002d0c:	6863      	ldr	r3, [r4, #4]
 8002d0e:	1ad2      	subs	r2, r2, r3
 8002d10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002d12:	b10b      	cbz	r3, 8002d18 <__sflush_r+0x44>
 8002d14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002d16:	1ad2      	subs	r2, r2, r3
 8002d18:	2300      	movs	r3, #0
 8002d1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002d1c:	6a21      	ldr	r1, [r4, #32]
 8002d1e:	4628      	mov	r0, r5
 8002d20:	47b0      	blx	r6
 8002d22:	1c43      	adds	r3, r0, #1
 8002d24:	89a3      	ldrh	r3, [r4, #12]
 8002d26:	d106      	bne.n	8002d36 <__sflush_r+0x62>
 8002d28:	6829      	ldr	r1, [r5, #0]
 8002d2a:	291d      	cmp	r1, #29
 8002d2c:	d82b      	bhi.n	8002d86 <__sflush_r+0xb2>
 8002d2e:	4a2a      	ldr	r2, [pc, #168]	@ (8002dd8 <__sflush_r+0x104>)
 8002d30:	410a      	asrs	r2, r1
 8002d32:	07d6      	lsls	r6, r2, #31
 8002d34:	d427      	bmi.n	8002d86 <__sflush_r+0xb2>
 8002d36:	2200      	movs	r2, #0
 8002d38:	6062      	str	r2, [r4, #4]
 8002d3a:	04d9      	lsls	r1, r3, #19
 8002d3c:	6922      	ldr	r2, [r4, #16]
 8002d3e:	6022      	str	r2, [r4, #0]
 8002d40:	d504      	bpl.n	8002d4c <__sflush_r+0x78>
 8002d42:	1c42      	adds	r2, r0, #1
 8002d44:	d101      	bne.n	8002d4a <__sflush_r+0x76>
 8002d46:	682b      	ldr	r3, [r5, #0]
 8002d48:	b903      	cbnz	r3, 8002d4c <__sflush_r+0x78>
 8002d4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8002d4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d4e:	602f      	str	r7, [r5, #0]
 8002d50:	b1b9      	cbz	r1, 8002d82 <__sflush_r+0xae>
 8002d52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002d56:	4299      	cmp	r1, r3
 8002d58:	d002      	beq.n	8002d60 <__sflush_r+0x8c>
 8002d5a:	4628      	mov	r0, r5
 8002d5c:	f7ff fbf2 	bl	8002544 <_free_r>
 8002d60:	2300      	movs	r3, #0
 8002d62:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d64:	e00d      	b.n	8002d82 <__sflush_r+0xae>
 8002d66:	2301      	movs	r3, #1
 8002d68:	4628      	mov	r0, r5
 8002d6a:	47b0      	blx	r6
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	1c50      	adds	r0, r2, #1
 8002d70:	d1c9      	bne.n	8002d06 <__sflush_r+0x32>
 8002d72:	682b      	ldr	r3, [r5, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0c6      	beq.n	8002d06 <__sflush_r+0x32>
 8002d78:	2b1d      	cmp	r3, #29
 8002d7a:	d001      	beq.n	8002d80 <__sflush_r+0xac>
 8002d7c:	2b16      	cmp	r3, #22
 8002d7e:	d11e      	bne.n	8002dbe <__sflush_r+0xea>
 8002d80:	602f      	str	r7, [r5, #0]
 8002d82:	2000      	movs	r0, #0
 8002d84:	e022      	b.n	8002dcc <__sflush_r+0xf8>
 8002d86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d8a:	b21b      	sxth	r3, r3
 8002d8c:	e01b      	b.n	8002dc6 <__sflush_r+0xf2>
 8002d8e:	690f      	ldr	r7, [r1, #16]
 8002d90:	2f00      	cmp	r7, #0
 8002d92:	d0f6      	beq.n	8002d82 <__sflush_r+0xae>
 8002d94:	0793      	lsls	r3, r2, #30
 8002d96:	680e      	ldr	r6, [r1, #0]
 8002d98:	bf08      	it	eq
 8002d9a:	694b      	ldreq	r3, [r1, #20]
 8002d9c:	600f      	str	r7, [r1, #0]
 8002d9e:	bf18      	it	ne
 8002da0:	2300      	movne	r3, #0
 8002da2:	eba6 0807 	sub.w	r8, r6, r7
 8002da6:	608b      	str	r3, [r1, #8]
 8002da8:	f1b8 0f00 	cmp.w	r8, #0
 8002dac:	dde9      	ble.n	8002d82 <__sflush_r+0xae>
 8002dae:	6a21      	ldr	r1, [r4, #32]
 8002db0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002db2:	4643      	mov	r3, r8
 8002db4:	463a      	mov	r2, r7
 8002db6:	4628      	mov	r0, r5
 8002db8:	47b0      	blx	r6
 8002dba:	2800      	cmp	r0, #0
 8002dbc:	dc08      	bgt.n	8002dd0 <__sflush_r+0xfc>
 8002dbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002dc6:	81a3      	strh	r3, [r4, #12]
 8002dc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002dd0:	4407      	add	r7, r0
 8002dd2:	eba8 0800 	sub.w	r8, r8, r0
 8002dd6:	e7e7      	b.n	8002da8 <__sflush_r+0xd4>
 8002dd8:	dfbffffe 	.word	0xdfbffffe

08002ddc <_fflush_r>:
 8002ddc:	b538      	push	{r3, r4, r5, lr}
 8002dde:	690b      	ldr	r3, [r1, #16]
 8002de0:	4605      	mov	r5, r0
 8002de2:	460c      	mov	r4, r1
 8002de4:	b913      	cbnz	r3, 8002dec <_fflush_r+0x10>
 8002de6:	2500      	movs	r5, #0
 8002de8:	4628      	mov	r0, r5
 8002dea:	bd38      	pop	{r3, r4, r5, pc}
 8002dec:	b118      	cbz	r0, 8002df6 <_fflush_r+0x1a>
 8002dee:	6a03      	ldr	r3, [r0, #32]
 8002df0:	b90b      	cbnz	r3, 8002df6 <_fflush_r+0x1a>
 8002df2:	f7ff f9ad 	bl	8002150 <__sinit>
 8002df6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0f3      	beq.n	8002de6 <_fflush_r+0xa>
 8002dfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002e00:	07d0      	lsls	r0, r2, #31
 8002e02:	d404      	bmi.n	8002e0e <_fflush_r+0x32>
 8002e04:	0599      	lsls	r1, r3, #22
 8002e06:	d402      	bmi.n	8002e0e <_fflush_r+0x32>
 8002e08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e0a:	f7ff fb98 	bl	800253e <__retarget_lock_acquire_recursive>
 8002e0e:	4628      	mov	r0, r5
 8002e10:	4621      	mov	r1, r4
 8002e12:	f7ff ff5f 	bl	8002cd4 <__sflush_r>
 8002e16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002e18:	07da      	lsls	r2, r3, #31
 8002e1a:	4605      	mov	r5, r0
 8002e1c:	d4e4      	bmi.n	8002de8 <_fflush_r+0xc>
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	059b      	lsls	r3, r3, #22
 8002e22:	d4e1      	bmi.n	8002de8 <_fflush_r+0xc>
 8002e24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002e26:	f7ff fb8b 	bl	8002540 <__retarget_lock_release_recursive>
 8002e2a:	e7dd      	b.n	8002de8 <_fflush_r+0xc>

08002e2c <__swhatbuf_r>:
 8002e2c:	b570      	push	{r4, r5, r6, lr}
 8002e2e:	460c      	mov	r4, r1
 8002e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e34:	2900      	cmp	r1, #0
 8002e36:	b096      	sub	sp, #88	@ 0x58
 8002e38:	4615      	mov	r5, r2
 8002e3a:	461e      	mov	r6, r3
 8002e3c:	da0d      	bge.n	8002e5a <__swhatbuf_r+0x2e>
 8002e3e:	89a3      	ldrh	r3, [r4, #12]
 8002e40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002e44:	f04f 0100 	mov.w	r1, #0
 8002e48:	bf14      	ite	ne
 8002e4a:	2340      	movne	r3, #64	@ 0x40
 8002e4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002e50:	2000      	movs	r0, #0
 8002e52:	6031      	str	r1, [r6, #0]
 8002e54:	602b      	str	r3, [r5, #0]
 8002e56:	b016      	add	sp, #88	@ 0x58
 8002e58:	bd70      	pop	{r4, r5, r6, pc}
 8002e5a:	466a      	mov	r2, sp
 8002e5c:	f000 f848 	bl	8002ef0 <_fstat_r>
 8002e60:	2800      	cmp	r0, #0
 8002e62:	dbec      	blt.n	8002e3e <__swhatbuf_r+0x12>
 8002e64:	9901      	ldr	r1, [sp, #4]
 8002e66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002e6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002e6e:	4259      	negs	r1, r3
 8002e70:	4159      	adcs	r1, r3
 8002e72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e76:	e7eb      	b.n	8002e50 <__swhatbuf_r+0x24>

08002e78 <__smakebuf_r>:
 8002e78:	898b      	ldrh	r3, [r1, #12]
 8002e7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e7c:	079d      	lsls	r5, r3, #30
 8002e7e:	4606      	mov	r6, r0
 8002e80:	460c      	mov	r4, r1
 8002e82:	d507      	bpl.n	8002e94 <__smakebuf_r+0x1c>
 8002e84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002e88:	6023      	str	r3, [r4, #0]
 8002e8a:	6123      	str	r3, [r4, #16]
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	6163      	str	r3, [r4, #20]
 8002e90:	b003      	add	sp, #12
 8002e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e94:	ab01      	add	r3, sp, #4
 8002e96:	466a      	mov	r2, sp
 8002e98:	f7ff ffc8 	bl	8002e2c <__swhatbuf_r>
 8002e9c:	9f00      	ldr	r7, [sp, #0]
 8002e9e:	4605      	mov	r5, r0
 8002ea0:	4639      	mov	r1, r7
 8002ea2:	4630      	mov	r0, r6
 8002ea4:	f7ff fbba 	bl	800261c <_malloc_r>
 8002ea8:	b948      	cbnz	r0, 8002ebe <__smakebuf_r+0x46>
 8002eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eae:	059a      	lsls	r2, r3, #22
 8002eb0:	d4ee      	bmi.n	8002e90 <__smakebuf_r+0x18>
 8002eb2:	f023 0303 	bic.w	r3, r3, #3
 8002eb6:	f043 0302 	orr.w	r3, r3, #2
 8002eba:	81a3      	strh	r3, [r4, #12]
 8002ebc:	e7e2      	b.n	8002e84 <__smakebuf_r+0xc>
 8002ebe:	89a3      	ldrh	r3, [r4, #12]
 8002ec0:	6020      	str	r0, [r4, #0]
 8002ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec6:	81a3      	strh	r3, [r4, #12]
 8002ec8:	9b01      	ldr	r3, [sp, #4]
 8002eca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002ece:	b15b      	cbz	r3, 8002ee8 <__smakebuf_r+0x70>
 8002ed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ed4:	4630      	mov	r0, r6
 8002ed6:	f000 f81d 	bl	8002f14 <_isatty_r>
 8002eda:	b128      	cbz	r0, 8002ee8 <__smakebuf_r+0x70>
 8002edc:	89a3      	ldrh	r3, [r4, #12]
 8002ede:	f023 0303 	bic.w	r3, r3, #3
 8002ee2:	f043 0301 	orr.w	r3, r3, #1
 8002ee6:	81a3      	strh	r3, [r4, #12]
 8002ee8:	89a3      	ldrh	r3, [r4, #12]
 8002eea:	431d      	orrs	r5, r3
 8002eec:	81a5      	strh	r5, [r4, #12]
 8002eee:	e7cf      	b.n	8002e90 <__smakebuf_r+0x18>

08002ef0 <_fstat_r>:
 8002ef0:	b538      	push	{r3, r4, r5, lr}
 8002ef2:	4d07      	ldr	r5, [pc, #28]	@ (8002f10 <_fstat_r+0x20>)
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	4604      	mov	r4, r0
 8002ef8:	4608      	mov	r0, r1
 8002efa:	4611      	mov	r1, r2
 8002efc:	602b      	str	r3, [r5, #0]
 8002efe:	f7fd fd6e 	bl	80009de <_fstat>
 8002f02:	1c43      	adds	r3, r0, #1
 8002f04:	d102      	bne.n	8002f0c <_fstat_r+0x1c>
 8002f06:	682b      	ldr	r3, [r5, #0]
 8002f08:	b103      	cbz	r3, 8002f0c <_fstat_r+0x1c>
 8002f0a:	6023      	str	r3, [r4, #0]
 8002f0c:	bd38      	pop	{r3, r4, r5, pc}
 8002f0e:	bf00      	nop
 8002f10:	20000258 	.word	0x20000258

08002f14 <_isatty_r>:
 8002f14:	b538      	push	{r3, r4, r5, lr}
 8002f16:	4d06      	ldr	r5, [pc, #24]	@ (8002f30 <_isatty_r+0x1c>)
 8002f18:	2300      	movs	r3, #0
 8002f1a:	4604      	mov	r4, r0
 8002f1c:	4608      	mov	r0, r1
 8002f1e:	602b      	str	r3, [r5, #0]
 8002f20:	f7fd fd62 	bl	80009e8 <_isatty>
 8002f24:	1c43      	adds	r3, r0, #1
 8002f26:	d102      	bne.n	8002f2e <_isatty_r+0x1a>
 8002f28:	682b      	ldr	r3, [r5, #0]
 8002f2a:	b103      	cbz	r3, 8002f2e <_isatty_r+0x1a>
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
 8002f30:	20000258 	.word	0x20000258

08002f34 <_sbrk_r>:
 8002f34:	b538      	push	{r3, r4, r5, lr}
 8002f36:	4d06      	ldr	r5, [pc, #24]	@ (8002f50 <_sbrk_r+0x1c>)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	4604      	mov	r4, r0
 8002f3c:	4608      	mov	r0, r1
 8002f3e:	602b      	str	r3, [r5, #0]
 8002f40:	f7fd fd56 	bl	80009f0 <_sbrk>
 8002f44:	1c43      	adds	r3, r0, #1
 8002f46:	d102      	bne.n	8002f4e <_sbrk_r+0x1a>
 8002f48:	682b      	ldr	r3, [r5, #0]
 8002f4a:	b103      	cbz	r3, 8002f4e <_sbrk_r+0x1a>
 8002f4c:	6023      	str	r3, [r4, #0]
 8002f4e:	bd38      	pop	{r3, r4, r5, pc}
 8002f50:	20000258 	.word	0x20000258

08002f54 <_init>:
 8002f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f56:	bf00      	nop
 8002f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f5a:	bc08      	pop	{r3}
 8002f5c:	469e      	mov	lr, r3
 8002f5e:	4770      	bx	lr

08002f60 <_fini>:
 8002f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f62:	bf00      	nop
 8002f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f66:	bc08      	pop	{r3}
 8002f68:	469e      	mov	lr, r3
 8002f6a:	4770      	bx	lr
