IP Upgrade report for spw_fifo_ulight
Tue Jan 23 17:31:59 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; IP Upgrade Summary                                                                  ;
+------------------------------+------------------------------------------------------+
; IP Components Upgrade Status ; Passed - Tue Jan 23 17:31:59 2018                    ;
; Quartus Prime Version        ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                ; spw_fifo_ulight                                      ;
; Top-level Entity Name        ; SPW_ULIGHT_FIFO                                      ;
; Family                       ; Cyclone V                                            ;
+------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                     ;
+-------------+----------------+---------+---------------------------------------+----------------------+---------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                  ; Generation File Path ; New Source File                       ; Message ;
+-------------+----------------+---------+---------------------------------------+----------------------+---------------------------------------+---------+
; ulight_fifo ; Qsys           ; 17.0    ; ulight_fifo/synthesis/ulight_fifo.qip ; ulight_fifo.qsys     ; ulight_fifo/synthesis/ulight_fifo.qip ;         ;
+-------------+----------------+---------+---------------------------------------+----------------------+---------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "ulight_fifo.qsys" to "ulight_fifo.BAK.qsys"
Info (11902): Backing up file "ulight_fifo/synthesis/ulight_fifo.v" to "ulight_fifo.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "ulight_fifo.qsys"
Info: 2018.01.23.17:28:24 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2018.01.23.17:28:24 Info: Finished upgrading the ip cores
Info: 2018.01.23.17:28:59 Info: Saving generation log to /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo
Info: 2018.01.23.17:28:59 Info: Starting: Create simulation model
Info: 2018.01.23.17:28:59 Info: Loading spw_fifo_ulight
Info: 2018.01.23.17:28:59 Info: Reading input file
Info: 2018.01.23.17:28:59 Info: Adding auto_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module auto_start
Info: 2018.01.23.17:28:59 Info: Adding clk_0 [clock_source 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module clk_0
Info: 2018.01.23.17:28:59 Info: Adding clock_sel [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module clock_sel
Info: 2018.01.23.17:28:59 Info: Adding counter_rx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module counter_rx_fifo
Info: 2018.01.23.17:28:59 Info: Adding counter_tx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module counter_tx_fifo
Info: 2018.01.23.17:28:59 Info: Adding data_flag_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module data_flag_rx
Info: 2018.01.23.17:28:59 Info: Adding data_info [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module data_info
Info: 2018.01.23.17:28:59 Info: Adding data_read_en_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module data_read_en_rx
Info: 2018.01.23.17:28:59 Info: Adding fifo_empty_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module fifo_empty_rx_status
Info: 2018.01.23.17:28:59 Info: Adding fifo_empty_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module fifo_empty_tx_status
Info: 2018.01.23.17:28:59 Info: Adding fifo_full_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module fifo_full_rx_status
Info: 2018.01.23.17:28:59 Info: Adding fifo_full_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module fifo_full_tx_status
Info: 2018.01.23.17:28:59 Info: Adding fsm_info [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module fsm_info
Info: 2018.01.23.17:28:59 Info: Adding hps_0 [altera_hps 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module hps_0
Info: 2018.01.23.17:28:59 Info: Adding led_pio_test [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module led_pio_test
Info: 2018.01.23.17:28:59 Info: Adding link_disable [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module link_disable
Info: 2018.01.23.17:28:59 Info: Adding link_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module link_start
Info: 2018.01.23.17:28:59 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module pll_0
Info: 2018.01.23.17:28:59 Info: Adding timecode_ready_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module timecode_ready_rx
Info: 2018.01.23.17:28:59 Info: Adding timecode_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module timecode_rx
Info: 2018.01.23.17:28:59 Info: Adding timecode_tx_data [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module timecode_tx_data
Info: 2018.01.23.17:28:59 Info: Adding timecode_tx_enable [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module timecode_tx_enable
Info: 2018.01.23.17:28:59 Info: Adding timecode_tx_ready [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module timecode_tx_ready
Info: 2018.01.23.17:28:59 Info: Adding write_data_fifo_tx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module write_data_fifo_tx
Info: 2018.01.23.17:28:59 Info: Adding write_en_tx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:28:59 Info: Parameterizing module write_en_tx
Info: 2018.01.23.17:28:59 Info: Building connections
Info: 2018.01.23.17:28:59 Info: Parameterizing connections
Info: 2018.01.23.17:28:59 Info: Validating
Info: 2018.01.23.17:29:08 Info: Done reading input file
Info: 2018.01.23.17:29:12 Info: ulight_fifo.counter_rx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:29:12 Info: ulight_fifo.counter_tx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:29:12 Info: ulight_fifo.data_flag_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.data_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.fifo_empty_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.fifo_empty_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.fifo_full_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.fifo_full_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2018.01.23.17:29:12 Info: ulight_fifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2018.01.23.17:29:12 Info: ulight_fifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Info: 2018.01.23.17:29:12 Info: ulight_fifo.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.01.23.17:29:12 Warning: ulight_fifo.pll_0: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2018.01.23.17:29:12 Warning: ulight_fifo.pll_0: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2018.01.23.17:29:12 Info: ulight_fifo.pll_0: Able to implement PLL with user settings
Warning: 2018.01.23.17:29:12 Warning: ulight_fifo.pll_0.refclk1: Signal refclk1 has unknown type refclk1
Info: 2018.01.23.17:29:12 Info: ulight_fifo.timecode_ready_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:29:12 Info: ulight_fifo.timecode_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:29:12 Info: ulight_fifo.timecode_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:29:16 Info: ulight_fifo: Generating ulight_fifo "ulight_fifo" for SIM_VERILOG
Warning: 2018.01.23.17:29:35 Warning: ulight_fifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: 2018.01.23.17:29:35 Warning: ulight_fifo: "No matching role found for pll_0:refclk1:refclk1 (refclk1)"
Info: 2018.01.23.17:29:39 Info: auto_start: Starting RTL generation for module 'ulight_fifo_auto_start'
Info: 2018.01.23.17:29:39 Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_auto_start --dir=/tmp/alt7554_7831099621877055177.dir/0002_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0002_auto_start_gen//ulight_fifo_auto_start_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0002_auto_start_gen
Info: 2018.01.23.17:29:40 Info: auto_start: Done RTL generation for module 'ulight_fifo_auto_start'
Info: 2018.01.23.17:29:40 Info: auto_start: "ulight_fifo" instantiated altera_avalon_pio "auto_start"
Info: 2018.01.23.17:29:40 Info: clock_sel: Starting RTL generation for module 'ulight_fifo_clock_sel'
Info: 2018.01.23.17:29:40 Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_clock_sel --dir=/tmp/alt7554_7831099621877055177.dir/0003_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0003_clock_sel_gen//ulight_fifo_clock_sel_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0003_clock_sel_gen
Info: 2018.01.23.17:29:40 Info: clock_sel: Done RTL generation for module 'ulight_fifo_clock_sel'
Info: 2018.01.23.17:29:40 Info: clock_sel: "ulight_fifo" instantiated altera_avalon_pio "clock_sel"
Info: 2018.01.23.17:29:40 Info: counter_rx_fifo: Starting RTL generation for module 'ulight_fifo_counter_rx_fifo'
Info: 2018.01.23.17:29:40 Info: counter_rx_fifo:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_counter_rx_fifo --dir=/tmp/alt7554_7831099621877055177.dir/0004_counter_rx_fifo_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0004_counter_rx_fifo_gen//ulight_fifo_counter_rx_fifo_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0004_counter_rx_fifo_gen
Info: 2018.01.23.17:29:41 Info: counter_rx_fifo: Done RTL generation for module 'ulight_fifo_counter_rx_fifo'
2018.01.23.17:29:41 Info: counter_rx_fifo: "ulight_fifo" instantiated altera_avalon_pio "counter_rx_fifo"
Info: 2018.01.23.17:29:41 Info: data_flag_rx: Starting RTL generation for module 'ulight_fifo_data_flag_rx'
Info: 2018.01.23.17:29:41 Info: data_flag_rx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_data_flag_rx --dir=/tmp/alt7554_7831099621877055177.dir/0005_data_flag_rx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0005_data_flag_rx_gen//ulight_fifo_data_flag_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0005_data_flag_rx_gen
Info: 2018.01.23.17:29:41 Info: data_flag_rx: Done RTL generation for module 'ulight_fifo_data_flag_rx'
2018.01.23.17:29:41 Info: data_flag_rx: "ulight_fifo" instantiated altera_avalon_pio "data_flag_rx"
Info: 2018.01.23.17:29:41 Info: data_info: Starting RTL generation for module 'ulight_fifo_data_info'
Info: 2018.01.23.17:29:41 Info: data_info:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_data_info --dir=/tmp/alt7554_7831099621877055177.dir/0006_data_info_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0006_data_info_gen//ulight_fifo_data_info_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0006_data_info_gen
Info: 2018.01.23.17:29:41 Info: data_info: Done RTL generation for module 'ulight_fifo_data_info'
Info: 2018.01.23.17:29:41 Info: data_info: "ulight_fifo" instantiated altera_avalon_pio "data_info"
Info: 2018.01.23.17:29:41 Info: fifo_empty_rx_status: Starting RTL generation for module 'ulight_fifo_fifo_empty_rx_status'
Info: 2018.01.23.17:29:41 Info: fifo_empty_rx_status:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_fifo_empty_rx_status --dir=/tmp/alt7554_7831099621877055177.dir/0007_fifo_empty_rx_status_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0007_fifo_empty_rx_status_gen//ulight_fifo_fifo_empty_rx_status_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0007_fifo_empty_rx_status_gen
Info: 2018.01.23.17:29:41 Info: fifo_empty_rx_status: Done RTL generation for module 'ulight_fifo_fifo_empty_rx_status'
Info: 2018.01.23.17:29:41 Info: fifo_empty_rx_status: "ulight_fifo" instantiated altera_avalon_pio "fifo_empty_rx_status"
Info: 2018.01.23.17:29:41 Info: hps_0: "Running  for module: hps_0"
Info: 2018.01.23.17:29:42 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2018.01.23.17:29:43 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2018.01.23.17:29:43 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2018.01.23.17:29:43 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2018.01.23.17:29:43 Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2018.01.23.17:29:44 Info: hps_0: "ulight_fifo" instantiated altera_hps "hps_0"
Info: 2018.01.23.17:29:44 Info: led_pio_test: Starting RTL generation for module 'ulight_fifo_led_pio_test'
2018.01.23.17:29:44 Info: led_pio_test:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_led_pio_test --dir=/tmp/alt7554_7831099621877055177.dir/0008_led_pio_test_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0008_led_pio_test_gen//ulight_fifo_led_pio_test_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0008_led_pio_test_gen
Info: 2018.01.23.17:29:44 Info: led_pio_test: Done RTL generation for module 'ulight_fifo_led_pio_test'
2018.01.23.17:29:44 Info: led_pio_test: "ulight_fifo" instantiated altera_avalon_pio "led_pio_test"
Info: 2018.01.23.17:29:44 Info: pll_0: Generating simgen model
Info: 2018.01.23.17:30:12 Info: pll_0: Simgen was successful
Info: 2018.01.23.17:30:12 Info: pll_0: "ulight_fifo" instantiated altera_pll "pll_0"
Info: 2018.01.23.17:30:12 Info: timecode_rx: Starting RTL generation for module 'ulight_fifo_timecode_rx'
Info: 2018.01.23.17:30:12 Info: timecode_rx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_timecode_rx --dir=/tmp/alt7554_7831099621877055177.dir/0010_timecode_rx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0010_timecode_rx_gen//ulight_fifo_timecode_rx_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0010_timecode_rx_gen
Info: 2018.01.23.17:30:13 Info: timecode_rx: Done RTL generation for module 'ulight_fifo_timecode_rx'
Info: 2018.01.23.17:30:13 Info: timecode_rx: "ulight_fifo" instantiated altera_avalon_pio "timecode_rx"
Info: 2018.01.23.17:30:13 Info: timecode_tx_data: Starting RTL generation for module 'ulight_fifo_timecode_tx_data'
Info: 2018.01.23.17:30:13 Info: timecode_tx_data:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_timecode_tx_data --dir=/tmp/alt7554_7831099621877055177.dir/0011_timecode_tx_data_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0011_timecode_tx_data_gen//ulight_fifo_timecode_tx_data_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0011_timecode_tx_data_gen
Info: 2018.01.23.17:30:13 Info: timecode_tx_data: Done RTL generation for module 'ulight_fifo_timecode_tx_data'
Info: 2018.01.23.17:30:13 Info: timecode_tx_data: "ulight_fifo" instantiated altera_avalon_pio "timecode_tx_data"
Info: 2018.01.23.17:30:13 Info: write_data_fifo_tx: Starting RTL generation for module 'ulight_fifo_write_data_fifo_tx'
Info: 2018.01.23.17:30:13 Info: write_data_fifo_tx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_write_data_fifo_tx --dir=/tmp/alt7554_7831099621877055177.dir/0012_write_data_fifo_tx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0012_write_data_fifo_tx_gen//ulight_fifo_write_data_fifo_tx_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7554_7831099621877055177.dir/0012_write_data_fifo_tx_gen
Info: 2018.01.23.17:30:13 Info: write_data_fifo_tx: Done RTL generation for module 'ulight_fifo_write_data_fifo_tx'
Info: 2018.01.23.17:30:13 Info: write_data_fifo_tx: "ulight_fifo" instantiated altera_avalon_pio "write_data_fifo_tx"
Info: 2018.01.23.17:30:15 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:15 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:15 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:15 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:16 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:17 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:17 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:17 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:17 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:17 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:30:20 Info: mm_interconnect_0: "ulight_fifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.01.23.17:30:20 Info: rst_controller: "ulight_fifo" instantiated altera_reset_controller "rst_controller"
Info: 2018.01.23.17:30:20 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.01.23.17:30:20 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2018.01.23.17:30:20 Info: led_pio_test_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_pio_test_s1_translator"
Info: 2018.01.23.17:30:20 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2018.01.23.17:30:20 Info: led_pio_test_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_pio_test_s1_agent"
Info: 2018.01.23.17:30:21 Info: led_pio_test_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_pio_test_s1_agent_rsp_fifo"
Info: 2018.01.23.17:30:21 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.01.23.17:30:21 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.01.23.17:30:21 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: led_pio_test_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_pio_test_s1_burst_adapter"
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.01.23.17:30:21 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.01.23.17:30:21 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.01.23.17:30:21 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.01.23.17:30:21 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation/submodules
Info: 2018.01.23.17:30:21 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.01.23.17:30:21 Info: ulight_fifo: Done "ulight_fifo" with 32 modules, 58 files
Info: 2018.01.23.17:30:21 Info: qsys-generate succeeded.
Info: 2018.01.23.17:30:21 Info: Finished: Create simulation model
Info: 2018.01.23.17:30:21 Info: Starting: Create Modelsim Project.
Info: 2018.01.23.17:30:21 Info: sim-script-gen --spd=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/ulight_fifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:21 Info: Doing: ip-make-simscript --spd=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/ulight_fifo.spd --output-directory=/home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:22 Info: Generating the following file(s) for MODELSIM simulator in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:22 Info:     mentor
Info: 2018.01.23.17:30:22 Info: Generating the following file(s) for VCS simulator in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:22 Info:     synopsys/vcs
Info: 2018.01.23.17:30:23 Info: Generating the following file(s) for VCSMX simulator in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:23 Info:     synopsys/vcsmx
Info: 2018.01.23.17:30:23 Info:     synopsys/vcsmx
Info: 2018.01.23.17:30:23 Info: Generating the following file(s) for NCSIM simulator in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:23 Info:     cadence
Info: 2018.01.23.17:30:23 Info:     cadence
Info: 2018.01.23.17:30:23 Info:     cadence
Info: 2018.01.23.17:30:23 Info:     32 .cds.lib files in cadence/cds_libs
Info: 2018.01.23.17:30:23 Info: Generating the following file(s) for RIVIERA simulator in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:23 Info:     aldec
Info: 2018.01.23.17:30:23 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/simulation
Info: 2018.01.23.17:30:23 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2018.01.23.17:30:23 Info: Finished: Create Modelsim Project.
Info: 2018.01.23.17:30:23 Info: Starting: Create block symbol file (.bsf)
Info: 2018.01.23.17:30:23 Info: Loading spw_fifo_ulight
Info: 2018.01.23.17:30:23 Info: Reading input file
Info: 2018.01.23.17:30:23 Info: Adding auto_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module auto_start
Info: 2018.01.23.17:30:23 Info: Adding clk_0 [clock_source 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module clk_0
Info: 2018.01.23.17:30:23 Info: Adding clock_sel [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module clock_sel
Info: 2018.01.23.17:30:23 Info: Adding counter_rx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module counter_rx_fifo
Info: 2018.01.23.17:30:23 Info: Adding counter_tx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module counter_tx_fifo
Info: 2018.01.23.17:30:23 Info: Adding data_flag_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module data_flag_rx
Info: 2018.01.23.17:30:23 Info: Adding data_info [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module data_info
Info: 2018.01.23.17:30:23 Info: Adding data_read_en_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module data_read_en_rx
Info: 2018.01.23.17:30:23 Info: Adding fifo_empty_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module fifo_empty_rx_status
Info: 2018.01.23.17:30:23 Info: Adding fifo_empty_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module fifo_empty_tx_status
Info: 2018.01.23.17:30:23 Info: Adding fifo_full_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module fifo_full_rx_status
Info: 2018.01.23.17:30:23 Info: Adding fifo_full_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module fifo_full_tx_status
Info: 2018.01.23.17:30:23 Info: Adding fsm_info [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module fsm_info
Info: 2018.01.23.17:30:23 Info: Adding hps_0 [altera_hps 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module hps_0
Info: 2018.01.23.17:30:23 Info: Adding led_pio_test [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module led_pio_test
Info: 2018.01.23.17:30:23 Info: Adding link_disable [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module link_disable
Info: 2018.01.23.17:30:23 Info: Adding link_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module link_start
Info: 2018.01.23.17:30:23 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module pll_0
Info: 2018.01.23.17:30:23 Info: Adding timecode_ready_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module timecode_ready_rx
Info: 2018.01.23.17:30:23 Info: Adding timecode_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module timecode_rx
Info: 2018.01.23.17:30:23 Info: Adding timecode_tx_data [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module timecode_tx_data
Info: 2018.01.23.17:30:23 Info: Adding timecode_tx_enable [altera_avalon_pio 17.1]
2018.01.23.17:30:23 Info: Parameterizing module timecode_tx_enable
2018.01.23.17:30:23 Info: Adding timecode_tx_ready [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module timecode_tx_ready
Info: 2018.01.23.17:30:23 Info: Adding write_data_fifo_tx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module write_data_fifo_tx
Info: 2018.01.23.17:30:23 Info: Adding write_en_tx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:23 Info: Parameterizing module write_en_tx
Info: 2018.01.23.17:30:23 Info: Building connections
Info: 2018.01.23.17:30:23 Info: Parameterizing connections
Info: 2018.01.23.17:30:23 Info: Validating
Info: 2018.01.23.17:30:31 Info: Done reading input file
Info: 2018.01.23.17:30:33 Info: ulight_fifo.counter_rx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.counter_tx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.data_flag_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.data_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.fifo_empty_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.fifo_empty_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.fifo_full_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.fifo_full_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2018.01.23.17:30:33 Info: ulight_fifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2018.01.23.17:30:33 Info: ulight_fifo.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.pll_0: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.pll_0: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2018.01.23.17:30:33 Info: ulight_fifo.pll_0: Able to implement PLL with user settings
Warning: 2018.01.23.17:30:33 Warning: ulight_fifo.pll_0.refclk1: Signal refclk1 has unknown type refclk1
Info: 2018.01.23.17:30:33 Info: ulight_fifo.timecode_ready_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.timecode_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:33 Info: ulight_fifo.timecode_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:34 Info: qsys-generate succeeded.
Info: 2018.01.23.17:30:34 Info: Finished: Create block symbol file (.bsf)
Info: 2018.01.23.17:30:34 Info:
Info: 2018.01.23.17:30:34 Info: Starting: Create HDL design files for synthesis
Info: 2018.01.23.17:30:34 Info: Loading spw_fifo_ulight
Info: 2018.01.23.17:30:34 Info: Reading input file
Info: 2018.01.23.17:30:34 Info: Adding auto_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module auto_start
Info: 2018.01.23.17:30:34 Info: Adding clk_0 [clock_source 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module clk_0
Info: 2018.01.23.17:30:34 Info: Adding clock_sel [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module clock_sel
Info: 2018.01.23.17:30:34 Info: Adding counter_rx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module counter_rx_fifo
Info: 2018.01.23.17:30:34 Info: Adding counter_tx_fifo [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module counter_tx_fifo
Info: 2018.01.23.17:30:34 Info: Adding data_flag_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module data_flag_rx
Info: 2018.01.23.17:30:34 Info: Adding data_info [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module data_info
Info: 2018.01.23.17:30:34 Info: Adding data_read_en_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module data_read_en_rx
Info: 2018.01.23.17:30:34 Info: Adding fifo_empty_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module fifo_empty_rx_status
Info: 2018.01.23.17:30:34 Info: Adding fifo_empty_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module fifo_empty_tx_status
Info: 2018.01.23.17:30:34 Info: Adding fifo_full_rx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module fifo_full_rx_status
Info: 2018.01.23.17:30:34 Info: Adding fifo_full_tx_status [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module fifo_full_tx_status
2018.01.23.17:30:34 Info: Adding fsm_info [altera_avalon_pio 17.1]
2018.01.23.17:30:34 Info: Parameterizing module fsm_info
2018.01.23.17:30:34 Info: Adding hps_0 [altera_hps 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module hps_0
Info: 2018.01.23.17:30:34 Info: Adding led_pio_test [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module led_pio_test
Info: 2018.01.23.17:30:34 Info: Adding link_disable [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module link_disable
Info: 2018.01.23.17:30:34 Info: Adding link_start [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module link_start
Info: 2018.01.23.17:30:34 Info: Adding pll_0 [altera_pll 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module pll_0
Info: 2018.01.23.17:30:34 Info: Adding timecode_ready_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module timecode_ready_rx
Info: 2018.01.23.17:30:34 Info: Adding timecode_rx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module timecode_rx
Info: 2018.01.23.17:30:34 Info: Adding timecode_tx_data [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module timecode_tx_data
Info: 2018.01.23.17:30:34 Info: Adding timecode_tx_enable [altera_avalon_pio 17.1]
2018.01.23.17:30:34 Info: Parameterizing module timecode_tx_enable
2018.01.23.17:30:34 Info: Adding timecode_tx_ready [altera_avalon_pio 17.1]
2018.01.23.17:30:34 Info: Parameterizing module timecode_tx_ready
2018.01.23.17:30:34 Info: Adding write_data_fifo_tx [altera_avalon_pio 17.1]
2018.01.23.17:30:34 Info: Parameterizing module write_data_fifo_tx
Info: 2018.01.23.17:30:34 Info: Adding write_en_tx [altera_avalon_pio 17.1]
Info: 2018.01.23.17:30:34 Info: Parameterizing module write_en_tx
Info: 2018.01.23.17:30:34 Info: Building connections
Info: 2018.01.23.17:30:34 Info: Parameterizing connections
2018.01.23.17:30:34 Info: Validating
Info: 2018.01.23.17:30:41 Info: Done reading input file
Info: 2018.01.23.17:30:43 Info: ulight_fifo.counter_rx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.counter_tx_fifo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.data_flag_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.data_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.fifo_empty_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.fifo_empty_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.fifo_full_rx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.fifo_full_tx_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.fsm_info: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2018.01.23.17:30:43 Info: ulight_fifo.hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2018.01.23.17:30:43 Info: ulight_fifo.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.pll_0: 'refclk1' is not the same frequency as 'refclk'. You must run Timequest at both frequencies to ensure timing closure
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.pll_0: The period difference between refclk and refclk1 is greater than 20%, automatic clock loss detection will not work
Info: 2018.01.23.17:30:43 Info: ulight_fifo.pll_0: Able to implement PLL with user settings
Warning: 2018.01.23.17:30:43 Warning: ulight_fifo.pll_0.refclk1: Signal refclk1 has unknown type refclk1
Info: 2018.01.23.17:30:43 Info: ulight_fifo.timecode_ready_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.timecode_rx: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:43 Info: ulight_fifo.timecode_tx_ready: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2018.01.23.17:30:46 Info: ulight_fifo: Generating ulight_fifo "ulight_fifo" for QUARTUS_SYNTH
Warning: 2018.01.23.17:30:56 Warning: ulight_fifo: "No matching role found for clk_0:clk:clk_out (clk)"
Warning: 2018.01.23.17:30:56 Warning: ulight_fifo: "No matching role found for pll_0:refclk1:refclk1 (refclk1)"
Info: 2018.01.23.17:30:58 Info: auto_start: Starting RTL generation for module 'ulight_fifo_auto_start'
Info: 2018.01.23.17:30:58 Info: auto_start:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_auto_start --dir=/tmp/alt7554_7831099621877055177.dir/0030_auto_start_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0030_auto_start_gen/
Info: 2018.01.23.17:30:58 Info: auto_start: Done RTL generation for module 'ulight_fifo_auto_start'
Info: 2018.01.23.17:30:58 Info: auto_start: "ulight_fifo" instantiated altera_avalon_pio "auto_start"
Info: 2018.01.23.17:30:58 Info: clock_sel: Starting RTL generation for module 'ulight_fifo_clock_sel'
Info: 2018.01.23.17:30:58 Info: clock_sel:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_clock_sel --dir=/tmp/alt7554_7831099621877055177.dir/0031_clock_sel_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0031_clock_sel_gen/
Info: 2018.01.23.17:30:58 Info: clock_sel: Done RTL generation for module 'ulight_fifo_clock_sel'
Info: 2018.01.23.17:30:58 Info: clock_sel: "ulight_fifo" instantiated altera_avalon_pio "clock_sel"
Info: 2018.01.23.17:30:58 Info: counter_rx_fifo: Starting RTL generation for module 'ulight_fifo_counter_rx_fifo'
Info: 2018.01.23.17:30:58 Info: counter_rx_fifo:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_counter_rx_fifo --dir=/tmp/alt7554_7831099621877055177.dir/0032_counter_rx_fifo_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0032_counter_rx_fifo_gen/
Info: 2018.01.23.17:30:58 Info: counter_rx_fifo: Done RTL generation for module 'ulight_fifo_counter_rx_fifo'
Info: 2018.01.23.17:30:58 Info: counter_rx_fifo: "ulight_fifo" instantiated altera_avalon_pio "counter_rx_fifo"
Info: 2018.01.23.17:30:58 Info: data_flag_rx: Starting RTL generation for module 'ulight_fifo_data_flag_rx'
Info: 2018.01.23.17:30:58 Info: data_flag_rx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_data_flag_rx --dir=/tmp/alt7554_7831099621877055177.dir/0033_data_flag_rx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0033_data_flag_rx_gen/
Info: 2018.01.23.17:30:59 Info: data_flag_rx: Done RTL generation for module 'ulight_fifo_data_flag_rx'
Info: 2018.01.23.17:30:59 Info: data_flag_rx: "ulight_fifo" instantiated altera_avalon_pio "data_flag_rx"
Info: 2018.01.23.17:30:59 Info: data_info: Starting RTL generation for module 'ulight_fifo_data_info'
Info: 2018.01.23.17:30:59 Info: data_info:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_data_info --dir=/tmp/alt7554_7831099621877055177.dir/0034_data_info_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0034_data_info_gen/
Info: 2018.01.23.17:30:59 Info: data_info: Done RTL generation for module 'ulight_fifo_data_info'
Info: 2018.01.23.17:30:59 Info: data_info: "ulight_fifo" instantiated altera_avalon_pio "data_info"
Info: 2018.01.23.17:30:59 Info: fifo_empty_rx_status: Starting RTL generation for module 'ulight_fifo_fifo_empty_rx_status'
Info: 2018.01.23.17:30:59 Info: fifo_empty_rx_status:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_fifo_empty_rx_status --dir=/tmp/alt7554_7831099621877055177.dir/0035_fifo_empty_rx_status_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0035_fifo_empty_rx_status_gen/
Info: 2018.01.23.17:30:59 Info: fifo_empty_rx_status: Done RTL generation for module 'ulight_fifo_fifo_empty_rx_status'
Info: 2018.01.23.17:30:59 Info: fifo_empty_rx_status: "ulight_fifo" instantiated altera_avalon_pio "fifo_empty_rx_status"
Info: 2018.01.23.17:30:59 Info: hps_0: "Running  for module: hps_0"
Info: 2018.01.23.17:31:00 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 36
Info: 2018.01.23.17:31:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 19
Warning: 2018.01.23.17:31:00 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: 2018.01.23.17:31:00 Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: 2018.01.23.17:31:00 Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: 2018.01.23.17:31:01 Info: hps_0: "ulight_fifo" instantiated altera_hps "hps_0"
Info: 2018.01.23.17:31:01 Info: led_pio_test: Starting RTL generation for module 'ulight_fifo_led_pio_test'
Info: 2018.01.23.17:31:01 Info: led_pio_test:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_led_pio_test --dir=/tmp/alt7554_7831099621877055177.dir/0036_led_pio_test_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0036_led_pio_test_gen/
Info: 2018.01.23.17:31:01 Info: led_pio_test: Done RTL generation for module 'ulight_fifo_led_pio_test'
Info: 2018.01.23.17:31:01 Info: led_pio_test: "ulight_fifo" instantiated altera_avalon_pio "led_pio_test"
Info: 2018.01.23.17:31:01 Info: pll_0: "ulight_fifo" instantiated altera_pll "pll_0"
Info: 2018.01.23.17:31:01 Info: timecode_rx: Starting RTL generation for module 'ulight_fifo_timecode_rx'
Info: 2018.01.23.17:31:01 Info: timecode_rx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_timecode_rx --dir=/tmp/alt7554_7831099621877055177.dir/0038_timecode_rx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0038_timecode_rx_gen/
Info: 2018.01.23.17:31:01 Info: timecode_rx: Done RTL generation for module 'ulight_fifo_timecode_rx'
Info: 2018.01.23.17:31:01 Info: timecode_rx: "ulight_fifo" instantiated altera_avalon_pio "timecode_rx"
Info: 2018.01.23.17:31:01 Info: timecode_tx_data: Starting RTL generation for module 'ulight_fifo_timecode_tx_data'
Info: 2018.01.23.17:31:01 Info: timecode_tx_data:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_timecode_tx_data --dir=/tmp/alt7554_7831099621877055177.dir/0039_timecode_tx_data_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0039_timecode_tx_data_gen/
Info: 2018.01.23.17:31:01 Info: timecode_tx_data: Done RTL generation for module 'ulight_fifo_timecode_tx_data'
Info: 2018.01.23.17:31:01 Info: timecode_tx_data: "ulight_fifo" instantiated altera_avalon_pio "timecode_tx_data"
Info: 2018.01.23.17:31:02 Info: write_data_fifo_tx: Starting RTL generation for module 'ulight_fifo_write_data_fifo_tx'
Info: 2018.01.23.17:31:02 Info: write_data_fifo_tx:   Generation command is [exec /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/bin/perl -I /home/felipe/intelFPGA_lite/17.1/quartus/linux64/perl/lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/europa -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin/perl_lib -I /home/felipe/intelFPGA_lite/17.1/quartus/sopc_builder/bin -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/felipe/intelFPGA_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ulight_fifo_write_data_fifo_tx --dir=/tmp/alt7554_7831099621877055177.dir/0040_write_data_fifo_tx_gen/ --quartus_dir=/home/felipe/intelFPGA_lite/17.1/quartus --verilog --config=/tmp/alt7554_7831099621877055177.dir/0040_write_data_fifo_tx_gen/
Info: 2018.01.23.17:31:02 Info: write_data_fifo_tx: Done RTL generation for module 'ulight_fifo_write_data_fifo_tx'
Info: 2018.01.23.17:31:02 Info: write_data_fifo_tx: "ulight_fifo" instantiated altera_avalon_pio "write_data_fifo_tx"
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:03 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:04 Info: avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info: 2018.01.23.17:31:06 Info: mm_interconnect_0: "ulight_fifo" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2018.01.23.17:31:06 Info: rst_controller: "ulight_fifo" instantiated altera_reset_controller "rst_controller"
Info: 2018.01.23.17:31:06 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2018.01.23.17:31:06 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2018.01.23.17:31:06 Info: led_pio_test_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "led_pio_test_s1_translator"
Info: 2018.01.23.17:31:06 Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: 2018.01.23.17:31:06 Info: led_pio_test_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "led_pio_test_s1_agent"
Info: 2018.01.23.17:31:06 Info: led_pio_test_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "led_pio_test_s1_agent_rsp_fifo"
Info: 2018.01.23.17:31:06 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2018.01.23.17:31:06 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2018.01.23.17:31:06 Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: 2018.01.23.17:31:06 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/synthesis/submodules
Info: 2018.01.23.17:31:06 Info: led_pio_test_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "led_pio_test_s1_burst_adapter"
Info: 2018.01.23.17:31:06 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/synthesis/submodules
Info: 2018.01.23.17:31:06 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/synthesis/submodules
Info: 2018.01.23.17:31:06 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2018.01.23.17:31:06 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2018.01.23.17:31:06 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2018.01.23.17:31:06 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2018.01.23.17:31:06 Info: Reusing file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_fifo_ulight/ulight_fifo/synthesis/submodules
Info: 2018.01.23.17:31:06 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2018.01.23.17:31:48 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2018.01.23.17:31:48 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2018.01.23.17:31:48 Info: ulight_fifo: Done "ulight_fifo" with 32 modules, 89 files
Info: 2018.01.23.17:31:49 Info: qsys-generate succeeded.
Info: 2018.01.23.17:31:49 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "ulight_fifo.qsys"
Info (23030): Evaluation of Tcl script /home/felipe/intelFPGA_lite/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1063 megabytes
    Info: Processing ended: Tue Jan 23 17:32:09 2018
    Info: Elapsed time: 00:05:09
    Info: Total CPU time (on all processors): 00:08:27


