# T Flip-Flop â€“ RTL Design

This project implements a **T (Toggle) Flip-Flop** in Verilog.

- On the rising edge of the clock:
  - If `T = 1`, output `Q` toggles (flips).
  - If `T = 0`, output `Q` holds its value.

This is a commonly used flip-flop in counters and sequential circuits.

## âœ… Behavior Table

| clk â†‘ | T | Q (next) |
|-------|---|----------|
|   â†‘   | 0 |   Q      |
|   â†‘   | 1 |  ~Q      |

## Files
- `t_flip_flop.v`: RTL Verilog module
- `t_flip_flop_tb.v`: Testbench module
- `t_flip_flop.vcd`: VCD waveform file

## â–¶ï¸ To Simulate

```bash
iverilog -o t_flip_flop.out t_flip_flop.v t_flip_flop_tb.v
vvp t_flip_flop.out
gtkwave t_flip_flop.vcd
```
## ğŸ” Waveform Output

Hereâ€™s the output of the simulation viewed in GTKWave:

![Waveform](t_flip_flop.png)