#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028cb9a3ab20 .scope module, "register_file_tb" "register_file_tb" 2 3;
 .timescale 0 0;
v0000028cb9aa8ad0_0 .var "CLK", 0 0;
v0000028cb9aa8df0_0 .net "READ_DATA_1", 31 0, L_0000028cb9aa8c10;  1 drivers
v0000028cb9aa7d10_0 .net "READ_DATA_2", 31 0, L_0000028cb9aa96b0;  1 drivers
v0000028cb9aa8210_0 .var "READ_REG_1", 4 0;
v0000028cb9aa80d0_0 .var "READ_REG_2", 4 0;
v0000028cb9aa94d0_0 .var "RST", 0 0;
v0000028cb9aa91b0_0 .var "WRITE_DATA", 31 0;
v0000028cb9aa8990_0 .var "WRITE_ENABLE", 0 0;
v0000028cb9aa8170_0 .var "WRITE_REG", 4 0;
S_0000028cb9a49f00 .scope module, "dut" "register_file" 2 12, 3 1 0, S_0000028cb9a3ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "WRITE_ENABLE";
    .port_info 3 /INPUT 5 "READ_REG_1";
    .port_info 4 /INPUT 5 "READ_REG_2";
    .port_info 5 /INPUT 5 "WRITE_REG";
    .port_info 6 /INPUT 32 "WRITE_DATA";
    .port_info 7 /OUTPUT 32 "READ_DATA_1";
    .port_info 8 /OUTPUT 32 "READ_DATA_2";
v0000028cb9a3ca00_0 .net "CLK", 0 0, v0000028cb9aa8ad0_0;  1 drivers
v0000028cb9a3cb40_0 .net "READ_DATA_1", 31 0, L_0000028cb9aa8c10;  alias, 1 drivers
v0000028cb9a3c960_0 .net "READ_DATA_2", 31 0, L_0000028cb9aa96b0;  alias, 1 drivers
v0000028cb9a3c820_0 .net "READ_REG_1", 4 0, v0000028cb9aa8210_0;  1 drivers
v0000028cb9a3cf00_0 .net "READ_REG_2", 4 0, v0000028cb9aa80d0_0;  1 drivers
v0000028cb9a3c8c0 .array "REGISTERS", 0 31, 31 0;
v0000028cb9a3cbe0_0 .net "RST", 0 0, v0000028cb9aa94d0_0;  1 drivers
v0000028cb9a3caa0_0 .net "WRITE_DATA", 31 0, v0000028cb9aa91b0_0;  1 drivers
v0000028cb9a3c140_0 .net "WRITE_ENABLE", 0 0, v0000028cb9aa8990_0;  1 drivers
v0000028cb9a3cdc0_0 .net "WRITE_REG", 4 0, v0000028cb9aa8170_0;  1 drivers
v0000028cb9a3c460_0 .net *"_ivl_0", 31 0, L_0000028cb9aa8850;  1 drivers
v0000028cb9a3cc80_0 .net *"_ivl_10", 6 0, L_0000028cb9aa7950;  1 drivers
L_0000028cb9aa9908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3ce60_0 .net *"_ivl_13", 1 0, L_0000028cb9aa9908;  1 drivers
L_0000028cb9aa9950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3cfa0_0 .net/2u *"_ivl_14", 31 0, L_0000028cb9aa9950;  1 drivers
v0000028cb9a3cd20_0 .net *"_ivl_18", 31 0, L_0000028cb9aa88f0;  1 drivers
L_0000028cb9aa9998 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c0a0_0 .net *"_ivl_21", 26 0, L_0000028cb9aa9998;  1 drivers
L_0000028cb9aa99e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c1e0_0 .net/2u *"_ivl_22", 31 0, L_0000028cb9aa99e0;  1 drivers
v0000028cb9a3c280_0 .net *"_ivl_24", 0 0, L_0000028cb9aa9570;  1 drivers
v0000028cb9a3c3c0_0 .net *"_ivl_26", 31 0, L_0000028cb9aa8e90;  1 drivers
v0000028cb9a3c500_0 .net *"_ivl_28", 6 0, L_0000028cb9aa82b0;  1 drivers
L_0000028cb9aa9878 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c5a0_0 .net *"_ivl_3", 26 0, L_0000028cb9aa9878;  1 drivers
L_0000028cb9aa9a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c640_0 .net *"_ivl_31", 1 0, L_0000028cb9aa9a28;  1 drivers
L_0000028cb9aa9a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c6e0_0 .net/2u *"_ivl_32", 31 0, L_0000028cb9aa9a70;  1 drivers
L_0000028cb9aa98c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000028cb9a3c780_0 .net/2u *"_ivl_4", 31 0, L_0000028cb9aa98c0;  1 drivers
v0000028cb9aa7bd0_0 .net *"_ivl_6", 0 0, L_0000028cb9aa8b70;  1 drivers
v0000028cb9aa8030_0 .net *"_ivl_8", 31 0, L_0000028cb9aa8a30;  1 drivers
v0000028cb9aa85d0_0 .var/i "i", 31 0;
E_0000028cb9a3aaa0 .event posedge, v0000028cb9a3ca00_0;
L_0000028cb9aa8850 .concat [ 5 27 0 0], v0000028cb9aa8210_0, L_0000028cb9aa9878;
L_0000028cb9aa8b70 .cmp/ne 32, L_0000028cb9aa8850, L_0000028cb9aa98c0;
L_0000028cb9aa8a30 .array/port v0000028cb9a3c8c0, L_0000028cb9aa7950;
L_0000028cb9aa7950 .concat [ 5 2 0 0], v0000028cb9aa8210_0, L_0000028cb9aa9908;
L_0000028cb9aa8c10 .functor MUXZ 32, L_0000028cb9aa9950, L_0000028cb9aa8a30, L_0000028cb9aa8b70, C4<>;
L_0000028cb9aa88f0 .concat [ 5 27 0 0], v0000028cb9aa80d0_0, L_0000028cb9aa9998;
L_0000028cb9aa9570 .cmp/ne 32, L_0000028cb9aa88f0, L_0000028cb9aa99e0;
L_0000028cb9aa8e90 .array/port v0000028cb9a3c8c0, L_0000028cb9aa82b0;
L_0000028cb9aa82b0 .concat [ 5 2 0 0], v0000028cb9aa80d0_0, L_0000028cb9aa9a28;
L_0000028cb9aa96b0 .functor MUXZ 32, L_0000028cb9aa9a70, L_0000028cb9aa8e90, L_0000028cb9aa9570, C4<>;
    .scope S_0000028cb9a49f00;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cb9aa85d0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000028cb9aa85d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000028cb9aa85d0_0;
    %store/vec4a v0000028cb9a3c8c0, 4, 0;
    %load/vec4 v0000028cb9aa85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028cb9aa85d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000028cb9a49f00;
T_1 ;
    %wait E_0000028cb9a3aaa0;
    %load/vec4 v0000028cb9a3cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cb9aa85d0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000028cb9aa85d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000028cb9aa85d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028cb9a3c8c0, 0, 4;
    %load/vec4 v0000028cb9aa85d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028cb9aa85d0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028cb9a3c140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000028cb9a3cdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000028cb9a3caa0_0;
    %load/vec4 v0000028cb9a3cdc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028cb9a3c8c0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028cb9a3ab20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa8ad0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000028cb9aa8ad0_0;
    %inv;
    %store/vec4 v0000028cb9aa8ad0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000028cb9a3ab20;
T_3 ;
    %vpi_call 2 33 "$dumpfile", "register_file_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028cb9a3ab20 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa94d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028cb9aa8210_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028cb9aa80d0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028cb9aa8170_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028cb9aa91b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cb9aa94d0_0, 0, 1;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa94d0_0, 0, 1;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028cb9aa8170_0, 0, 5;
    %pushi/vec4 2863311530, 0, 32;
    %store/vec4 v0000028cb9aa91b0_0, 0, 32;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028cb9aa8210_0, 0, 5;
    %wait E_0000028cb9a3aaa0;
    %load/vec4 v0000028cb9aa8df0_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 59 "$display", "Test 2 Failed: Expected 0xAAAAAAAA, Got %h", v0000028cb9aa8df0_0 {0 0 0};
T_3.0 ;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028cb9aa8170_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000028cb9aa91b0_0, 0, 32;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028cb9aa8210_0, 0, 5;
    %wait E_0000028cb9a3aaa0;
    %load/vec4 v0000028cb9aa8df0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 6;
    %vpi_call 2 71 "$display", "Test 3 Failed: Register 0 should always be 0" {0 0 0};
T_3.2 ;
    %wait E_0000028cb9a3aaa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028cb9aa8990_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000028cb9aa8170_0, 0, 5;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0000028cb9aa91b0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000028cb9aa8210_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000028cb9aa80d0_0, 0, 5;
    %wait E_0000028cb9a3aaa0;
    %load/vec4 v0000028cb9aa7d10_0;
    %cmpi/ne 2863311530, 0, 32;
    %jmp/0xz  T_3.4, 6;
    %vpi_call 2 82 "$display", "Test 4 Failed: Incorrect value read from register 1" {0 0 0};
T_3.4 ;
    %delay 20, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_tb.v";
    "./register_file.v";
