# CS Amplifier Design using NMOS (TSMC 180nm)

## ðŸ“Œ Experiment Details

- Technology: TSMC 180nm
- Tool: LTspice
- Supply Voltage (VDD): 1.2V
- Power Constraint: < 0.4mW
- Load Capacitance (CL): 0.5pF
- Channel Length (Ln): 360nm

---

# 1ï¸âƒ£ Aim

To design and simulate a Common Source (CS) amplifier using NMOS in TSMC 180nm technology using LTspice such that:

- VDD = 1.2V  
- Power < 0.4mW  
- CL = 0.5pF  
- Ln = 360nm  

---

# 2ï¸âƒ£ Theory

A Common Source amplifier:

- Provides high voltage gain
- Produces 180Â° phase shift
- Operates in saturation region

Drain current equation (Saturation):

ID = (1/2) Î¼nCox (W/L) (Vov)^2

Voltage Gain:

Av = -gm RD

Where:

gm = 2ID / Vov

---

# 3ï¸âƒ£ Design Calculations

## Step 1: Power Constraint

P = VDD Ã— ID

ID < 0.4mW / 1.2V  
ID < 0.333mA  

Choose:

ID = 0.3mA  

Power = 1.2 Ã— 0.3mA = 0.36mW âœ…

---

## Step 2: Choose Overdrive Voltage

Assume:

Vov = 0.2V  

---

## Step 3: Calculate W/L

Assume:

Î¼nCox â‰ˆ 300ÂµA/VÂ²  

0.3mA = (1/2)(300ÂµA/VÂ²)(W/0.36)(0.2Â²)

W â‰ˆ 18Âµm  

Final Dimensions:

W = 18u  
L = 360n  

---

## Step 4: Drain Resistor

Choose mid-point bias:

VD â‰ˆ 0.6V  

RD = (1.2 - 0.6) / 0.3mA  

RD = 2kÎ©  

---

# 4ï¸âƒ£ Circuit Diagram

ðŸ‘‰ Attach LTspice schematic screenshot here

Components:

- VDD = 1.2V  
- RD = 2kÎ©  
- NMOS: W=18u, L=360n  
- CL = 0.5pF  
- Gate Bias â‰ˆ 0.7V  

---

# 5ï¸âƒ£ LTspice Netlist Code

```spice
* CS Amplifier - TSMC 180nm

.include tsmc180nm.lib

VDD vdd 0 DC 1.2
VIN in 0 DC 0.7 AC 1

RD vdd out 2k
CL out 0 0.5p

M1 out in 0 0 NMOS W=18u L=360n

.op
.dc VIN 0 1.2 0.01
.tran 0 50n
.ac dec 100 1 1G

.end
```

---

# 6ï¸âƒ£ DC Operating Point Analysis

Procedure:

1. Run .op simulation  
2. Observe ID, VDS, VGS  

Expected Results:

- ID â‰ˆ 0.3mA  
- VDS â‰ˆ 0.6V  
- Power â‰ˆ 0.36mW  

ðŸ‘‰ Attach DC Operating Point screenshot here  

---

# 7ï¸âƒ£ DC Sweep Analysis

Command:

.dc VIN 0 1.2 0.01  

Observation:

- Plot Vout vs Vin  
- Identify saturation region  

ðŸ‘‰ Attach DC Sweep graph screenshot here  

---

# 8ï¸âƒ£ Transient Analysis

Command:

.tran 0 50n  

Apply small sine input (10mV).  

Expected Result:

- Output inverted waveform  
- 180Â° phase shift  

ðŸ‘‰ Attach transient waveform screenshot here  

---

# 9ï¸âƒ£ Gain Calculation

Theoretical:

gm = 2ID / Vov  
gm = 2(0.3mA)/0.2  
gm = 3mS  

Av = -gm RD  
Av = -(3mS)(2k)  
Av â‰ˆ -6  

Gain in dB:

20 log(6) â‰ˆ 15.5 dB  

---

# ðŸ”Ÿ AC Analysis

Command:

.ac dec 100 1 1G  

Observation:

- Gain â‰ˆ 15.5 dB  
- Bandwidth â‰ˆ 150 MHz  
- Phase shift â‰ˆ -180Â°  

ðŸ‘‰ Attach Bode plot screenshot here  

---

# 1ï¸âƒ£1ï¸âƒ£ Results

- Successfully designed CS amplifier  
- Gain â‰ˆ -6  
- Power < 0.4mW  
- Verified saturation operation  
- Verified 180Â° phase shift  

---

# 1ï¸âƒ£2ï¸âƒ£ Conclusion

The Common Source amplifier using TSMC 180nm technology was successfully designed and simulated in LTspice. The circuit satisfies the given power constraint and provides the expected gain and bandwidth performance.

---

# 1ï¸âƒ£3ï¸âƒ£ Inference

- Increasing W increases gain  
- Increasing RD increases gain but reduces bandwidth  
- Increasing CL reduces bandwidth  
- Proper biasing ensures saturation operation  

---
