<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Flow Non-Default Global Settings</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Assignment Name</TH>
<TH>Value</TH>
<TH>Default Value</TH>
<TH>Entity Name</TH>
<TH>Section Id</TH>
</TR>
</thead><tbody><TR >
<TD >ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP</TD>
<TD >On</TD>
<TD >Off</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES</TD>
<TD >Always</TD>
<TD >Auto</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >AUTO_RAM_RECOGNITION</TD>
<TD >Off</TD>
<TD >On</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >AUTO_SHIFT_REGISTER_RECOGNITION</TD>
<TD >Off</TD>
<TD >Auto</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >COMPILER_SIGNATURE_ID</TD>
<TD >1097638987250.171759126219704</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >CYCLONEII_OPTIMIZATION_TECHNIQUE</TD>
<TD >Area</TD>
<TD >Balanced</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_DESIGN_INSTANCE_NAME</TD>
<TD >NA</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_DESIGN_INSTANCE_NAME</TD>
<TD >NA</TD>
<TD >--</TD>
<TD >--</TD>
<TD >gate_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_DESIGN_INSTANCE_NAME</TD>
<TD >NA</TD>
<TD >--</TD>
<TD >--</TD>
<TD >LSTM_cell2_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_DESIGN_INSTANCE_NAME</TD>
<TD >NA</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_DESIGN_INSTANCE_NAME</TD>
<TD >NA</TD>
<TD >--</TD>
<TD >--</TD>
<TD >mac_pe_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_NATIVELINK_SIMULATION_TEST_BENCH</TD>
<TD >network_test</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_OUTPUT_DATA_FORMAT</TD>
<TD >Vhdl</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_SIMULATION_TOOL</TD>
<TD >ModelSim-Altera (VHDL)</TD>
<TD ><None></TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_ENABLE_STATUS</TD>
<TD >TEST_BENCH_MODE</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/nReg.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/in_RAM.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/tb/LSTM_test.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/LUT.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >gate_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/tb/LSTM_gate_tb.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >gate_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/lut.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >LSTM_cell2_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/tb/LSTM_cell2_tb.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >LSTM_cell2_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/mytypes.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/in_RAM.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/wb_RAM.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/nReg.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/tb/network_test.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_FILE</TD>
<TD >src/tb/mac_pe_tb.vhd</TD>
<TD >--</TD>
<TD >--</TD>
<TD >mac_pe_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_MODULE_NAME</TD>
<TD >LSTM_test</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_MODULE_NAME</TD>
<TD >LSTM_gate_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >gate_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_MODULE_NAME</TD>
<TD >LSTM_cell2_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >LSTM_cell2_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_MODULE_NAME</TD>
<TD >network_test</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_MODULE_NAME</TD>
<TD >mac_pe_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >mac_pe_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_NAME</TD>
<TD >test</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_NAME</TD>
<TD >gate_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_NAME</TD>
<TD >mac_pe_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_NAME</TD>
<TD >network_test</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_NAME</TD>
<TD >LSTM_cell2_tb</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_RUN_SIM_FOR</TD>
<TD >500 ns</TD>
<TD >--</TD>
<TD >--</TD>
<TD >test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_RUN_SIM_FOR</TD>
<TD >1 us</TD>
<TD >--</TD>
<TD >--</TD>
<TD >gate_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_RUN_SIM_FOR</TD>
<TD >500 ns</TD>
<TD >--</TD>
<TD >--</TD>
<TD >LSTM_cell2_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_RUN_SIM_FOR</TD>
<TD >500 us</TD>
<TD >--</TD>
<TD >--</TD>
<TD >network_test</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TEST_BENCH_RUN_SIM_FOR</TD>
<TD >100 ns</TD>
<TD >--</TD>
<TD >--</TD>
<TD >mac_pe_tb</TD>
</TR>
</tbody><tbody><TR >
<TD >EDA_TIME_SCALE</TD>
<TD >1 ps</TD>
<TD >--</TD>
<TD >--</TD>
<TD >eda_simulation</TD>
</TR>
</tbody><tbody><TR >
<TD >FITTER_EFFORT</TD>
<TD >Standard Fit</TD>
<TD >Auto Fit</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_COLOR</TD>
<TD >-- (Not supported for targeted family)</TD>
<TD >--</TD>
<TD >network</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_FITTER_PRESERVATION_LEVEL</TD>
<TD >-- (Not supported for targeted family)</TD>
<TD >--</TD>
<TD >network</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >PARTITION_NETLIST_TYPE</TD>
<TD >-- (Not supported for targeted family)</TD>
<TD >--</TD>
<TD >network</TD>
<TD >Top</TD>
</TR>
</tbody><tbody><TR >
<TD >POWER_BOARD_THERMAL_MODEL</TD>
<TD >None (CONSERVATIVE)</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >POWER_PRESET_COOLING_SOLUTION</TD>
<TD >23 MM HEAT SINK WITH 200 LFPM AIRFLOW</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >PROJECT_OUTPUT_DIRECTORY</TD>
<TD >output_files</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >ROUTER_CLOCKING_TOPOLOGY_ANALYSIS</TD>
<TD >On</TD>
<TD >Off</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >SMART_RECOMPILE</TD>
<TD >On</TD>
<TD >Off</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >TOP_LEVEL_ENTITY</TD>
<TD >network</TD>
<TD >HLSTM_FIXED</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >VHDL_INPUT_VERSION</TD>
<TD >VHDL_2008</TD>
<TD >VHDL_1993</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody><tbody><TR >
<TD >VHDL_SHOW_LMF_MAPPING_MESSAGES</TD>
<TD >Off</TD>
<TD >--</TD>
<TD >--</TD>
<TD >--</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
