{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519250574782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519250574783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 14:02:54 2018 " "Processing started: Wed Feb 21 14:02:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519250574783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1519250574783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARMCPU -c ARMCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1519250574783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1519250575573 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1519250575573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline_Register " "Found entity 1: Pipeline_Register" {  } { { "Pipeline_Register.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/Pipeline_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regstim.sv 5 5 " "Found 5 design units, including 5 entities, in source file regfile/regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "RegFile/regstim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589439 ""} { "Info" "ISGN_ENTITY_NAME" "2 decodeTest " "Found entity 2: decodeTest" {  } { { "RegFile/regstim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regstim.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589439 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUXtest " "Found entity 3: MUXtest" {  } { { "RegFile/regstim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regstim.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589439 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegTest " "Found entity 4: RegTest" {  } { { "RegFile/regstim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regstim.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589439 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reg1Test " "Found entity 5: Reg1Test" {  } { { "RegFile/regstim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regstim.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile/regfile.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/reg_array.sv 3 3 " "Found 3 design units, including 3 entities, in source file regfile/reg_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_ARRAY " "Found entity 1: REG_ARRAY" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/REG_ARRAY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589458 ""} { "Info" "ISGN_ENTITY_NAME" "2 REG_FF " "Found entity 2: REG_FF" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/REG_ARRAY.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589458 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF " "Found entity 3: D_FF" {  } { { "RegFile/REG_ARRAY.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/REG_ARRAY.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/mux64x32.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/mux64x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX64x32 " "Found entity 1: MUX64x32" {  } { { "RegFile/MUX64x32.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/MUX64x32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "RegFile/DECODER.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/RegFile/DECODER.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "ALU/subtractor.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/subtractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/overflowdetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/overflowdetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflowDetection " "Found entity 1: overflowDetection" {  } { { "ALU/overflowDetection.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/overflowDetection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/onebitalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/onebitalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 onebitALU " "Found entity 1: onebitALU" {  } { { "ALU/onebitALU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/onebitALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/armalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/armalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMALU " "Found entity 1: ARMALU" {  } { { "ALU/ARMALU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/ARMALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alustim.sv 4 4 " "Found 4 design units, including 4 entities, in source file alu/alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "ALU/alustim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589543 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtractor_testbench " "Found entity 2: subtractor_testbench" {  } { { "ALU/alustim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/alustim.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589543 ""} { "Info" "ISGN_ENTITY_NAME" "3 onebitALU_testbench " "Found entity 3: onebitALU_testbench" {  } { { "ALU/alustim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/alustim.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589543 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_testbench " "Found entity 4: adder_testbench" {  } { { "ALU/alustim.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/alustim.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "ALU/adder.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALU/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 4 4 " "Found 4 design units, including 4 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/muxes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589565 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxRegToLoc " "Found entity 2: muxRegToLoc" {  } { { "muxes.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/muxes.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589565 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "muxes.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/muxes.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589565 ""} { "Info" "ISGN_ENTITY_NAME" "4 muxMemToReg " "Found entity 4: muxMemToReg" {  } { { "muxes.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/muxes.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589573 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589573 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589573 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/instructmem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589582 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/instructmem.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589591 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 2 2 " "Found 2 design units, including 2 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589599 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_testbench " "Found entity 2: control_testbench" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armcpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file armcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMCPU " "Found entity 1: ARMCPU" {  } { { "ARMCPU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589606 ""} { "Info" "ISGN_ENTITY_NAME" "2 ARMCPU_testbench " "Found entity 2: ARMCPU_testbench" {  } { { "ARMCPU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 2 2 " "Found 2 design units, including 2 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589614 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALUControl_testbench " "Found entity 2: ALUControl_testbench" {  } { { "ALUControl.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ALUControl.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "55 signExtend.sv(8) " "Verilog HDL Expression warning at signExtend.sv(8): truncated literal to match 55 bits" {  } { { "signExtend.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/signExtend.sv" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519250589618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "38 signExtend.sv(10) " "Verilog HDL Expression warning at signExtend.sv(10): truncated literal to match 38 bits" {  } { { "signExtend.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/signExtend.sv" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519250589619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "46 signExtend.sv(11) " "Verilog HDL Expression warning at signExtend.sv(11): truncated literal to match 46 bits" {  } { { "signExtend.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/signExtend.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1519250589619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589622 ""} { "Info" "ISGN_ENTITY_NAME" "2 signExtend_testBench " "Found entity 2: signExtend_testBench" {  } { { "signExtend.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/signExtend.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519250589622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1519250589622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARMCPU " "Elaborating entity \"ARMCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1519250589750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zerohold ARMCPU.sv(29) " "Verilog HDL or VHDL warning at ARMCPU.sv(29): object \"zerohold\" assigned a value but never read" {  } { { "ARMCPU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1519250589752 "|ARMCPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry_outhold ARMCPU.sv(29) " "Verilog HDL or VHDL warning at ARMCPU.sv(29): object \"carry_outhold\" assigned a value but never read" {  } { { "ARMCPU.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1519250589753 "|ARMCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c1 " "Elaborating entity \"control\" for hierarchy \"control:c1\"" {  } { { "ARMCPU.sv" "c1" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1519250589826 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.sv(9) " "Verilog HDL Case Statement warning at control.sv(9): incomplete case statement has no default case item" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1519250589830 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Reg2Loc control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"Reg2Loc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrTaken control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"BrTaken\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteEn control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"RegWriteEn\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemReadEn control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"MemReadEn\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589831 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftDir control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"shiftDir\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UncondBr control.sv(9) " "Verilog HDL Always Construct warning at control.sv(9): inferring latch(es) for variable \"UncondBr\", which holds its previous value in one or more paths through the always construct" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "control.sv(9) " "SystemVerilog RTL Coding error at control.sv(9): always_comb construct does not infer purely combinational logic." {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Design Software" 0 -1 1519250589832 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UncondBr control.sv(9) " "Inferred latch for \"UncondBr\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftDir control.sv(9) " "Inferred latch for \"shiftDir\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control.sv(9) " "Inferred latch for \"ALUOp\[0\]\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control.sv(9) " "Inferred latch for \"ALUOp\[1\]\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589832 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemReadEn control.sv(9) " "Inferred latch for \"MemReadEn\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control.sv(9) " "Inferred latch for \"MemWrite\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteEn control.sv(9) " "Inferred latch for \"RegWriteEn\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrTaken control.sv(9) " "Inferred latch for \"BrTaken\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[0\] control.sv(9) " "Inferred latch for \"ALUSrc\[0\]\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[1\] control.sv(9) " "Inferred latch for \"ALUSrc\[1\]\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc\[2\] control.sv(9) " "Inferred latch for \"ALUSrc\[2\]\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control.sv(9) " "Inferred latch for \"MemToReg\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg2Loc control.sv(9) " "Inferred latch for \"Reg2Loc\" at control.sv(9)" {  } { { "control.sv" "" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/control.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1519250589833 "|ARMCPU|control:c1"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "control:c1 " "Can't elaborate user hierarchy \"control:c1\"" {  } { { "ARMCPU.sv" "c1" { Text "C:/Users/nikol/Documents/EE469/Lab 3/CPU/ARMCPU.sv" 50 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1519250589834 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519250589938 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 21 14:03:09 2018 " "Processing ended: Wed Feb 21 14:03:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519250589938 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519250589938 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519250589938 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1519250589938 ""}
