$date
	Thu Aug 15 23:46:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dflipflop_withreset $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dff $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 % rst $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
x$
0#
0"
1!
$end
#10000
1#
#15000
0$
1%
#20000
0#
#25000
1$
#30000
0!
1"
1#
#40000
0#
#45000
1!
0"
0%
#50000
1#
#55000
1%
#60000
0#
#70000
0!
1"
1#
#75000
0$
#80000
0#
#90000
1!
0"
1#
#95000
1$
#100000
0#
#110000
0!
1"
1#
#120000
0#
#125000
