# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/Median.sv ../primary-sources/verification/assert/layers-Median-Verification-Assert.sv ../primary-sources/verification/cover/layers-Median-Verification-Cover.sv ../primary-sources/verification/assume/layers-Median-Verification-Assume.sv ../primary-sources/verification/layers-Median-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      8112  2118373  1747854086   324985525  1747854086   324985525 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../generated-sources/testbench.sv"
S      4997  2118361  1747854086   322994049  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../primary-sources/Median.sv"
S       252  2118365  1747854086   323989787  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../primary-sources/verification/assert/layers-Median-Verification-Assert.sv"
S       252  2118363  1747854086   323989787  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../primary-sources/verification/assume/layers-Median-Verification-Assume.sv"
S       249  2118367  1747854086   323989787  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../primary-sources/verification/cover/layers-Median-Verification-Cover.sv"
S       175  2118366  1747854086   323989787  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/../primary-sources/verification/layers-Median-Verification.sv"
S       175  2118366  1747854086   323989787  1747854086   320006835 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/2025-05-21T22-01-26.273/primary-sources/verification/layers-Median-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2118384  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench.cpp"
T      5261  2118383  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench.h"
T      2240  2118394  1747854086   436508191  1747854086   436508191 "verilated-sources/VsvsimTestbench.mk"
T     12670  2118382  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      8732  2118381  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench__Dpi.h"
T     25188  2118385  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T     11727  2118379  1747854086   433520977  1747854086   433520977 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      5368  2118380  1747854086   433520977  1747854086   433520977 "verilated-sources/VsvsimTestbench__Syms.h"
T      1810  2118387  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench___024root.h"
T     20952  2118392  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      9645  2118391  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T     17140  2118389  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2908  2118390  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2118388  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2118386  1747854086   434516715  1747854086   434516715 "verilated-sources/VsvsimTestbench__pch.h"
T      2074  2118395  1747854086   436508191  1747854086   436508191 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747854086   436508191  1747854086   436508191 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2118393  1747854086   435512453  1747854086   435512453 "verilated-sources/VsvsimTestbench_classes.mk"
