Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Apr 04 17:08:23 2016
| Host         : TOM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_ch7_dff_timing_summary_routed.rpt -rpx top_ch7_dff_timing_summary_routed.rpx
| Design       : top_ch7_dff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u1/clk_1_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.698        0.000                      0                   29        0.219        0.000                      0                   29        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.698        0.000                      0                   29        0.219        0.000                      0                   29        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.698ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.992ns  (logic 2.134ns (42.744%)  route 2.858ns (57.256%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.097 r  u1/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.097    u1/count_reg[24]_i_1_n_6
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.258    13.646    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/C
                         clock pessimism              0.122    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.062    13.795    u1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  4.698    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 2.113ns (42.502%)  route 2.858ns (57.498%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.076 r  u1/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.076    u1/count_reg[24]_i_1_n_4
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.258    13.646    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[27]/C
                         clock pessimism              0.122    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.062    13.795    u1/count_reg[27]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.039ns (41.634%)  route 2.858ns (58.366%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.002 r  u1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.002    u1/count_reg[24]_i_1_n_5
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.258    13.646    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[26]/C
                         clock pessimism              0.122    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.062    13.795    u1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.023ns (41.442%)  route 2.858ns (58.558%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 13.646 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.649 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.649    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.763 r  u1/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.763    u1/count_reg[20]_i_1_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.986 r  u1/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.986    u1/count_reg[24]_i_1_n_7
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.258    13.646    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[24]/C
                         clock pessimism              0.122    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X0Y47          FDCE (Setup_fdce_C_D)        0.062    13.795    u1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.963ns  (required time - arrival time)
  Source:                 u1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 2.020ns (42.413%)  route 2.743ns (57.587%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 13.663 - 10.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.628     4.086    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.456     4.542 f  u1/count_reg[25]/Q
                         net (fo=2, routed)           0.695     5.238    u1/count_reg[25]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.362 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.859    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     6.983 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.533    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.059 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.173    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.401    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.849 r  u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.849    u1/count_reg[20]_i_1_n_6
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.275    13.663    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism              0.122    13.785    
                         clock uncertainty           -0.035    13.750    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.062    13.812    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  4.963    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.906ns (40.004%)  route 2.858ns (59.996%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.671 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.869 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.869    u1/count_reg[16]_i_1_n_6
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.283    13.671    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism              0.153    13.824    
                         clock uncertainty           -0.035    13.789    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    13.851    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 u1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.999ns (42.158%)  route 2.743ns (57.842%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 13.663 - 10.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.628     4.086    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.456     4.542 f  u1/count_reg[25]/Q
                         net (fo=2, routed)           0.695     5.238    u1/count_reg[25]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.362 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.859    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     6.983 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.533    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.059 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.173    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.401 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.401    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.515 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.515    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.828 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.828    u1/count_reg[20]_i_1_n_4
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.275    13.663    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism              0.122    13.785    
                         clock uncertainty           -0.035    13.750    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.062    13.812    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.812    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 u1/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 1.885ns (39.739%)  route 2.858ns (60.261%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.671ns = ( 13.671 - 10.000 ) 
    Source Clock Delay      (SCD):    4.104ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.646     4.104    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.456     4.560 f  u1/count_reg[23]/Q
                         net (fo=2, routed)           0.811     5.371    u1/count_reg[23]
    SLICE_X1Y47          LUT6 (Prop_lut6_I5_O)        0.124     5.495 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.993    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.117 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.667    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.193 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.193    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.307 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.421 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.421    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.535 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.848 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.848    u1/count_reg[16]_i_1_n_4
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.283    13.671    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism              0.153    13.824    
                         clock uncertainty           -0.035    13.789    
    SLICE_X0Y45          FDCE (Setup_fdce_C_D)        0.062    13.851    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 u1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 1.792ns (39.518%)  route 2.743ns (60.482%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 13.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.628     4.086    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.456     4.542 f  u1/count_reg[25]/Q
                         net (fo=2, routed)           0.695     5.238    u1/count_reg[25]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.362 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.859    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     6.983 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.533    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.059 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.173    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.621 r  u1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.621    u1/count_reg[12]_i_1_n_6
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.115    13.503    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[13]/C
                         clock pessimism              0.122    13.626    
                         clock uncertainty           -0.035    13.590    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.062    13.652    u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 u1/count_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.771ns (39.236%)  route 2.743ns (60.764%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 13.503 - 10.000 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.628     4.086    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.456     4.542 f  u1/count_reg[25]/Q
                         net (fo=2, routed)           0.695     5.238    u1/count_reg[25]
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.124     5.362 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          1.498     6.859    u1/clk_1_i_4_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     6.983 r  u1/count[0]_i_2/O
                         net (fo=1, routed)           0.550     7.533    u1/count[0]_i_2_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.059 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.059    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.173 r  u1/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.173    u1/count_reg[4]_i_1_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.287 r  u1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.287    u1/count_reg[8]_i_1_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.600 r  u1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.600    u1/count_reg[12]_i_1_n_4
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          2.115    13.503    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/C
                         clock pessimism              0.122    13.626    
                         clock uncertainty           -0.035    13.590    
    SLICE_X0Y44          FDCE (Setup_fdce_C_D)        0.062    13.652    u1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.652    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  5.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.226%)  route 0.173ns (32.774%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.099     1.326    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.467 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.640    u1/count_reg[15]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.685    u1/count[12]_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.800 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.800    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.854 r  u1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    u1/count_reg[16]_i_1_n_7
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.349     1.763    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[16]/C
                         clock pessimism             -0.234     1.529    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.105     1.634    u1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.895%)  route 0.173ns (32.105%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.099     1.326    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.467 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.640    u1/count_reg[15]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.685    u1/count[12]_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.800 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.800    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.865 r  u1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    u1/count_reg[16]_i_1_n_5
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.349     1.763    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[18]/C
                         clock pessimism             -0.234     1.529    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.105     1.634    u1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.318%)  route 0.173ns (30.682%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.099     1.326    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.467 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.640    u1/count_reg[15]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.685    u1/count[12]_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.800 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.800    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.890 r  u1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.890    u1/count_reg[16]_i_1_n_6
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.349     1.763    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[17]/C
                         clock pessimism             -0.234     1.529    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.105     1.634    u1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u1/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.318%)  route 0.173ns (30.682%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.099     1.326    u1/O
    SLICE_X0Y44          FDCE                                         r  u1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     1.467 r  u1/count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.640    u1/count_reg[15]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  u1/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.685    u1/count[12]_i_2_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.800 r  u1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.800    u1/count_reg[12]_i_1_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.890 r  u1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    u1/count_reg[16]_i_1_n_4
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.349     1.763    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/C
                         clock pessimism             -0.234     1.529    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.105     1.634    u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.296ns (55.606%)  route 0.236ns (44.394%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.163     1.389    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.530 r  u1/count_reg[26]/Q
                         net (fo=2, routed)           0.065     1.595    u1/count_reg[26]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.640 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          0.171     1.812    u1/clk_1_i_4_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  u1/count[20]_i_4/O
                         net (fo=1, routed)           0.000     1.857    u1/count[20]_i_4_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.922 r  u1/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    u1/count_reg[20]_i_1_n_6
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[21]/C
                         clock pessimism             -0.219     1.554    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.105     1.659    u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u1/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.294ns (55.230%)  route 0.238ns (44.770%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.163     1.389    u1/O
    SLICE_X0Y47          FDCE                                         r  u1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDCE (Prop_fdce_C_Q)         0.141     1.530 r  u1/count_reg[26]/Q
                         net (fo=2, routed)           0.065     1.595    u1/count_reg[26]
    SLICE_X1Y47          LUT6 (Prop_lut6_I2_O)        0.045     1.640 f  u1/clk_1_i_4/O
                         net (fo=30, routed)          0.173     1.814    u1/clk_1_i_4_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.045     1.859 r  u1/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.859    u1/count[20]_i_2_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.922 r  u1/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    u1/count_reg[20]_i_1_n_4
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[23]/C
                         clock pessimism             -0.219     1.554    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.105     1.659    u1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.226%)  route 0.173ns (32.774%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.172     1.398    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.173     1.712    u1/count_reg[19]
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  u1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.757    u1/count[16]_i_2_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.872 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  u1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    u1/count_reg[20]_i_1_n_7
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[20]/C
                         clock pessimism             -0.234     1.539    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.105     1.644    u1/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/clk_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.231ns (59.005%)  route 0.160ns (40.995%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.166     1.393    u1/O
    SLICE_X0Y41          FDCE                                         r  u1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.534 r  u1/count_reg[1]/Q
                         net (fo=2, routed)           0.062     1.596    u1/count_reg[1]
    SLICE_X1Y41          LUT4 (Prop_lut4_I0_O)        0.045     1.641 r  u1/clk_1_i_6/O
                         net (fo=30, routed)          0.098     1.739    u1/clk_1_i_6_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  u1/clk_1_i_1/O
                         net (fo=1, routed)           0.000     1.784    u1/clk_1_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  u1/clk_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.339     1.753    u1/O
    SLICE_X1Y41          FDCE                                         r  u1/clk_1_reg/C
                         clock pessimism             -0.348     1.406    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.091     1.497    u1/clk_1_reg
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.355ns (67.358%)  route 0.172ns (32.642%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.166     1.393    u1/O
    SLICE_X0Y41          FDCE                                         r  u1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.534 r  u1/count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.706    u1/count_reg[3]
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.751 r  u1/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.751    u1/count[0]_i_3_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.866 r  u1/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.866    u1/count_reg[0]_i_1_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.920 r  u1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    u1/count_reg[4]_i_1_n_7
    SLICE_X0Y42          FDCE                                         r  u1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.343     1.757    u1/O
    SLICE_X0Y42          FDCE                                         r  u1/count_reg[4]/C
                         clock pessimism             -0.234     1.524    
    SLICE_X0Y42          FDCE (Hold_fdce_C_D)         0.105     1.629    u1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u1/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.366ns (67.895%)  route 0.173ns (32.105%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.172     1.398    u1/O
    SLICE_X0Y45          FDCE                                         r  u1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.539 r  u1/count_reg[19]/Q
                         net (fo=2, routed)           0.173     1.712    u1/count_reg[19]
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.045     1.757 r  u1/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.757    u1/count[16]_i_2_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.872 r  u1/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    u1/count_reg[16]_i_1_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  u1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    u1/count_reg[20]_i_1_n_5
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u1/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u1/IBUF_OSC_CLK/O
                         net (fo=29, routed)          1.359     1.773    u1/O
    SLICE_X0Y46          FDCE                                         r  u1/count_reg[22]/C
                         clock pessimism             -0.234     1.539    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.105     1.644    u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41  u1/clk_1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41  u1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43  u1/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y43  u1/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44  u1/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44  u1/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44  u1/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44  u1/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45  u1/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y45  u1/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46  u1/count_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46  u1/count_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46  u1/count_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46  u1/count_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41  u1/clk_1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41  u1/clk_1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44  u1/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44  u1/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44  u1/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44  u1/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47  u1/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41  u1/clk_1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41  u1/count_reg[0]/C



