{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552161867225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552161867225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 15:04:26 2019 " "Processing started: Sat Mar 09 15:04:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552161867225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1552161867225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_drc --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1552161867225 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f4p1 " "Entity dcfifo_f4p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552161874175 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1552161874175 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161874440 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161874503 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161874503 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161874936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1552161874982 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" {  } {  } 0 0 "Initializing DDR database for CORE ECE423_QSYS_lpddr2_p0" 0 0 "Design Assistant" 0 0 1552161874982 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ECE423_QSYS_lpddr2_p0 INSTANCE: u0\|lpddr2" 0 0 "Design Assistant" 0 0 1552161876025 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Design Assistant" 0 0 1552161876119 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.sdc " "Reading SDC File: 'ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161876119 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE423_C5G.SDC " "Reading SDC File: 'ECE423_C5G.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1552161876134 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50_B5B " "Overwriting existing clock: CLOCK_50_B5B" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Design Assistant" 0 -1 1552161876134 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1552161876150 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1552161876150 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk " " You called derive_pll_clocks. User-defined clock found on pll: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER\|divclk. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1552161876150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama23~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama24~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama25~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama26~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama27~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama28~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama29~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama30~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama31~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama32~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama33~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama34~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama35~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama36~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama37~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT " "From: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~CLKMUX_0  to: ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu_0\|cpu\|the_ECE423_QSYS_cpu_0_cpu_nios2_oci\|the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem\|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci\|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem\|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu_0\|cpu\|the_ECE423_QSYS_cpu_0_cpu_nios2_oci\|the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem\|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|ECE423_QSYS_cpu_0_cpu_nios2_oci:the_ECE423_QSYS_cpu_0_cpu_nios2_oci\|ECE423_QSYS_cpu_0_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_0_cpu_nios2_ocimem\|ECE423_QSYS_cpu_0_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|lpddr2\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lpddr2\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u0\|lpddr2\|pll0\|pll1~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lpddr2\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1552161876322 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1552161876322 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1552161882558 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1552161882558 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[0\]_IN (Rise) DDR2LP_DQS_p\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[0\]_IN (Rise) to DDR2LP_DQS_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[1\]_IN (Rise) DDR2LP_DQS_p\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[1\]_IN (Rise) to DDR2LP_DQS_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[2\]_IN (Rise) DDR2LP_DQS_p\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[2\]_IN (Rise) to DDR2LP_DQS_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup DDR2LP_DQS_p\[3\]_IN (Rise) DDR2LP_DQS_p\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from DDR2LP_DQS_p\[3\]_IN (Rise) to DDR2LP_DQS_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_p\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_afi_clk (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_afi_clk (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Rise) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.180 " "Setup clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) DDR2LP_DQS_p\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from u0\|lpddr2\|ECE423_QSYS_lpddr2_p0_sampling_clock (Fall) to DDR2LP_DQS_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Rise) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.170 " "Setup clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) DDR2LP_DQS_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from u0\|lpddr2\|pll0\|pll_dq_write_clk (Fall) to DDR2LP_DQS_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1552161882558 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Design Assistant" 0 -1 1552161882558 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 11 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 11 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dqs " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dqs\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27726 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dq " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dq\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27726 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45389 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45391 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27107 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27109 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 46367 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 47343 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 15947 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 47341 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 46365 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891369 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891369 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 3 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 3 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dq " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dq\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27726 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 137080 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 15947 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 4 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|phy_reset_n " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|phy_reset_n\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27751 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~1 " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 50698 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~0 " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 50488 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|comb~1 " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 62329 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 11 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 11 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\|read_latency_shift_reg\[0\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\|read_latency_shift_reg\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20397 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\|avl_state.TRK_MGR_STATE_WR_PHASE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\|avl_state.TRK_MGR_STATE_WR_PHASE\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 218 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 21685 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[0\]~DUPLICATE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[0\]~DUPLICATE\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 182731 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[0\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20435 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[1\]~DUPLICATE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[1\]~DUPLICATE\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 182732 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\|avl_state.TRK_MGR_STATE_JMPADDR " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\|avl_state.TRK_MGR_STATE_JMPADDR\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 218 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 21672 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|has_pending_responses " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|has_pending_responses\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20330 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|pending_response_count\[0\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|pending_response_count\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 358 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20325 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\|mem_used\[0\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\|mem_used\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 374 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20503 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|has_pending_responses~DUPLICATE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\|has_pending_responses~DUPLICATE\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 280 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 182733 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[1\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|top_priority_reg\[1\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20434 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 4 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 4 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 1101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27038 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 1101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 46223 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 1101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45247 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_ff\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 1101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 47199 10611 11489 0 0 ""}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 9 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 9 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dqs " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\|phy_clk_dqs\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27726 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45389 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45391 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27107 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27109 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 46367 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqs_enable_int\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 968 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 47343 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 47341 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\|dqsbusout\"" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 227 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 46365 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 2 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 2 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 141232 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""} { "Warning" "WDRC_NODES_WARNING" " CLOCK_50_B7A " "Node  \"CLOCK_50_B7A\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 1722 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll1~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 178 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 141232 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891385 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891385 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " CPU_RESET_n " "Node  \"CPU_RESET_n\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 1724 10611 11489 0 0 ""}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1552161891400 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 532 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 532 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 87848 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_125_p~inputCLKENA0 " "Node  \"CLOCK_125_p~inputCLKENA0\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143216 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143212 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26500 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|phy_reset_n " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|phy_reset_n\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 27751 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49783 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002\|src0_valid~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_002\|src0_valid~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49819 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_alu_result~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_alu_result~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 390 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49826 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|F_valid~1 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|F_valid~1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 604 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 51594 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~1 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49785 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux\|src1_valid " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux\|src1_valid\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 45041 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\|read_latency_shift_reg\[0\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\|read_latency_shift_reg\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 392 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20379 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|src_data\[45\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|src_data\[45\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 20483 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~2 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\|av_waitrequest~2\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49806 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux\|src0_valid~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux\|src0_valid~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49756 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_ctrl_shift_rot_right " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_ctrl_shift_rot_right\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 667 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26461 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|D_iw\[4\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|D_iw\[4\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 25972 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|D_iw\[3\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|D_iw\[3\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 25973 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|W_alu_result\[5\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|W_alu_result\[5\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1617 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26301 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src2_use_imm " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src2_use_imm\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 688 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26412 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_alu_sub " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_alu_sub\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 391 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26417 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src1~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src1~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 684 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 51197 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_new_inst " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|E_new_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26415 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_ctrl_ld " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_ctrl_ld\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 645 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26475 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|av_ld_aligning_data " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|av_ld_aligning_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 723 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26432 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|W_alu_result\[4\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|W_alu_result\[4\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1617 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26302 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src1~1 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_src1~1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 684 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 51198 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_logic_op\[0\]~DUPLICATE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|R_logic_op\[0\]~DUPLICATE\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1233 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 182752 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|av_ld_rshift8~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|av_ld_rshift8~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 739 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 54295 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001\|src0_valid~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001\|src0_valid~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 49820 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1552161891400 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1552161891400 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_125_p~inputCLKENA0 " "Node  \"CLOCK_125_p~inputCLKENA0\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143216 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 " "Node  \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143221 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 " "Node  \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143220 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " CPU_RESET_n~inputCLKENA0 " "Node  \"CPU_RESET_n~inputCLKENA0\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143222 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_avl_clk~CLKENA0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 132 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143212 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\|r_sync_rst\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 26500 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 36814 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50_B7A~inputCLKENA0 " "Node  \"CLOCK_50_B7A~inputCLKENA0\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_C5G.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143218 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|A_stall " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|A_stall\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v" 4206 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 36454 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_clock_divider.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 15947 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node  \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 36810 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|state.process_data " "Node  \"ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|state.process_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d.vhd" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 33009 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_004\|altera_avalon_st_pipeline_base:core\|full1 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_004\|altera_avalon_st_pipeline_base:core\|full1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 36965 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|always10~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|always10~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 57992 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|LessThan17~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|LessThan17~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 1097 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 77401 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|process_0~0 " "Node  \"ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|process_0~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 58511 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_002\|altera_avalon_st_pipeline_base:core\|full0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 37402 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter\|use_reg " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:write_dma_mm_write_cmd_width_adapter\|use_reg\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 308 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 3136 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 87848 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~1 " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~1\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 50698 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~0 " "Node  \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|comb~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 50488 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_004\|altera_avalon_st_pipeline_base:core\|data1\[150\]~DUPLICATE " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:mux_pipeline_004\|altera_avalon_st_pipeline_base:core\|data1\[150\]~DUPLICATE\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 183089 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|full0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\|full0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 2534 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|counter\[0\] " "Node  \"ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|counter\[0\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d.vhd" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 32984 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux\|saved_grant\[2\] " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|ECE423_QSYS_mm_interconnect_2_cmd_mux:cmd_mux\|saved_grant\[2\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2_cmd_mux.sv" 259 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 5041 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_config_clk~CLKENA0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 143214 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|ShiftLeft2~7 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|ShiftLeft2~7\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 1090 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 77424 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|counter\[1\] " "Node  \"ECE423_QSYS:u0\|IDCT_2D_hw:idct_2d\|counter\[1\]\"" {  } { { "ECE423_QSYS/synthesis/submodules/idct_2d.vhd" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_2d.vhd" 143 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 32985 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|out_valid~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:read_dma_mm_read_rsp_width_adapter\|out_valid~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 57993 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_NODES_INFO" " ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|F_stall~0 " "Node  \"ECE423_QSYS:u0\|ECE423_QSYS_cpu_0:cpu_0\|ECE423_QSYS_cpu_0_cpu:cpu\|F_stall~0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v" "" { Text "C:/Users/ndliu/ECE423/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_0_cpu.v" 5137 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ndliu/ECE423/ece423_prefab/" { { 0 { 0 ""} 0 64157 10611 11489 0 0 ""}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1552161891400 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1552161891400 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1552161891400 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "582 46 " "Design Assistant information: finished post-fitting analysis of current design -- generated 582 information messages and 46 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1552161891400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 56 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5425 " "Peak virtual memory: 5425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552161891943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 15:04:51 2019 " "Processing ended: Sat Mar 09 15:04:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552161891943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552161891943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552161891943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1552161891943 ""}
