/* -*- mode: C; c-basic-offset: 4; intent-tabs-mode: nil -*-
 *
 * This file is part of the internal implementation of the Sifteo SDK.
 * Confidential, not for redistribution.
 *
 * Copyright <c> 2011 Sifteo, Inc. All rights reserved.
 */

#include "vectors.h"
#include "debug.h"

extern unsigned _stack;

#define HANDLER_LOG(name)                                  \
    IRQ_HANDLER name() {                                   \
        Debug::log("Unexpected IRQ (" #name ")");          \
    }

// XXX: Do something less bad on non-debug builds
#define HANDLER_LOG_HALT(name)                              \
    IRQ_HANDLER name() {                                    \
        Debug::log("Unexpected IRQ (" #name "), halting");  \
        while (1);                                          \
    }

HANDLER_LOG(ISR_Default);

HANDLER_LOG_HALT(ISR_DefaultNMI);
HANDLER_LOG_HALT(ISR_DefaultHardFault);
HANDLER_LOG_HALT(ISR_DefaultMemManage);
HANDLER_LOG_HALT(ISR_DefaultBusFault);
HANDLER_LOG_HALT(ISR_DefaultUsageFault);
HANDLER_LOG_HALT(ISR_DefaultSVCall);
HANDLER_LOG_HALT(ISR_DefaultDebug);

#pragma weak ISR_NMI = ISR_DefaultNMI
#pragma weak ISR_HardFault = ISR_DefaultHardFault
#pragma weak ISR_MemManage = ISR_DefaultMemManage
#pragma weak ISR_BusFault = ISR_DefaultBusFault
#pragma weak ISR_UsageFault = ISR_DefaultUsageFault
#pragma weak ISR_SVCall = ISR_DefaultSVCall
#pragma weak ISR_Debug = ISR_DefaultDebug
#pragma weak ISR_PendSV = ISR_Default
#pragma weak ISR_SysTick = ISR_Default
#pragma weak ISR_WWDG = ISR_Default
#pragma weak ISR_PVD = ISR_Default
#pragma weak ISR_Tamper = ISR_Default
#pragma weak ISR_RTC = ISR_Default
#pragma weak ISR_Flash = ISR_Default
#pragma weak ISR_RCC = ISR_Default
#pragma weak ISR_EXTI0 = ISR_Default
#pragma weak ISR_EXTI1 = ISR_Default
#pragma weak ISR_EXTI2 = ISR_Default
#pragma weak ISR_EXTI3 = ISR_Default
#pragma weak ISR_EXTI4 = ISR_Default
#pragma weak ISR_DMA1_Channel1 = ISR_Default
#pragma weak ISR_DMA1_Channel2 = ISR_Default
#pragma weak ISR_DMA1_Channel3 = ISR_Default
#pragma weak ISR_DMA1_Channel4 = ISR_Default
#pragma weak ISR_DMA1_Channel5 = ISR_Default
#pragma weak ISR_DMA1_Channel6 = ISR_Default
#pragma weak ISR_DMA1_Channel7 = ISR_Default
#pragma weak ISR_ADC1_2 = ISR_Default
#pragma weak ISR_CAN1_TX = ISR_Default
#pragma weak ISR_CAN1_RX0 = ISR_Default
#pragma weak ISR_CAN1_RX1 = ISR_Default
#pragma weak ISR_CAN1_SCE = ISR_Default
#pragma weak ISR_EXTI9_5 = ISR_Default
#pragma weak ISR_TIM1_BRK = ISR_Default
#pragma weak ISR_TIM1_UP = ISR_Default
#pragma weak ISR_TIM1_TRG_COM = ISR_Default
#pragma weak ISR_TIM1_CC = ISR_Default
#pragma weak ISR_TIM2 = ISR_Default
#pragma weak ISR_TIM3 = ISR_Default
#pragma weak ISR_TIM4 = ISR_Default
#pragma weak ISR_I2C1_EV = ISR_Default
#pragma weak ISR_I2C1_ER = ISR_Default
#pragma weak ISR_I2C2_EV = ISR_Default
#pragma weak ISR_I2C2_ER = ISR_Default
#pragma weak ISR_SPI1 = ISR_Default
#pragma weak ISR_SPI2 = ISR_Default
#pragma weak ISR_USART1 = ISR_Default
#pragma weak ISR_USART2 = ISR_Default
#pragma weak ISR_USART3 = ISR_Default
#pragma weak ISR_EXTI15_10 = ISR_Default
#pragma weak ISR_RTCAlarm = ISR_Default
#pragma weak ISR_UsbOtg_FS_Wakeup = ISR_Default
#pragma weak ISR_TIM5 = ISR_Default
#pragma weak ISR_SPI3 = ISR_Default
#pragma weak ISR_UART4 = ISR_Default
#pragma weak ISR_UART5 = ISR_Default
#pragma weak ISR_TIM6 = ISR_Default
#pragma weak ISR_TIM7 = ISR_Default
#pragma weak ISR_DMA2_Channel1 = ISR_Default
#pragma weak ISR_DMA2_Channel2 = ISR_Default
#pragma weak ISR_DMA2_Channel3 = ISR_Default
#pragma weak ISR_DMA2_Channel4 = ISR_Default
#pragma weak ISR_DMA2_Channel5 = ISR_Default
#pragma weak ISR_Ethernet = ISR_Default
#pragma weak ISR_EthernetWakeup = ISR_Default
#pragma weak ISR_CAN2_TX = ISR_Default
#pragma weak ISR_CAN2_RX0 = ISR_Default
#pragma weak ISR_CAN2_RX1 = ISR_Default
#pragma weak ISR_CAN2_SCE = ISR_Default
#pragma weak ISR_UsbOtg_FS = ISR_Default

__attribute__ ((section (".vectors"))) const struct IVT_t IVT =
{
    &_stack,
    _start,
    ISR_NMI,
    ISR_HardFault,
    ISR_MemManage,
    ISR_BusFault,
    ISR_UsageFault,
    { 0 },
    ISR_SVCall,
    ISR_Debug,
    0,
    ISR_PendSV,
    ISR_SysTick,
    ISR_WWDG,
    ISR_PVD,
    ISR_Tamper,
    ISR_RTC,
    ISR_Flash,
    ISR_RCC,
    ISR_EXTI0,
    ISR_EXTI1,
    ISR_EXTI2,
    ISR_EXTI3,
    ISR_EXTI4,
    ISR_DMA1_Channel1,
    ISR_DMA1_Channel2,
    ISR_DMA1_Channel3,
    ISR_DMA1_Channel4,
    ISR_DMA1_Channel5,
    ISR_DMA1_Channel6,
    ISR_DMA1_Channel7,
    ISR_ADC1_2,
    ISR_CAN1_TX,
    ISR_CAN1_RX0,
    ISR_CAN1_RX1,
    ISR_CAN1_SCE,
    ISR_EXTI9_5,
    ISR_TIM1_BRK,
    ISR_TIM1_UP,
    ISR_TIM1_TRG_COM,
    ISR_TIM1_CC,
    ISR_TIM2,
    ISR_TIM3,
    ISR_TIM4,
    ISR_I2C1_EV,
    ISR_I2C1_ER,
    ISR_I2C2_EV,
    ISR_I2C2_ER,
    ISR_SPI1,
    ISR_SPI2,
    ISR_USART1,
    ISR_USART2,
    ISR_USART3,
    ISR_EXTI15_10,
    ISR_RTCAlarm,
    ISR_UsbOtg_FS_Wakeup,
    { 0 },
    ISR_TIM5,
    ISR_SPI3,
    ISR_UART4,
    ISR_UART5,
    ISR_TIM6,
    ISR_TIM7,
    ISR_DMA2_Channel1,
    ISR_DMA2_Channel2,
    ISR_DMA2_Channel3,
    ISR_DMA2_Channel4,
    ISR_DMA2_Channel5,
    ISR_Ethernet,
    ISR_EthernetWakeup,
    ISR_CAN2_TX,
    ISR_CAN2_RX0,
    ISR_CAN2_RX1,
    ISR_CAN2_SCE,
    ISR_UsbOtg_FS
};

