$date
	Sun Oct 23 04:55:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#196653
b11 !
1"
#196654
b11 &
b11 %
1$
#196655
0"
#196658
b1010 &
b1010 %
#196662
b101 &
b101 %
#196666
b10000 &
b10000 %
#196670
b1000 &
b1000 %
#196674
b100 &
b100 %
#196678
b10 &
b10 %
#196682
b1 &
b1 %
1#
#196686
b0 &
0#
b0 %
0$
#1192044
b10000 !
1"
#1192046
b10000 &
b10000 %
1$
#1192047
0"
#1192050
b1000 &
b1000 %
#1192054
b100 &
b100 %
#1192058
b10 &
b10 %
#1192062
b1 &
1#
b1 %
#1192066
b0 &
b0 %
0#
0$
#2179401
b1011 !
1"
#2179402
b1011 &
b1011 %
1$
#2179403
0"
#2179406
b100010 &
b100010 %
#2179410
b10001 &
b10001 %
#2179414
b110100 &
b110100 %
#2179418
b11010 &
b11010 %
#2179422
b1101 &
b1101 %
#2179426
b101000 &
b101000 %
#2179430
b10100 &
b10100 %
#2179434
b1010 &
b1010 %
#2179438
b101 &
b101 %
#2179442
b10000 &
b10000 %
#2179446
b1000 &
b1000 %
#2179450
b100 &
b100 %
#2179454
b10 &
b10 %
#2179458
b1 &
b1 %
1#
#2179462
b0 &
0#
b0 %
0$
#4500012
