{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683069392607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683069392608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  2 20:16:32 2023 " "Processing started: Tue May  2 20:16:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683069392608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683069392608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mru -c mru " "Command: quartus_map --read_settings_files=on --write_settings_files=off mru -c mru" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683069392608 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683069392750 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_OBJECT_DECL_WITH_RANGE" "int mru.sv(33) " "Verilog HDL Declaration error at mru.sv(33): objects with int type cannot be declared with a range" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 33 0 0 } }  } 0 10249 "Verilog HDL Declaration error at %2!s!: objects with %1!s! type cannot be declared with a range" 0 0 "Quartus II" 0 -1 1683069392806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mru.sv(14) " "Verilog HDL information at mru.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683069392806 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mru mru.sv(1) " "Ignored design unit \"mru\" at mru.sv(1) due to previous errors" {  } { { "mru.sv" "" { Text "/home/noname/Documentos/mru/mru.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1683069392806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mru.sv 0 0 " "Found 0 design units, including 0 entities, in source file mru.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683069392807 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683069392847 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  2 20:16:32 2023 " "Processing ended: Tue May  2 20:16:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683069392847 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683069392847 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683069392847 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683069392847 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683069393442 ""}
