

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_117_4'
================================================================
* Date:           Sat Jun 14 08:40:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_117_4  |       16|       16|         2|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [bnn.cpp:117]   --->   Operation 5 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln117 = store i7 0, i7 %i_3" [bnn.cpp:117]   --->   Operation 6 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = load i7 %i_3" [bnn.cpp:117]   --->   Operation 8 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6" [bnn.cpp:117]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %tmp, void %for.inc43.split, void %for.inc57.preheader.exitStub" [bnn.cpp:117]   --->   Operation 10 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i, i32 2, i32 5" [bnn.cpp:117]   --->   Operation 11 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %lshr_ln3" [bnn.cpp:117]   --->   Operation 12 'zext' 'zext_ln117' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln117" [bnn.cpp:120]   --->   Operation 13 'getelementptr' 'layer2_activations_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%layer2_activations_load = load i4 %layer2_activations_addr" [bnn.cpp:120]   --->   Operation 14 'load' 'layer2_activations_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_activations_1_addr = getelementptr i32 %layer2_activations_1, i64 0, i64 %zext_ln117" [bnn.cpp:120]   --->   Operation 15 'getelementptr' 'layer2_activations_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_activations_2_addr = getelementptr i32 %layer2_activations_2, i64 0, i64 %zext_ln117" [bnn.cpp:120]   --->   Operation 16 'getelementptr' 'layer2_activations_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_activations_3_addr = getelementptr i32 %layer2_activations_3, i64 0, i64 %zext_ln117" [bnn.cpp:120]   --->   Operation 17 'getelementptr' 'layer2_activations_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%layer2_activations_1_load = load i4 %layer2_activations_1_addr" [bnn.cpp:120]   --->   Operation 18 'load' 'layer2_activations_1_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%layer2_activations_2_load = load i4 %layer2_activations_2_addr" [bnn.cpp:120]   --->   Operation 19 'load' 'layer2_activations_2_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%layer2_activations_3_load = load i4 %layer2_activations_3_addr" [bnn.cpp:120]   --->   Operation 20 'load' 'layer2_activations_3_load' <Predicate = (!tmp)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln117 = add i7 %i, i7 4" [bnn.cpp:117]   --->   Operation 21 'add' 'add_ln117' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln117 = store i7 %add_ln117, i7 %i_3" [bnn.cpp:117]   --->   Operation 22 'store' 'store_ln117' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.19>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:117]   --->   Operation 23 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [bnn.cpp:117]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [bnn.cpp:117]   --->   Operation 25 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_load = load i4 %layer2_activations_addr" [bnn.cpp:120]   --->   Operation 26 'load' 'layer2_activations_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln120)   --->   "%shl_ln120 = shl i32 %layer2_activations_load, i32 1" [bnn.cpp:120]   --->   Operation 27 'shl' 'shl_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln120 = add i32 %shl_ln120, i32 4294967168" [bnn.cpp:120]   --->   Operation 28 'add' 'add_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_1_load = load i4 %layer2_activations_1_addr" [bnn.cpp:120]   --->   Operation 29 'load' 'layer2_activations_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_1)   --->   "%shl_ln120_1 = shl i32 %layer2_activations_1_load, i32 1" [bnn.cpp:120]   --->   Operation 30 'shl' 'shl_ln120_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln120_1 = add i32 %shl_ln120_1, i32 4294967168" [bnn.cpp:120]   --->   Operation 31 'add' 'add_ln120_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_2_load = load i4 %layer2_activations_2_addr" [bnn.cpp:120]   --->   Operation 32 'load' 'layer2_activations_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_2)   --->   "%shl_ln120_2 = shl i32 %layer2_activations_2_load, i32 1" [bnn.cpp:120]   --->   Operation 33 'shl' 'shl_ln120_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln120_2 = add i32 %shl_ln120_2, i32 4294967168" [bnn.cpp:120]   --->   Operation 34 'add' 'add_ln120_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/2] ( I:2.32ns O:2.32ns )   --->   "%layer2_activations_3_load = load i4 %layer2_activations_3_addr" [bnn.cpp:120]   --->   Operation 35 'load' 'layer2_activations_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln120_3)   --->   "%shl_ln120_3 = shl i32 %layer2_activations_3_load, i32 1" [bnn.cpp:120]   --->   Operation 36 'shl' 'shl_ln120_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln120_3 = add i32 %shl_ln120_3, i32 4294967168" [bnn.cpp:120]   --->   Operation 37 'add' 'add_ln120_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln120 = store i32 %add_ln120, i4 %layer2_activations_addr" [bnn.cpp:120]   --->   Operation 38 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln120 = store i32 %add_ln120_1, i4 %layer2_activations_1_addr" [bnn.cpp:120]   --->   Operation 39 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln120 = store i32 %add_ln120_2, i4 %layer2_activations_2_addr" [bnn.cpp:120]   --->   Operation 40 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln120 = store i32 %add_ln120_3, i4 %layer2_activations_3_addr" [bnn.cpp:120]   --->   Operation 41 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc43" [bnn.cpp:117]   --->   Operation 42 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln117', bnn.cpp:117) of constant 0 on local variable 'i', bnn.cpp:117 [6]  (1.588 ns)
	'load' operation 7 bit ('i', bnn.cpp:117) on local variable 'i', bnn.cpp:117 [9]  (0.000 ns)
	'add' operation 7 bit ('add_ln117', bnn.cpp:117) [38]  (1.870 ns)
	'store' operation 0 bit ('store_ln117', bnn.cpp:117) of variable 'add_ln117', bnn.cpp:117 on local variable 'i', bnn.cpp:117 [39]  (1.588 ns)

 <State 2>: 7.196ns
The critical path consists of the following:
	'load' operation 32 bit ('layer2_activations_load', bnn.cpp:120) on array 'layer2_activations' [19]  (2.322 ns)
	'shl' operation 32 bit ('shl_ln120', bnn.cpp:120) [20]  (0.000 ns)
	'add' operation 32 bit ('add_ln120', bnn.cpp:120) [21]  (2.552 ns)
	'store' operation 0 bit ('store_ln120', bnn.cpp:120) of variable 'add_ln120', bnn.cpp:120 on array 'layer2_activations' [34]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
