{
    "TÃ­tulo": "Gaetano Borriello - Publications",
    "Cuerpo": "An FPGA for Implementing Asynchronous Circuits. IEEE Design and Test of Computers, special issue on asynchronous design, October 1994. G. Borriello, R. Lyon, A. C. Ebeling, G. Borriello. Dynamically Reconfigurable Logic Array for Digital Logic Circuits, U.S. Patent 5,208,491; May 1993. C. Ebeling, G. Borriello. Operation/Event Graphs: A Design Representation for Timing Behavior. C. Ebeling, G. Borriello. al..  Report on the Workshop on Microelectronics Systems Education in the 1990's. G. Borriello. Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems. IEEE International Conference on Computer Design, October 1993. IEEE International Conference on Computer Design, October 1994. 2nd ACM/IEEE Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, March 1992. G. Borriello. Synthesis of the Hardware/Software Interface in Microcontroller-Based Systems. IEEE International Workshop on Hardware/Software Co-Design, October 1992. IEEE International Workshop on Hardware/Software Co-Design, October 1992. 3rd ACM Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, September 1993. 3rd ACM Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, September 1993.",
    "ground_truth": "other"
}