
SEVEN_INTERRUPT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000660  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  00000660  000006f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080006a  0080006a  000006fe  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 87 00 	jmp	0x10e	; 0x10e <__vector_1>
   8:	0c 94 b0 00 	jmp	0x160	; 0x160 <__vector_2>
   c:	0c 94 d9 00 	jmp	0x1b2	; 0x1b2 <__vector_3>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 e6       	ldi	r30, 0x60	; 96
  68:	f6 e0       	ldi	r31, 0x06	; 6
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	aa 36       	cpi	r26, 0x6A	; 106
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	aa e6       	ldi	r26, 0x6A	; 106
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a2 37       	cpi	r26, 0x72	; 114
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 de 02 	call	0x5bc	; 0x5bc <main>
  8a:	0c 94 2e 03 	jmp	0x65c	; 0x65c <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <EXTI_enable>:
  92:	81 30       	cpi	r24, 0x01	; 1
  94:	69 f0       	breq	.+26     	; 0xb0 <EXTI_enable+0x1e>
  96:	81 30       	cpi	r24, 0x01	; 1
  98:	18 f0       	brcs	.+6      	; 0xa0 <EXTI_enable+0xe>
  9a:	82 30       	cpi	r24, 0x02	; 2
  9c:	c1 f4       	brne	.+48     	; 0xce <EXTI_enable+0x3c>
  9e:	10 c0       	rjmp	.+32     	; 0xc0 <EXTI_enable+0x2e>
  a0:	8b b7       	in	r24, 0x3b	; 59
  a2:	80 64       	ori	r24, 0x40	; 64
  a4:	8b bf       	out	0x3b, r24	; 59
  a6:	50 93 6b 00 	sts	0x006B, r21
  aa:	40 93 6a 00 	sts	0x006A, r20
  ae:	08 95       	ret
  b0:	8b b7       	in	r24, 0x3b	; 59
  b2:	80 68       	ori	r24, 0x80	; 128
  b4:	8b bf       	out	0x3b, r24	; 59
  b6:	50 93 6d 00 	sts	0x006D, r21
  ba:	40 93 6c 00 	sts	0x006C, r20
  be:	08 95       	ret
  c0:	8b b7       	in	r24, 0x3b	; 59
  c2:	80 62       	ori	r24, 0x20	; 32
  c4:	8b bf       	out	0x3b, r24	; 59
  c6:	50 93 6f 00 	sts	0x006F, r21
  ca:	40 93 6e 00 	sts	0x006E, r20
  ce:	08 95       	ret

000000d0 <EXTI_disable>:
  d0:	81 30       	cpi	r24, 0x01	; 1
  d2:	69 f0       	breq	.+26     	; 0xee <EXTI_disable+0x1e>
  d4:	81 30       	cpi	r24, 0x01	; 1
  d6:	18 f0       	brcs	.+6      	; 0xde <EXTI_disable+0xe>
  d8:	82 30       	cpi	r24, 0x02	; 2
  da:	c1 f4       	brne	.+48     	; 0x10c <EXTI_disable+0x3c>
  dc:	10 c0       	rjmp	.+32     	; 0xfe <EXTI_disable+0x2e>
  de:	8b b7       	in	r24, 0x3b	; 59
  e0:	8f 7b       	andi	r24, 0xBF	; 191
  e2:	8b bf       	out	0x3b, r24	; 59
  e4:	10 92 6b 00 	sts	0x006B, r1
  e8:	10 92 6a 00 	sts	0x006A, r1
  ec:	08 95       	ret
  ee:	8b b7       	in	r24, 0x3b	; 59
  f0:	8f 77       	andi	r24, 0x7F	; 127
  f2:	8b bf       	out	0x3b, r24	; 59
  f4:	10 92 6d 00 	sts	0x006D, r1
  f8:	10 92 6c 00 	sts	0x006C, r1
  fc:	08 95       	ret
  fe:	8b b7       	in	r24, 0x3b	; 59
 100:	8f 7d       	andi	r24, 0xDF	; 223
 102:	8b bf       	out	0x3b, r24	; 59
 104:	10 92 6f 00 	sts	0x006F, r1
 108:	10 92 6e 00 	sts	0x006E, r1
 10c:	08 95       	ret

0000010e <__vector_1>:
 10e:	1f 92       	push	r1
 110:	0f 92       	push	r0
 112:	0f b6       	in	r0, 0x3f	; 63
 114:	0f 92       	push	r0
 116:	11 24       	eor	r1, r1
 118:	2f 93       	push	r18
 11a:	3f 93       	push	r19
 11c:	4f 93       	push	r20
 11e:	5f 93       	push	r21
 120:	6f 93       	push	r22
 122:	7f 93       	push	r23
 124:	8f 93       	push	r24
 126:	9f 93       	push	r25
 128:	af 93       	push	r26
 12a:	bf 93       	push	r27
 12c:	ef 93       	push	r30
 12e:	ff 93       	push	r31
 130:	e0 91 6a 00 	lds	r30, 0x006A
 134:	f0 91 6b 00 	lds	r31, 0x006B
 138:	30 97       	sbiw	r30, 0x00	; 0
 13a:	09 f0       	breq	.+2      	; 0x13e <__vector_1+0x30>
 13c:	09 95       	icall
 13e:	ff 91       	pop	r31
 140:	ef 91       	pop	r30
 142:	bf 91       	pop	r27
 144:	af 91       	pop	r26
 146:	9f 91       	pop	r25
 148:	8f 91       	pop	r24
 14a:	7f 91       	pop	r23
 14c:	6f 91       	pop	r22
 14e:	5f 91       	pop	r21
 150:	4f 91       	pop	r20
 152:	3f 91       	pop	r19
 154:	2f 91       	pop	r18
 156:	0f 90       	pop	r0
 158:	0f be       	out	0x3f, r0	; 63
 15a:	0f 90       	pop	r0
 15c:	1f 90       	pop	r1
 15e:	18 95       	reti

00000160 <__vector_2>:
 160:	1f 92       	push	r1
 162:	0f 92       	push	r0
 164:	0f b6       	in	r0, 0x3f	; 63
 166:	0f 92       	push	r0
 168:	11 24       	eor	r1, r1
 16a:	2f 93       	push	r18
 16c:	3f 93       	push	r19
 16e:	4f 93       	push	r20
 170:	5f 93       	push	r21
 172:	6f 93       	push	r22
 174:	7f 93       	push	r23
 176:	8f 93       	push	r24
 178:	9f 93       	push	r25
 17a:	af 93       	push	r26
 17c:	bf 93       	push	r27
 17e:	ef 93       	push	r30
 180:	ff 93       	push	r31
 182:	e0 91 6c 00 	lds	r30, 0x006C
 186:	f0 91 6d 00 	lds	r31, 0x006D
 18a:	30 97       	sbiw	r30, 0x00	; 0
 18c:	09 f0       	breq	.+2      	; 0x190 <__vector_2+0x30>
 18e:	09 95       	icall
 190:	ff 91       	pop	r31
 192:	ef 91       	pop	r30
 194:	bf 91       	pop	r27
 196:	af 91       	pop	r26
 198:	9f 91       	pop	r25
 19a:	8f 91       	pop	r24
 19c:	7f 91       	pop	r23
 19e:	6f 91       	pop	r22
 1a0:	5f 91       	pop	r21
 1a2:	4f 91       	pop	r20
 1a4:	3f 91       	pop	r19
 1a6:	2f 91       	pop	r18
 1a8:	0f 90       	pop	r0
 1aa:	0f be       	out	0x3f, r0	; 63
 1ac:	0f 90       	pop	r0
 1ae:	1f 90       	pop	r1
 1b0:	18 95       	reti

000001b2 <__vector_3>:
 1b2:	1f 92       	push	r1
 1b4:	0f 92       	push	r0
 1b6:	0f b6       	in	r0, 0x3f	; 63
 1b8:	0f 92       	push	r0
 1ba:	11 24       	eor	r1, r1
 1bc:	2f 93       	push	r18
 1be:	3f 93       	push	r19
 1c0:	4f 93       	push	r20
 1c2:	5f 93       	push	r21
 1c4:	6f 93       	push	r22
 1c6:	7f 93       	push	r23
 1c8:	8f 93       	push	r24
 1ca:	9f 93       	push	r25
 1cc:	af 93       	push	r26
 1ce:	bf 93       	push	r27
 1d0:	ef 93       	push	r30
 1d2:	ff 93       	push	r31
 1d4:	e0 91 6e 00 	lds	r30, 0x006E
 1d8:	f0 91 6f 00 	lds	r31, 0x006F
 1dc:	30 97       	sbiw	r30, 0x00	; 0
 1de:	09 f0       	breq	.+2      	; 0x1e2 <__vector_3+0x30>
 1e0:	09 95       	icall
 1e2:	ff 91       	pop	r31
 1e4:	ef 91       	pop	r30
 1e6:	bf 91       	pop	r27
 1e8:	af 91       	pop	r26
 1ea:	9f 91       	pop	r25
 1ec:	8f 91       	pop	r24
 1ee:	7f 91       	pop	r23
 1f0:	6f 91       	pop	r22
 1f2:	5f 91       	pop	r21
 1f4:	4f 91       	pop	r20
 1f6:	3f 91       	pop	r19
 1f8:	2f 91       	pop	r18
 1fa:	0f 90       	pop	r0
 1fc:	0f be       	out	0x3f, r0	; 63
 1fe:	0f 90       	pop	r0
 200:	1f 90       	pop	r1
 202:	18 95       	reti

00000204 <DIO_set_pin_direction>:
 204:	81 30       	cpi	r24, 0x01	; 1
 206:	09 f1       	breq	.+66     	; 0x24a <DIO_set_pin_direction+0x46>
 208:	81 30       	cpi	r24, 0x01	; 1
 20a:	30 f0       	brcs	.+12     	; 0x218 <DIO_set_pin_direction+0x14>
 20c:	82 30       	cpi	r24, 0x02	; 2
 20e:	b1 f1       	breq	.+108    	; 0x27c <DIO_set_pin_direction+0x78>
 210:	83 30       	cpi	r24, 0x03	; 3
 212:	09 f0       	breq	.+2      	; 0x216 <DIO_set_pin_direction+0x12>
 214:	64 c0       	rjmp	.+200    	; 0x2de <DIO_set_pin_direction+0xda>
 216:	4b c0       	rjmp	.+150    	; 0x2ae <DIO_set_pin_direction+0xaa>
 218:	44 23       	and	r20, r20
 21a:	59 f0       	breq	.+22     	; 0x232 <DIO_set_pin_direction+0x2e>
 21c:	2a b3       	in	r18, 0x1a	; 26
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	02 c0       	rjmp	.+4      	; 0x228 <DIO_set_pin_direction+0x24>
 224:	88 0f       	add	r24, r24
 226:	99 1f       	adc	r25, r25
 228:	6a 95       	dec	r22
 22a:	e2 f7       	brpl	.-8      	; 0x224 <DIO_set_pin_direction+0x20>
 22c:	28 2b       	or	r18, r24
 22e:	2a bb       	out	0x1a, r18	; 26
 230:	08 95       	ret
 232:	2a b3       	in	r18, 0x1a	; 26
 234:	81 e0       	ldi	r24, 0x01	; 1
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	02 c0       	rjmp	.+4      	; 0x23e <DIO_set_pin_direction+0x3a>
 23a:	88 0f       	add	r24, r24
 23c:	99 1f       	adc	r25, r25
 23e:	6a 95       	dec	r22
 240:	e2 f7       	brpl	.-8      	; 0x23a <DIO_set_pin_direction+0x36>
 242:	80 95       	com	r24
 244:	82 23       	and	r24, r18
 246:	8a bb       	out	0x1a, r24	; 26
 248:	08 95       	ret
 24a:	44 23       	and	r20, r20
 24c:	59 f0       	breq	.+22     	; 0x264 <DIO_set_pin_direction+0x60>
 24e:	27 b3       	in	r18, 0x17	; 23
 250:	81 e0       	ldi	r24, 0x01	; 1
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	02 c0       	rjmp	.+4      	; 0x25a <DIO_set_pin_direction+0x56>
 256:	88 0f       	add	r24, r24
 258:	99 1f       	adc	r25, r25
 25a:	6a 95       	dec	r22
 25c:	e2 f7       	brpl	.-8      	; 0x256 <DIO_set_pin_direction+0x52>
 25e:	28 2b       	or	r18, r24
 260:	27 bb       	out	0x17, r18	; 23
 262:	08 95       	ret
 264:	27 b3       	in	r18, 0x17	; 23
 266:	81 e0       	ldi	r24, 0x01	; 1
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	02 c0       	rjmp	.+4      	; 0x270 <DIO_set_pin_direction+0x6c>
 26c:	88 0f       	add	r24, r24
 26e:	99 1f       	adc	r25, r25
 270:	6a 95       	dec	r22
 272:	e2 f7       	brpl	.-8      	; 0x26c <DIO_set_pin_direction+0x68>
 274:	80 95       	com	r24
 276:	82 23       	and	r24, r18
 278:	87 bb       	out	0x17, r24	; 23
 27a:	08 95       	ret
 27c:	44 23       	and	r20, r20
 27e:	59 f0       	breq	.+22     	; 0x296 <DIO_set_pin_direction+0x92>
 280:	24 b3       	in	r18, 0x14	; 20
 282:	81 e0       	ldi	r24, 0x01	; 1
 284:	90 e0       	ldi	r25, 0x00	; 0
 286:	02 c0       	rjmp	.+4      	; 0x28c <DIO_set_pin_direction+0x88>
 288:	88 0f       	add	r24, r24
 28a:	99 1f       	adc	r25, r25
 28c:	6a 95       	dec	r22
 28e:	e2 f7       	brpl	.-8      	; 0x288 <DIO_set_pin_direction+0x84>
 290:	28 2b       	or	r18, r24
 292:	24 bb       	out	0x14, r18	; 20
 294:	08 95       	ret
 296:	24 b3       	in	r18, 0x14	; 20
 298:	81 e0       	ldi	r24, 0x01	; 1
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	02 c0       	rjmp	.+4      	; 0x2a2 <DIO_set_pin_direction+0x9e>
 29e:	88 0f       	add	r24, r24
 2a0:	99 1f       	adc	r25, r25
 2a2:	6a 95       	dec	r22
 2a4:	e2 f7       	brpl	.-8      	; 0x29e <DIO_set_pin_direction+0x9a>
 2a6:	80 95       	com	r24
 2a8:	82 23       	and	r24, r18
 2aa:	84 bb       	out	0x14, r24	; 20
 2ac:	08 95       	ret
 2ae:	44 23       	and	r20, r20
 2b0:	59 f0       	breq	.+22     	; 0x2c8 <DIO_set_pin_direction+0xc4>
 2b2:	21 b3       	in	r18, 0x11	; 17
 2b4:	81 e0       	ldi	r24, 0x01	; 1
 2b6:	90 e0       	ldi	r25, 0x00	; 0
 2b8:	02 c0       	rjmp	.+4      	; 0x2be <DIO_set_pin_direction+0xba>
 2ba:	88 0f       	add	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	6a 95       	dec	r22
 2c0:	e2 f7       	brpl	.-8      	; 0x2ba <DIO_set_pin_direction+0xb6>
 2c2:	28 2b       	or	r18, r24
 2c4:	21 bb       	out	0x11, r18	; 17
 2c6:	08 95       	ret
 2c8:	21 b3       	in	r18, 0x11	; 17
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <DIO_set_pin_direction+0xd0>
 2d0:	88 0f       	add	r24, r24
 2d2:	99 1f       	adc	r25, r25
 2d4:	6a 95       	dec	r22
 2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <DIO_set_pin_direction+0xcc>
 2d8:	80 95       	com	r24
 2da:	82 23       	and	r24, r18
 2dc:	81 bb       	out	0x11, r24	; 17
 2de:	08 95       	ret

000002e0 <DIO_read_pin_value>:
 2e0:	81 30       	cpi	r24, 0x01	; 1
 2e2:	51 f0       	breq	.+20     	; 0x2f8 <DIO_read_pin_value+0x18>
 2e4:	81 30       	cpi	r24, 0x01	; 1
 2e6:	30 f0       	brcs	.+12     	; 0x2f4 <DIO_read_pin_value+0x14>
 2e8:	82 30       	cpi	r24, 0x02	; 2
 2ea:	41 f0       	breq	.+16     	; 0x2fc <DIO_read_pin_value+0x1c>
 2ec:	83 30       	cpi	r24, 0x03	; 3
 2ee:	79 f0       	breq	.+30     	; 0x30e <DIO_read_pin_value+0x2e>
 2f0:	80 e0       	ldi	r24, 0x00	; 0
 2f2:	08 95       	ret
 2f4:	89 b3       	in	r24, 0x19	; 25
 2f6:	03 c0       	rjmp	.+6      	; 0x2fe <DIO_read_pin_value+0x1e>
 2f8:	86 b3       	in	r24, 0x16	; 22
 2fa:	01 c0       	rjmp	.+2      	; 0x2fe <DIO_read_pin_value+0x1e>
 2fc:	83 b3       	in	r24, 0x13	; 19
 2fe:	90 e0       	ldi	r25, 0x00	; 0
 300:	02 c0       	rjmp	.+4      	; 0x306 <DIO_read_pin_value+0x26>
 302:	95 95       	asr	r25
 304:	87 95       	ror	r24
 306:	6a 95       	dec	r22
 308:	e2 f7       	brpl	.-8      	; 0x302 <DIO_read_pin_value+0x22>
 30a:	81 70       	andi	r24, 0x01	; 1
 30c:	08 95       	ret
 30e:	80 b3       	in	r24, 0x10	; 16
 310:	90 e0       	ldi	r25, 0x00	; 0
 312:	02 c0       	rjmp	.+4      	; 0x318 <DIO_read_pin_value+0x38>
 314:	95 95       	asr	r25
 316:	87 95       	ror	r24
 318:	6a 95       	dec	r22
 31a:	e2 f7       	brpl	.-8      	; 0x314 <DIO_read_pin_value+0x34>
 31c:	81 70       	andi	r24, 0x01	; 1
 31e:	08 95       	ret

00000320 <DIO_write_pin_value>:
 320:	81 30       	cpi	r24, 0x01	; 1
 322:	09 f1       	breq	.+66     	; 0x366 <DIO_write_pin_value+0x46>
 324:	81 30       	cpi	r24, 0x01	; 1
 326:	30 f0       	brcs	.+12     	; 0x334 <DIO_write_pin_value+0x14>
 328:	82 30       	cpi	r24, 0x02	; 2
 32a:	b1 f1       	breq	.+108    	; 0x398 <DIO_write_pin_value+0x78>
 32c:	83 30       	cpi	r24, 0x03	; 3
 32e:	09 f0       	breq	.+2      	; 0x332 <DIO_write_pin_value+0x12>
 330:	64 c0       	rjmp	.+200    	; 0x3fa <DIO_write_pin_value+0xda>
 332:	4b c0       	rjmp	.+150    	; 0x3ca <DIO_write_pin_value+0xaa>
 334:	44 23       	and	r20, r20
 336:	59 f0       	breq	.+22     	; 0x34e <DIO_write_pin_value+0x2e>
 338:	2b b3       	in	r18, 0x1b	; 27
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	90 e0       	ldi	r25, 0x00	; 0
 33e:	02 c0       	rjmp	.+4      	; 0x344 <DIO_write_pin_value+0x24>
 340:	88 0f       	add	r24, r24
 342:	99 1f       	adc	r25, r25
 344:	6a 95       	dec	r22
 346:	e2 f7       	brpl	.-8      	; 0x340 <DIO_write_pin_value+0x20>
 348:	28 2b       	or	r18, r24
 34a:	2b bb       	out	0x1b, r18	; 27
 34c:	08 95       	ret
 34e:	2b b3       	in	r18, 0x1b	; 27
 350:	81 e0       	ldi	r24, 0x01	; 1
 352:	90 e0       	ldi	r25, 0x00	; 0
 354:	02 c0       	rjmp	.+4      	; 0x35a <DIO_write_pin_value+0x3a>
 356:	88 0f       	add	r24, r24
 358:	99 1f       	adc	r25, r25
 35a:	6a 95       	dec	r22
 35c:	e2 f7       	brpl	.-8      	; 0x356 <DIO_write_pin_value+0x36>
 35e:	80 95       	com	r24
 360:	82 23       	and	r24, r18
 362:	8b bb       	out	0x1b, r24	; 27
 364:	08 95       	ret
 366:	44 23       	and	r20, r20
 368:	59 f0       	breq	.+22     	; 0x380 <DIO_write_pin_value+0x60>
 36a:	28 b3       	in	r18, 0x18	; 24
 36c:	81 e0       	ldi	r24, 0x01	; 1
 36e:	90 e0       	ldi	r25, 0x00	; 0
 370:	02 c0       	rjmp	.+4      	; 0x376 <DIO_write_pin_value+0x56>
 372:	88 0f       	add	r24, r24
 374:	99 1f       	adc	r25, r25
 376:	6a 95       	dec	r22
 378:	e2 f7       	brpl	.-8      	; 0x372 <DIO_write_pin_value+0x52>
 37a:	28 2b       	or	r18, r24
 37c:	28 bb       	out	0x18, r18	; 24
 37e:	08 95       	ret
 380:	28 b3       	in	r18, 0x18	; 24
 382:	81 e0       	ldi	r24, 0x01	; 1
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	02 c0       	rjmp	.+4      	; 0x38c <DIO_write_pin_value+0x6c>
 388:	88 0f       	add	r24, r24
 38a:	99 1f       	adc	r25, r25
 38c:	6a 95       	dec	r22
 38e:	e2 f7       	brpl	.-8      	; 0x388 <DIO_write_pin_value+0x68>
 390:	80 95       	com	r24
 392:	82 23       	and	r24, r18
 394:	88 bb       	out	0x18, r24	; 24
 396:	08 95       	ret
 398:	44 23       	and	r20, r20
 39a:	59 f0       	breq	.+22     	; 0x3b2 <DIO_write_pin_value+0x92>
 39c:	25 b3       	in	r18, 0x15	; 21
 39e:	81 e0       	ldi	r24, 0x01	; 1
 3a0:	90 e0       	ldi	r25, 0x00	; 0
 3a2:	02 c0       	rjmp	.+4      	; 0x3a8 <DIO_write_pin_value+0x88>
 3a4:	88 0f       	add	r24, r24
 3a6:	99 1f       	adc	r25, r25
 3a8:	6a 95       	dec	r22
 3aa:	e2 f7       	brpl	.-8      	; 0x3a4 <DIO_write_pin_value+0x84>
 3ac:	28 2b       	or	r18, r24
 3ae:	25 bb       	out	0x15, r18	; 21
 3b0:	08 95       	ret
 3b2:	25 b3       	in	r18, 0x15	; 21
 3b4:	81 e0       	ldi	r24, 0x01	; 1
 3b6:	90 e0       	ldi	r25, 0x00	; 0
 3b8:	02 c0       	rjmp	.+4      	; 0x3be <DIO_write_pin_value+0x9e>
 3ba:	88 0f       	add	r24, r24
 3bc:	99 1f       	adc	r25, r25
 3be:	6a 95       	dec	r22
 3c0:	e2 f7       	brpl	.-8      	; 0x3ba <DIO_write_pin_value+0x9a>
 3c2:	80 95       	com	r24
 3c4:	82 23       	and	r24, r18
 3c6:	85 bb       	out	0x15, r24	; 21
 3c8:	08 95       	ret
 3ca:	44 23       	and	r20, r20
 3cc:	59 f0       	breq	.+22     	; 0x3e4 <DIO_write_pin_value+0xc4>
 3ce:	22 b3       	in	r18, 0x12	; 18
 3d0:	81 e0       	ldi	r24, 0x01	; 1
 3d2:	90 e0       	ldi	r25, 0x00	; 0
 3d4:	02 c0       	rjmp	.+4      	; 0x3da <DIO_write_pin_value+0xba>
 3d6:	88 0f       	add	r24, r24
 3d8:	99 1f       	adc	r25, r25
 3da:	6a 95       	dec	r22
 3dc:	e2 f7       	brpl	.-8      	; 0x3d6 <DIO_write_pin_value+0xb6>
 3de:	28 2b       	or	r18, r24
 3e0:	22 bb       	out	0x12, r18	; 18
 3e2:	08 95       	ret
 3e4:	22 b3       	in	r18, 0x12	; 18
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	90 e0       	ldi	r25, 0x00	; 0
 3ea:	02 c0       	rjmp	.+4      	; 0x3f0 <DIO_write_pin_value+0xd0>
 3ec:	88 0f       	add	r24, r24
 3ee:	99 1f       	adc	r25, r25
 3f0:	6a 95       	dec	r22
 3f2:	e2 f7       	brpl	.-8      	; 0x3ec <DIO_write_pin_value+0xcc>
 3f4:	80 95       	com	r24
 3f6:	82 23       	and	r24, r18
 3f8:	82 bb       	out	0x12, r24	; 18
 3fa:	08 95       	ret

000003fc <DIO_toggle_pin_value>:
 3fc:	81 30       	cpi	r24, 0x01	; 1
 3fe:	91 f0       	breq	.+36     	; 0x424 <DIO_toggle_pin_value+0x28>
 400:	81 30       	cpi	r24, 0x01	; 1
 402:	28 f0       	brcs	.+10     	; 0x40e <DIO_toggle_pin_value+0x12>
 404:	82 30       	cpi	r24, 0x02	; 2
 406:	c9 f0       	breq	.+50     	; 0x43a <DIO_toggle_pin_value+0x3e>
 408:	83 30       	cpi	r24, 0x03	; 3
 40a:	61 f5       	brne	.+88     	; 0x464 <__stack+0x5>
 40c:	21 c0       	rjmp	.+66     	; 0x450 <DIO_toggle_pin_value+0x54>
 40e:	2b b3       	in	r18, 0x1b	; 27
 410:	81 e0       	ldi	r24, 0x01	; 1
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	02 c0       	rjmp	.+4      	; 0x41a <DIO_toggle_pin_value+0x1e>
 416:	88 0f       	add	r24, r24
 418:	99 1f       	adc	r25, r25
 41a:	6a 95       	dec	r22
 41c:	e2 f7       	brpl	.-8      	; 0x416 <DIO_toggle_pin_value+0x1a>
 41e:	28 27       	eor	r18, r24
 420:	2b bb       	out	0x1b, r18	; 27
 422:	08 95       	ret
 424:	28 b3       	in	r18, 0x18	; 24
 426:	81 e0       	ldi	r24, 0x01	; 1
 428:	90 e0       	ldi	r25, 0x00	; 0
 42a:	02 c0       	rjmp	.+4      	; 0x430 <DIO_toggle_pin_value+0x34>
 42c:	88 0f       	add	r24, r24
 42e:	99 1f       	adc	r25, r25
 430:	6a 95       	dec	r22
 432:	e2 f7       	brpl	.-8      	; 0x42c <DIO_toggle_pin_value+0x30>
 434:	28 27       	eor	r18, r24
 436:	28 bb       	out	0x18, r18	; 24
 438:	08 95       	ret
 43a:	25 b3       	in	r18, 0x15	; 21
 43c:	81 e0       	ldi	r24, 0x01	; 1
 43e:	90 e0       	ldi	r25, 0x00	; 0
 440:	02 c0       	rjmp	.+4      	; 0x446 <DIO_toggle_pin_value+0x4a>
 442:	88 0f       	add	r24, r24
 444:	99 1f       	adc	r25, r25
 446:	6a 95       	dec	r22
 448:	e2 f7       	brpl	.-8      	; 0x442 <DIO_toggle_pin_value+0x46>
 44a:	28 27       	eor	r18, r24
 44c:	25 bb       	out	0x15, r18	; 21
 44e:	08 95       	ret
 450:	22 b3       	in	r18, 0x12	; 18
 452:	81 e0       	ldi	r24, 0x01	; 1
 454:	90 e0       	ldi	r25, 0x00	; 0
 456:	02 c0       	rjmp	.+4      	; 0x45c <DIO_toggle_pin_value+0x60>
 458:	88 0f       	add	r24, r24
 45a:	99 1f       	adc	r25, r25
 45c:	6a 95       	dec	r22
 45e:	e2 f7       	brpl	.-8      	; 0x458 <DIO_toggle_pin_value+0x5c>
 460:	28 27       	eor	r18, r24
 462:	22 bb       	out	0x12, r18	; 18
 464:	08 95       	ret

00000466 <DIO_set_port_direction>:
 466:	81 30       	cpi	r24, 0x01	; 1
 468:	49 f0       	breq	.+18     	; 0x47c <DIO_set_port_direction+0x16>
 46a:	81 30       	cpi	r24, 0x01	; 1
 46c:	28 f0       	brcs	.+10     	; 0x478 <DIO_set_port_direction+0x12>
 46e:	82 30       	cpi	r24, 0x02	; 2
 470:	39 f0       	breq	.+14     	; 0x480 <DIO_set_port_direction+0x1a>
 472:	83 30       	cpi	r24, 0x03	; 3
 474:	41 f4       	brne	.+16     	; 0x486 <DIO_set_port_direction+0x20>
 476:	06 c0       	rjmp	.+12     	; 0x484 <DIO_set_port_direction+0x1e>
 478:	6a bb       	out	0x1a, r22	; 26
 47a:	08 95       	ret
 47c:	67 bb       	out	0x17, r22	; 23
 47e:	08 95       	ret
 480:	64 bb       	out	0x14, r22	; 20
 482:	08 95       	ret
 484:	61 bb       	out	0x11, r22	; 17
 486:	08 95       	ret

00000488 <DIO_read_port_value>:
 488:	81 30       	cpi	r24, 0x01	; 1
 48a:	51 f0       	breq	.+20     	; 0x4a0 <DIO_read_port_value+0x18>
 48c:	81 30       	cpi	r24, 0x01	; 1
 48e:	30 f0       	brcs	.+12     	; 0x49c <DIO_read_port_value+0x14>
 490:	82 30       	cpi	r24, 0x02	; 2
 492:	41 f0       	breq	.+16     	; 0x4a4 <DIO_read_port_value+0x1c>
 494:	83 30       	cpi	r24, 0x03	; 3
 496:	41 f0       	breq	.+16     	; 0x4a8 <DIO_read_port_value+0x20>
 498:	80 e0       	ldi	r24, 0x00	; 0
 49a:	08 95       	ret
 49c:	89 b3       	in	r24, 0x19	; 25
 49e:	08 95       	ret
 4a0:	86 b3       	in	r24, 0x16	; 22
 4a2:	08 95       	ret
 4a4:	83 b3       	in	r24, 0x13	; 19
 4a6:	08 95       	ret
 4a8:	80 b3       	in	r24, 0x10	; 16
 4aa:	08 95       	ret

000004ac <DIO_write_port_value>:
 4ac:	81 30       	cpi	r24, 0x01	; 1
 4ae:	49 f0       	breq	.+18     	; 0x4c2 <DIO_write_port_value+0x16>
 4b0:	81 30       	cpi	r24, 0x01	; 1
 4b2:	28 f0       	brcs	.+10     	; 0x4be <DIO_write_port_value+0x12>
 4b4:	82 30       	cpi	r24, 0x02	; 2
 4b6:	39 f0       	breq	.+14     	; 0x4c6 <DIO_write_port_value+0x1a>
 4b8:	83 30       	cpi	r24, 0x03	; 3
 4ba:	41 f4       	brne	.+16     	; 0x4cc <DIO_write_port_value+0x20>
 4bc:	06 c0       	rjmp	.+12     	; 0x4ca <DIO_write_port_value+0x1e>
 4be:	6b bb       	out	0x1b, r22	; 27
 4c0:	08 95       	ret
 4c2:	68 bb       	out	0x18, r22	; 24
 4c4:	08 95       	ret
 4c6:	65 bb       	out	0x15, r22	; 21
 4c8:	08 95       	ret
 4ca:	62 bb       	out	0x12, r22	; 18
 4cc:	08 95       	ret

000004ce <SEVENSEG_DisplayNumber>:
 4ce:	bf 92       	push	r11
 4d0:	cf 92       	push	r12
 4d2:	df 92       	push	r13
 4d4:	ef 92       	push	r14
 4d6:	ff 92       	push	r15
 4d8:	0f 93       	push	r16
 4da:	1f 93       	push	r17
 4dc:	cf 93       	push	r28
 4de:	df 93       	push	r29
 4e0:	b8 2e       	mov	r11, r24
 4e2:	f6 2e       	mov	r15, r22
 4e4:	c4 2e       	mov	r12, r20
 4e6:	d2 2e       	mov	r13, r18
 4e8:	80 2f       	mov	r24, r16
 4ea:	6a e0       	ldi	r22, 0x0A	; 10
 4ec:	0e 94 22 03 	call	0x644	; 0x644 <__udivmodqi4>
 4f0:	28 2f       	mov	r18, r24
 4f2:	80 2f       	mov	r24, r16
 4f4:	0e 94 22 03 	call	0x644	; 0x644 <__udivmodqi4>
 4f8:	ee 24       	eor	r14, r14
 4fa:	09 2f       	mov	r16, r25
 4fc:	10 e0       	ldi	r17, 0x00	; 0
 4fe:	00 5a       	subi	r16, 0xA0	; 160
 500:	1f 4f       	sbci	r17, 0xFF	; 255
 502:	c2 2f       	mov	r28, r18
 504:	d0 e0       	ldi	r29, 0x00	; 0
 506:	c0 5a       	subi	r28, 0xA0	; 160
 508:	df 4f       	sbci	r29, 0xFF	; 255
 50a:	8f 2d       	mov	r24, r15
 50c:	6c 2d       	mov	r22, r12
 50e:	41 e0       	ldi	r20, 0x01	; 1
 510:	0e 94 90 01 	call	0x320	; 0x320 <DIO_write_pin_value>
 514:	8f 2d       	mov	r24, r15
 516:	6d 2d       	mov	r22, r13
 518:	40 e0       	ldi	r20, 0x00	; 0
 51a:	0e 94 90 01 	call	0x320	; 0x320 <DIO_write_pin_value>
 51e:	8b 2d       	mov	r24, r11
 520:	f8 01       	movw	r30, r16
 522:	60 81       	ld	r22, Z
 524:	0e 94 56 02 	call	0x4ac	; 0x4ac <DIO_write_port_value>
 528:	80 e0       	ldi	r24, 0x00	; 0
 52a:	90 e0       	ldi	r25, 0x00	; 0
 52c:	00 00       	nop
 52e:	01 96       	adiw	r24, 0x01	; 1
 530:	ff e1       	ldi	r31, 0x1F	; 31
 532:	80 34       	cpi	r24, 0x40	; 64
 534:	9f 07       	cpc	r25, r31
 536:	d1 f7       	brne	.-12     	; 0x52c <SEVENSEG_DisplayNumber+0x5e>
 538:	8f 2d       	mov	r24, r15
 53a:	6c 2d       	mov	r22, r12
 53c:	40 e0       	ldi	r20, 0x00	; 0
 53e:	0e 94 90 01 	call	0x320	; 0x320 <DIO_write_pin_value>
 542:	8f 2d       	mov	r24, r15
 544:	6d 2d       	mov	r22, r13
 546:	41 e0       	ldi	r20, 0x01	; 1
 548:	0e 94 90 01 	call	0x320	; 0x320 <DIO_write_pin_value>
 54c:	8b 2d       	mov	r24, r11
 54e:	68 81       	ld	r22, Y
 550:	0e 94 56 02 	call	0x4ac	; 0x4ac <DIO_write_port_value>
 554:	80 e0       	ldi	r24, 0x00	; 0
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	00 00       	nop
 55a:	01 96       	adiw	r24, 0x01	; 1
 55c:	2f e1       	ldi	r18, 0x1F	; 31
 55e:	80 34       	cpi	r24, 0x40	; 64
 560:	92 07       	cpc	r25, r18
 562:	d1 f7       	brne	.-12     	; 0x558 <SEVENSEG_DisplayNumber+0x8a>
 564:	e3 94       	inc	r14
 566:	82 e3       	ldi	r24, 0x32	; 50
 568:	e8 16       	cp	r14, r24
 56a:	79 f6       	brne	.-98     	; 0x50a <SEVENSEG_DisplayNumber+0x3c>
 56c:	df 91       	pop	r29
 56e:	cf 91       	pop	r28
 570:	1f 91       	pop	r17
 572:	0f 91       	pop	r16
 574:	ff 90       	pop	r15
 576:	ef 90       	pop	r14
 578:	df 90       	pop	r13
 57a:	cf 90       	pop	r12
 57c:	bf 90       	pop	r11
 57e:	08 95       	ret

00000580 <SEVENSEG_Init>:
 580:	ff 92       	push	r15
 582:	0f 93       	push	r16
 584:	1f 93       	push	r17
 586:	16 2f       	mov	r17, r22
 588:	04 2f       	mov	r16, r20
 58a:	f2 2e       	mov	r15, r18
 58c:	6f ef       	ldi	r22, 0xFF	; 255
 58e:	0e 94 33 02 	call	0x466	; 0x466 <DIO_set_port_direction>
 592:	81 2f       	mov	r24, r17
 594:	60 2f       	mov	r22, r16
 596:	41 e0       	ldi	r20, 0x01	; 1
 598:	0e 94 02 01 	call	0x204	; 0x204 <DIO_set_pin_direction>
 59c:	81 2f       	mov	r24, r17
 59e:	6f 2d       	mov	r22, r15
 5a0:	41 e0       	ldi	r20, 0x01	; 1
 5a2:	0e 94 02 01 	call	0x204	; 0x204 <DIO_set_pin_direction>
 5a6:	1f 91       	pop	r17
 5a8:	0f 91       	pop	r16
 5aa:	ff 90       	pop	r15
 5ac:	08 95       	ret

000005ae <SEG_ON>:
 5ae:	10 92 71 00 	sts	0x0071, r1
 5b2:	08 95       	ret

000005b4 <SEG_OFF>:
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	80 93 71 00 	sts	0x0071, r24
 5ba:	08 95       	ret

000005bc <main>:
 5bc:	0f 93       	push	r16
 5be:	80 e0       	ldi	r24, 0x00	; 0
 5c0:	6f ef       	ldi	r22, 0xFF	; 255
 5c2:	0e 94 33 02 	call	0x466	; 0x466 <DIO_set_port_direction>
 5c6:	82 e0       	ldi	r24, 0x02	; 2
 5c8:	66 e0       	ldi	r22, 0x06	; 6
 5ca:	41 e0       	ldi	r20, 0x01	; 1
 5cc:	0e 94 02 01 	call	0x204	; 0x204 <DIO_set_pin_direction>
 5d0:	82 e0       	ldi	r24, 0x02	; 2
 5d2:	67 e0       	ldi	r22, 0x07	; 7
 5d4:	41 e0       	ldi	r20, 0x01	; 1
 5d6:	0e 94 02 01 	call	0x204	; 0x204 <DIO_set_pin_direction>
 5da:	8f b7       	in	r24, 0x3f	; 63
 5dc:	80 68       	ori	r24, 0x80	; 128
 5de:	8f bf       	out	0x3f, r24	; 63
 5e0:	80 e0       	ldi	r24, 0x00	; 0
 5e2:	60 e0       	ldi	r22, 0x00	; 0
 5e4:	47 ed       	ldi	r20, 0xD7	; 215
 5e6:	52 e0       	ldi	r21, 0x02	; 2
 5e8:	0e 94 49 00 	call	0x92	; 0x92 <EXTI_enable>
 5ec:	81 e0       	ldi	r24, 0x01	; 1
 5ee:	60 e0       	ldi	r22, 0x00	; 0
 5f0:	4a ed       	ldi	r20, 0xDA	; 218
 5f2:	52 e0       	ldi	r21, 0x02	; 2
 5f4:	0e 94 49 00 	call	0x92	; 0x92 <EXTI_enable>
 5f8:	80 91 71 00 	lds	r24, 0x0071
 5fc:	88 23       	and	r24, r24
 5fe:	09 f5       	brne	.+66     	; 0x642 <main+0x86>
 600:	62 e0       	ldi	r22, 0x02	; 2
 602:	46 e0       	ldi	r20, 0x06	; 6
 604:	27 e0       	ldi	r18, 0x07	; 7
 606:	00 91 70 00 	lds	r16, 0x0070
 60a:	0e 94 67 02 	call	0x4ce	; 0x4ce <SEVENSEG_DisplayNumber>
 60e:	80 e0       	ldi	r24, 0x00	; 0
 610:	90 e0       	ldi	r25, 0x00	; 0
 612:	a0 e0       	ldi	r26, 0x00	; 0
 614:	b0 e0       	ldi	r27, 0x00	; 0
 616:	00 00       	nop
 618:	01 96       	adiw	r24, 0x01	; 1
 61a:	a1 1d       	adc	r26, r1
 61c:	b1 1d       	adc	r27, r1
 61e:	80 30       	cpi	r24, 0x00	; 0
 620:	23 e5       	ldi	r18, 0x53	; 83
 622:	92 07       	cpc	r25, r18
 624:	27 e0       	ldi	r18, 0x07	; 7
 626:	a2 07       	cpc	r26, r18
 628:	20 e0       	ldi	r18, 0x00	; 0
 62a:	b2 07       	cpc	r27, r18
 62c:	a1 f7       	brne	.-24     	; 0x616 <main+0x5a>
 62e:	80 91 70 00 	lds	r24, 0x0070
 632:	8f 5f       	subi	r24, 0xFF	; 255
 634:	80 93 70 00 	sts	0x0070, r24
 638:	84 36       	cpi	r24, 0x64	; 100
 63a:	f1 f6       	brne	.-68     	; 0x5f8 <main+0x3c>
 63c:	10 92 70 00 	sts	0x0070, r1
 640:	db cf       	rjmp	.-74     	; 0x5f8 <main+0x3c>
 642:	ff cf       	rjmp	.-2      	; 0x642 <main+0x86>

00000644 <__udivmodqi4>:
 644:	99 1b       	sub	r25, r25
 646:	79 e0       	ldi	r23, 0x09	; 9
 648:	04 c0       	rjmp	.+8      	; 0x652 <__udivmodqi4_ep>

0000064a <__udivmodqi4_loop>:
 64a:	99 1f       	adc	r25, r25
 64c:	96 17       	cp	r25, r22
 64e:	08 f0       	brcs	.+2      	; 0x652 <__udivmodqi4_ep>
 650:	96 1b       	sub	r25, r22

00000652 <__udivmodqi4_ep>:
 652:	88 1f       	adc	r24, r24
 654:	7a 95       	dec	r23
 656:	c9 f7       	brne	.-14     	; 0x64a <__udivmodqi4_loop>
 658:	80 95       	com	r24
 65a:	08 95       	ret

0000065c <_exit>:
 65c:	f8 94       	cli

0000065e <__stop_program>:
 65e:	ff cf       	rjmp	.-2      	; 0x65e <__stop_program>
