Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 11:30:40 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_long_div5_timing_routed.rpt
| Design       : operator_long_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.430        0.000                      0                  103        0.146        0.000                      0                  103        4.600        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.430        0.000                      0                  103        0.146        0.000                      0                  103        4.600        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 r_V_ret3_9_i_i_reg_606_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret3_9_i_i_reg_606_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 1.032ns (13.696%)  route 6.503ns (86.304%))
  Logic Levels:           12  (LUT2=1 LUT6=11)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.672     0.672    ap_clk
    SLICE_X33Y61         FDRE                                         r  r_V_ret3_9_i_i_reg_606_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  r_V_ret3_9_i_i_reg_606_reg[1]/Q
                         net (fo=3, routed)           0.801     1.742    r_V_ret3_9_i_i_reg_606[1]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.063     1.805 r  ap_return[30]_INST_0_i_2/O
                         net (fo=4, routed)           0.630     2.435    r_in_V[1]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.170     2.605 r  ap_return[29]_INST_0_i_1/O
                         net (fo=6, routed)           0.606     3.211    grp_lut_div5_chunk_fu_118_ap_return_1[2]
    SLICE_X38Y60         LUT6 (Prop_lut6_I0_O)        0.053     3.264 r  ap_return[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.510     3.775    grp_lut_div5_chunk_fu_125_ap_return_1[2]
    SLICE_X38Y61         LUT6 (Prop_lut6_I0_O)        0.053     3.828 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.461     4.289    grp_lut_div5_chunk_fu_131_ap_return_1[2]
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.053     4.342 r  ap_return[20]_INST_0_i_2/O
                         net (fo=6, routed)           0.482     4.824    grp_lut_div5_chunk_fu_137_ap_return_1[1]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.053     4.877 r  ap_return[17]_INST_0_i_1/O
                         net (fo=6, routed)           0.537     5.414    grp_lut_div5_chunk_fu_143_ap_return_1[2]
    SLICE_X35Y61         LUT6 (Prop_lut6_I0_O)        0.053     5.467 r  ap_return[14]_INST_0_i_2/O
                         net (fo=6, routed)           0.442     5.909    grp_lut_div5_chunk_fu_149_ap_return_1[1]
    SLICE_X34Y59         LUT6 (Prop_lut6_I1_O)        0.053     5.962 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.424     6.386    grp_lut_div5_chunk_fu_155_ap_return_1[1]
    SLICE_X32Y59         LUT6 (Prop_lut6_I1_O)        0.053     6.439 r  ap_return[8]_INST_0_i_1/O
                         net (fo=6, routed)           0.490     6.929    grp_lut_div5_chunk_fu_161_ap_return_1[2]
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.053     6.982 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.614     7.596    grp_lut_div5_chunk_fu_167_ap_return_1[2]
    SLICE_X32Y61         LUT6 (Prop_lut6_I0_O)        0.053     7.649 r  ap_return[2]_INST_0_i_1/O
                         net (fo=6, routed)           0.505     8.154    grp_lut_div5_chunk_fu_173_ap_return_1[2]
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.053     8.207 r  r_V_ret3_9_i_i_reg_606[0]_i_1/O
                         net (fo=1, routed)           0.000     8.207    grp_lut_div5_chunk_fu_179_ap_return_1[0]
    SLICE_X33Y61         FDRE                                         r  r_V_ret3_9_i_i_reg_606_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.638    10.638    ap_clk
    SLICE_X33Y61         FDRE                                         r  r_V_ret3_9_i_i_reg_606_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.034    10.637    r_V_ret3_9_i_i_reg_606_reg[0]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  2.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 p_Result_19_14_i_i_reg_636_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_4_i_i_reg_576_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.157ns (71.117%)  route 0.064ns (28.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.283     0.283    ap_clk
    SLICE_X37Y62         FDRE                                         r  p_Result_19_14_i_i_reg_636_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_19_14_i_i_reg_636_reg[2]/Q
                         net (fo=2, routed)           0.064     0.438    p_Result_19_14_i_i_reg_636[2]
    SLICE_X37Y62         LUT6 (Prop_lut6_I2_O)        0.066     0.504 r  ap_return[17]_INST_0/O
                         net (fo=1, routed)           0.000     0.504    ap_return[17]
    SLICE_X37Y62         FDRE                                         r  q_chunk_V_ret2_4_i_i_reg_576_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=68, unset)           0.298     0.298    ap_clk
    SLICE_X37Y62         FDRE                                         r  q_chunk_V_ret2_4_i_i_reg_576_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_4_i_i_reg_576_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X35Y60  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X35Y60  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X35Y60  ap_CS_fsm_reg[0]/C



