Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 14:29:53 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_fsm_ssd_timing_summary_routed.rpt -pb my_fsm_ssd_timing_summary_routed.pb -rpx my_fsm_ssd_timing_summary_routed.rpx -warn_on_violation
| Design       : my_fsm_ssd
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   50          inf        0.000                      0                   50           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 div_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.340ns (53.964%)  route 3.702ns (46.036%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[19]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div_reg_reg[19]/Q
                         net (fo=3, routed)           0.802     1.258    fsm_0/CN
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.150     1.408 r  fsm_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.900     4.308    AN_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.734     8.042 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.042    AN[4]
    V16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.771ns  (logic 4.345ns (55.914%)  route 3.426ns (44.086%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[19]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div_reg_reg[19]/Q
                         net (fo=3, routed)           0.802     1.258    fsm_0/CN
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.150     1.408 r  fsm_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.624     4.032    AN_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         3.739     7.771 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.771    AN[5]
    W16                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.426ns (59.325%)  route 3.035ns (40.675%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[19]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div_reg_reg[19]/Q
                         net (fo=3, routed)           0.802     1.258    fsm_0/CN
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.150     1.408 r  fsm_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.233     3.641    AN_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.820     7.461 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.461    AN[3]
    T10                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 4.452ns (64.140%)  route 2.489ns (35.860%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[19]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div_reg_reg[19]/Q
                         net (fo=3, routed)           0.802     1.258    fsm_0/CN
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.150     1.408 r  fsm_0/AN_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.687     3.095    AN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.846     6.940 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.940    AN[0]
    W14                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.739ns  (logic 4.050ns (70.566%)  route 1.689ns (29.434%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[19]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  div_reg_reg[19]/Q
                         net (fo=3, routed)           1.689     2.145    CN_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.594     5.739 r  CN_OBUF_inst/O
                         net (fo=0)                   0.000     5.739    CN
    W13                                                               r  CN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            fsm_0/LED_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.604ns  (logic 1.599ns (28.537%)  route 4.004ns (71.463%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.436     4.911    fsm_0/in1
    SLICE_X43Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.035 r  fsm_0/LED[0]_i_1/O
                         net (fo=1, routed)           0.568     5.604    fsm_0/LED[0]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  fsm_0/LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            fsm_0/FSM_sequential_state_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.632ns  (logic 1.475ns (31.848%)  route 3.157ns (68.152%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.157     4.632    fsm_0/in1
    SLICE_X43Y34         FDRE                                         r  fsm_0/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            fsm_0/FSM_sequential_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.632ns  (logic 1.475ns (31.848%)  route 3.157ns (68.152%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=23, routed)          3.157     4.632    fsm_0/in1
    SLICE_X43Y34         FDRE                                         r  fsm_0/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div_reg_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.295ns  (logic 1.475ns (34.344%)  route 2.820ns (65.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=23, routed)          2.820     4.295    RST_IBUF
    SLICE_X43Y36         FDRE                                         r  div_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            div_reg_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.295ns  (logic 1.475ns (34.344%)  route 2.820ns (65.656%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D20                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RST_IBUF_inst/O
                         net (fo=23, routed)          2.820     4.295    RST_IBUF
    SLICE_X43Y36         FDRE                                         r  div_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm_0/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  fsm_0/FSM_sequential_state_reg[0]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    fsm_0/state_reg[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.042     0.350 r  fsm_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    fsm_0/state[1]
    SLICE_X43Y34         FDRE                                         r  fsm_0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fsm_0/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  fsm_0/FSM_sequential_state_reg[0]/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    fsm_0/state_reg[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  fsm_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    fsm_0/state[0]
    SLICE_X43Y34         FDRE                                         r  fsm_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  div_reg_reg[11]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    div_reg_reg_n_0_[11]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div_reg_reg[8]_i_1_n_4
    SLICE_X43Y38         FDRE                                         r  div_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  div_reg_reg[15]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    div_reg_reg_n_0_[15]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div_reg_reg[12]_i_1_n_4
    SLICE_X43Y39         FDRE                                         r  div_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE                         0.000     0.000 r  div_reg_reg[3]/C
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    div_reg_reg_n_0_[3]
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div_reg_reg[0]_i_1_n_4
    SLICE_X43Y36         FDRE                                         r  div_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  div_reg_reg[7]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    div_reg_reg_n_0_[7]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  div_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    div_reg_reg[4]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  div_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  div_reg_reg[12]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    div_reg_reg_n_0_[12]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div_reg_reg[12]_i_1_n_7
    SLICE_X43Y39         FDRE                                         r  div_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  div_reg_reg[16]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    div_reg_reg_n_0_[16]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div_reg_reg[16]_i_1_n_7
    SLICE_X43Y40         FDRE                                         r  div_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  div_reg_reg[4]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    div_reg_reg_n_0_[4]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div_reg_reg[4]_i_1_n_7
    SLICE_X43Y37         FDRE                                         r  div_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div_reg_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            div_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  div_reg_reg[8]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  div_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    div_reg_reg_n_0_[8]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  div_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    div_reg_reg[8]_i_1_n_7
    SLICE_X43Y38         FDRE                                         r  div_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





