


INOUT AUD_ADCLRCK;
INOUT AUD_BCLK;
INOUT AUD_DACLRCK;
INOUT HSMC_D[0];
INOUT HSMC_D[1];
INOUT HSMC_D[2];
INOUT HSMC_D[3];
INOUT HSMC_RX_n[0];
INOUT HSMC_RX_n[1];
INOUT HSMC_RX_n[2];
INOUT HSMC_RX_n[3];
INOUT HSMC_RX_n[4];
INOUT HSMC_RX_n[5];
INOUT HSMC_RX_n[6];
INOUT HSMC_RX_n[7];
INOUT HSMC_RX_n[8];
INOUT HSMC_RX_n[9];
INOUT HSMC_RX_n[10];
INOUT HSMC_RX_n[11];
INOUT HSMC_RX_n[12];
INOUT HSMC_RX_n[13];
INOUT HSMC_RX_n[14];
INOUT HSMC_RX_n[15];
INOUT HSMC_RX_n[16];
INOUT HSMC_RX_p[0];
INOUT HSMC_RX_p[1];
INOUT HSMC_RX_p[2];
INOUT HSMC_RX_p[3];
INOUT HSMC_RX_p[4];
INOUT HSMC_RX_p[5];
INOUT HSMC_RX_p[6];
INOUT HSMC_RX_p[7];
INOUT HSMC_RX_p[8];
INOUT HSMC_RX_p[9];
INOUT HSMC_RX_p[10];
INOUT HSMC_RX_p[11];
INOUT HSMC_RX_p[12];
INOUT HSMC_RX_p[13];
INOUT HSMC_RX_p[14];
INOUT HSMC_RX_p[15];
INOUT HSMC_RX_p[16];
INOUT HSMC_TX_n[0];
INOUT HSMC_TX_n[1];
INOUT HSMC_TX_n[2];
INOUT HSMC_TX_n[3];
INOUT HSMC_TX_n[4];
INOUT HSMC_TX_n[5];
INOUT HSMC_TX_n[6];
INOUT HSMC_TX_n[7];
INOUT HSMC_TX_n[8];
INOUT HSMC_TX_n[9];
INOUT HSMC_TX_n[10];
INOUT HSMC_TX_n[11];
INOUT HSMC_TX_n[12];
INOUT HSMC_TX_n[13];
INOUT HSMC_TX_n[14];
INOUT HSMC_TX_n[15];
INOUT HSMC_TX_n[16];
INOUT HSMC_TX_p[0];
INOUT HSMC_TX_p[1];
INOUT HSMC_TX_p[2];
INOUT HSMC_TX_p[3];
INOUT HSMC_TX_p[4];
INOUT HSMC_TX_p[5];
INOUT HSMC_TX_p[6];
INOUT HSMC_TX_p[7];
INOUT HSMC_TX_p[8];
INOUT HSMC_TX_p[9];
INOUT HSMC_TX_p[10];
INOUT HSMC_TX_p[11];
INOUT HSMC_TX_p[12];
INOUT HSMC_TX_p[13];
INOUT HSMC_TX_p[14];
INOUT HSMC_TX_p[15];
INOUT HSMC_TX_p[16];
INOUT I2C_SDA;
INOUT SD_CMD;
INOUT SD_DAT[0];
INOUT SD_DAT[1];
INOUT SD_DAT[2];
INOUT SD_DAT[3];
INOUT SRAM_D[0];
INOUT SRAM_D[1];
INOUT SRAM_D[2];
INOUT SRAM_D[3];
INOUT SRAM_D[4];
INOUT SRAM_D[5];
INOUT SRAM_D[6];
INOUT SRAM_D[7];
INOUT SRAM_D[8];
INOUT SRAM_D[9];
INOUT SRAM_D[10];
INOUT SRAM_D[11];
INOUT SRAM_D[12];
INOUT SRAM_D[13];
INOUT SRAM_D[14];
INOUT SRAM_D[15];
INPUT SW[5];
INPUT SW[0];
INPUT SW[1];
INPUT SW[6];
INPUT SW[2];
INPUT SW[7];
INPUT SW[8];
INPUT SW[3];
INPUT SW[4];
INPUT SW[9];
INPUT ADC_SDO;
INPUT AUD_ADCDAT;
INPUT CLOCK_125_p;
INPUT CLOCK_50_B5B;
INPUT CLOCK_50_B6A;
INPUT CLOCK_50_B7A;
INPUT CLOCK_50_B8A;
INPUT CPU_RESET_n;
INPUT HDMI_TX_INT;
INPUT HSMC_CLKIN0;
INPUT HSMC_CLKIN_n[1];
INPUT HSMC_CLKIN_n[2];
INPUT HSMC_CLKIN_p[1];
INPUT HSMC_CLKIN_p[2];
INPUT KEY[0];
INPUT KEY[1];
INPUT KEY[2];
INPUT KEY[3];
INPUT UART_RX;
INPUT CLOCK_125_p(n);
OUTPUT ADC_CONVST;
OUTPUT ADC_SCK;
OUTPUT ADC_SDI;
OUTPUT AUD_DACDAT;
OUTPUT AUD_XCK;
OUTPUT HEX2[0];
OUTPUT HEX2[1];
OUTPUT HEX2[2];
OUTPUT HEX2[3];
OUTPUT HEX2[4];
OUTPUT HEX2[5];
OUTPUT HEX2[6];
OUTPUT HEX3[0];
OUTPUT HEX3[1];
OUTPUT HEX3[2];
OUTPUT HEX3[3];
OUTPUT HEX3[4];
OUTPUT HEX3[5];
OUTPUT HEX3[6];
OUTPUT HDMI_TX_CLK;
OUTPUT HDMI_TX_D[0];
OUTPUT HDMI_TX_D[1];
OUTPUT HDMI_TX_D[2];
OUTPUT HDMI_TX_D[3];
OUTPUT HDMI_TX_D[4];
OUTPUT HDMI_TX_D[5];
OUTPUT HDMI_TX_D[6];
OUTPUT HDMI_TX_D[7];
OUTPUT HDMI_TX_D[8];
OUTPUT HDMI_TX_D[9];
OUTPUT HDMI_TX_D[10];
OUTPUT HDMI_TX_D[11];
OUTPUT HDMI_TX_D[12];
OUTPUT HDMI_TX_D[13];
OUTPUT HDMI_TX_D[14];
OUTPUT HDMI_TX_D[15];
OUTPUT HDMI_TX_D[16];
OUTPUT HDMI_TX_D[17];
OUTPUT HDMI_TX_D[18];
OUTPUT HDMI_TX_D[19];
OUTPUT HDMI_TX_D[20];
OUTPUT HDMI_TX_D[21];
OUTPUT HDMI_TX_D[22];
OUTPUT HDMI_TX_D[23];
OUTPUT HDMI_TX_DE;
OUTPUT HDMI_TX_HS;
OUTPUT HDMI_TX_VS;
OUTPUT HEX0[0];
OUTPUT HEX0[1];
OUTPUT HEX0[2];
OUTPUT HEX0[3];
OUTPUT HEX0[4];
OUTPUT HEX0[5];
OUTPUT HEX0[6];
OUTPUT HEX1[0];
OUTPUT HEX1[1];
OUTPUT HEX1[2];
OUTPUT HEX1[3];
OUTPUT HEX1[4];
OUTPUT HEX1[5];
OUTPUT HEX1[6];
OUTPUT HSMC_CLKOUT0;
OUTPUT HSMC_CLKOUT_n[1];
OUTPUT HSMC_CLKOUT_n[2];
OUTPUT HSMC_CLKOUT_p[1];
OUTPUT HSMC_CLKOUT_p[2];
OUTPUT I2C_SCL;
OUTPUT LEDG[0];
OUTPUT LEDG[1];
OUTPUT LEDG[2];
OUTPUT LEDG[3];
OUTPUT LEDG[4];
OUTPUT LEDG[5];
OUTPUT LEDG[6];
OUTPUT LEDG[7];
OUTPUT LEDR[0];
OUTPUT LEDR[1];
OUTPUT LEDR[2];
OUTPUT LEDR[3];
OUTPUT LEDR[4];
OUTPUT LEDR[5];
OUTPUT LEDR[6];
OUTPUT LEDR[7];
OUTPUT LEDR[8];
OUTPUT LEDR[9];
OUTPUT SD_CLK;
OUTPUT SRAM_A[0];
OUTPUT SRAM_A[1];
OUTPUT SRAM_A[2];
OUTPUT SRAM_A[3];
OUTPUT SRAM_A[4];
OUTPUT SRAM_A[5];
OUTPUT SRAM_A[6];
OUTPUT SRAM_A[7];
OUTPUT SRAM_A[8];
OUTPUT SRAM_A[9];
OUTPUT SRAM_A[10];
OUTPUT SRAM_A[11];
OUTPUT SRAM_A[12];
OUTPUT SRAM_A[13];
OUTPUT SRAM_A[14];
OUTPUT SRAM_A[15];
OUTPUT SRAM_A[16];
OUTPUT SRAM_A[17];
OUTPUT SRAM_CE_n;
OUTPUT SRAM_LB_n;
OUTPUT SRAM_OE_n;
OUTPUT SRAM_UB_n;
OUTPUT SRAM_WE_n;
OUTPUT UART_TX;

/*Arc definitions start here*/
_14.598__16.250__delay:		DELAY 14.598 16.250 ;
_15.328__17.673__delay:		DELAY 15.328 17.673 ;
_15.120__17.288__delay:		DELAY 15.120 17.288 ;
_11.142__11.825__delay:		DELAY 11.142 11.825 ;
_16.062__18.329__delay:		DELAY 16.062 18.329 ;
___18.552__delay:		DELAY  18.552 ;
_16.460__18.716__delay:		DELAY 16.460 18.716 ;
_15.994__18.050__delay:		DELAY 15.994 18.050 ;
_11.912__12.595__delay:		DELAY 11.912 12.595 ;
_16.832__19.099__delay:		DELAY 16.832 19.099 ;
___19.322__delay:		DELAY  19.322 ;
_15.935__17.969__delay:		DELAY 15.935 17.969 ;
_11.834__12.517__delay:		DELAY 11.834 12.517 ;
_16.754__19.021__delay:		DELAY 16.754 19.021 ;
___19.244__delay:		DELAY  19.244 ;
_10.653__11.389__delay:		DELAY 10.653 11.389 ;
_15.544__17.859__delay:		DELAY 15.544 17.859 ;
___18.145__delay:		DELAY  18.145 ;
_15.917__18.159__delay:		DELAY 15.917 18.159 ;
___18.247__delay:		DELAY  18.247 ;
_14.543__16.203__delay:		DELAY 14.543 16.203 ;
_15.550__17.733__delay:		DELAY 15.550 17.733 ;
_15.480__17.540__delay:		DELAY 15.480 17.540 ;
_11.397__12.080__delay:		DELAY 11.397 12.080 ;
_16.317__18.584__delay:		DELAY 16.317 18.584 ;
___18.807__delay:		DELAY  18.807 ;
_15.836__18.067__delay:		DELAY 15.836 18.067 ;
_15.557__17.643__delay:		DELAY 15.557 17.643 ;
_11.503__12.186__delay:		DELAY 11.503 12.186 ;
_16.423__18.690__delay:		DELAY 16.423 18.690 ;
___18.913__delay:		DELAY  18.913 ;
_15.548__17.597__delay:		DELAY 15.548 17.597 ;
_11.456__12.139__delay:		DELAY 11.456 12.139 ;
_16.376__18.643__delay:		DELAY 16.376 18.643 ;
___18.866__delay:		DELAY  18.866 ;
_10.815__11.520__delay:		DELAY 10.815 11.520 ;
_16.063__18.353__delay:		DELAY 16.063 18.353 ;
___18.534__delay:		DELAY  18.534 ;
_18.051__20.455__delay:		DELAY 18.051 20.455 ;
___20.645__delay:		DELAY  20.645 ;

ENDMODEL
