;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -5, <-20
	CMP #12, @200
	CMP @-127, 100
	SUB @-127, 100
	SUB @136, 89
	SUB @136, 89
	CMP @-127, 100
	MOV @-127, 100
	CMP -207, <-120
	SUB @136, 89
	JMN <136, 89
	SLT #270, <0
	JMP -5, @-20
	JMP -601, @-30
	MOV 20, @12
	MOV 20, @12
	MOV 20, @12
	JMN <6, <-20
	MOV @-127, 100
	MOV @-127, 100
	SPL -600, 901
	SPL -600, 901
	SLT 6, -20
	CMP 20, @12
	SUB @127, 106
	ADD 360, 890
	ADD 360, 890
	SUB @136, 89
	SUB #72, @205
	SUB @125, 106
	CMP @0, <2
	JMP @13, #361
	JMN <6, <-20
	ADD #270, <0
	ADD <560, 890
	ADD #270, <0
	ADD #270, <0
	SUB -207, <-120
	JMN <6, <-20
	SUB @136, 89
	ADD 250, 60
	SUB -207, <-120
	SPL -4, -600
	SUB @136, 89
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 30
