#![allow(dead_code)]

use std::fmt::{Display, Error, Formatter};
use decode::Instructions;

use crate::{dram, bus};
use crate::bus::{Device, DRAM_BASE};

mod decode;

const MiB: usize = 1024*1024;

#[derive(Debug)]
pub struct CPU {
    regs: [u64; 32],
    pc: u64,
    running: bool,
    bus: bus::BUS,
}

impl Display for CPU {
    fn fmt(&self, f: &mut Formatter<'_>) -> Result<(), Error> {
        #![allow(unused_must_use)]
        f.write_str("CPU {\n");
        f.write_str(format!("\tregs: {:?},\n", self.regs).as_str());
        f.write_str(format!("\tpc: {:?},\n", self.pc).as_str());
        f.write_str(format!("\trunning: {:?},\n", self.running).as_str());
        f.write_str(format!("\tbus: BUS {{ ... }},\n").as_str());
        f.write_str("}\n");
        Ok(())
    }
}

pub const REG_NAMES: [&str; 32] = [
    "zero", "ra", "sp", "gp",
    "tp", "t0", "t1", "t2",
    "s0", "s1", "a0", "a1",
    "a2", "a3", "a4", "a5",
    "a6", "a7", "s2", "s3",
    "s4", "s5", "s6", "s7",
    "s8", "s9", "s10", "s11",
    "t3", "t4", "t5", "t6"
];

impl CPU {
    pub fn new(buffer: Vec<u8>) -> CPU {
        let mem_size = 128*MiB;
        //let mem_size = 1536;
        let mut regs = [0 as u64; 32];
        regs[2] = (mem_size+DRAM_BASE) as u64;
        Self {
            regs,
            pc: DRAM_BASE as u64,
            running: true,
            bus: bus::BUS::new(mem_size, buffer),
        }
    }

    pub fn is_running(&self) -> bool {
        self.running
    }

    pub fn print_all(&self) {
        println!("{}", self);
    }

    pub fn print_regs(&self) {
        for i in 0..self.regs.len() {
            let mut data = format!("{} = ", REG_NAMES[i]);
            data = format!("{:>7}{}", data, self.regs[i] as i64);
            print!("{:15}", data);
            if (i+1)%8 == 0 {
                println!();
            }
        }
    }

    pub fn print_mem_reg(&self, addr: usize, len: usize) {
        for i in addr..(addr + len) {
            print!("{:02X} ", self.bus.read(i, 8).unwrap());
        }
        println!();
    }

    fn fetch(&self) -> Result<u64, ()> {
        self.bus.read(self.pc as usize, 32)
    }

    fn write_reg(&mut self, reg: usize, val: u64) {
        if reg == 0 || reg > self.regs.len() {
            return;
        }
        println!("\tWriting \"{}\" to {}", val, REG_NAMES[reg]);
        self.regs[reg] = val;
    }

    fn read_reg(&self, reg: usize) -> u64 {
        if reg == 0 || reg > self.regs.len() {
            return 0;
        }
        self.regs[reg]
    }

    fn execute(&mut self, inst: Instructions) -> Result<(), String> {
        let result = match inst {
            Instructions::Add { rd, rs1, rs2 } => {
                self.write_reg(rd, self.read_reg(rs1).wrapping_add(self.read_reg(rs2)));
                Ok(())
            }
            Instructions::Addw { rd, rs1, rs2 } => {
                self.write_reg(rd, self.read_reg(rs1).wrapping_add(self.read_reg(rs2)) as u32 as i32 as i64 as u64);
                Ok(())
            }
            Instructions::Addi { rd, rs1, imm } => {
                self.write_reg(rd, self.read_reg(rs1).wrapping_add(imm as u64));
                Ok(())
            }
            Instructions::Addiw { rd, rs1, imm } => {
                self.write_reg(rd, self.read_reg(rs1).wrapping_add(imm as u64) as u32 as i32 as i64 as u64);
                Ok(())
            }
            Instructions::Lb { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 8);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap()as i8 as i64 as u64);
                    Ok(())
                }
            }
            Instructions::Lh { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 16);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap()as i16 as i64 as u64);
                    Ok(())
                }
            }
            Instructions::Lw { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 32);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap() as i32 as i64 as u64);
                    Ok(())
                }
            }
            Instructions::Ld { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 64);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap());
                    Ok(())
                }
            }

            Instructions::Lbu { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 8);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap() as u64);
                    Ok(())
                }
            }
            Instructions::Lhu { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 16);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap() as u64);
                    Ok(())
                }
            }
            Instructions::Lwu { rd, rs1, imm } => {
                let val = self.bus.read(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 32);
                if val.is_err() {
                    Err("Read error!".to_string())
                } else {
                    self.write_reg(rd, val.unwrap() as u64);
                    Ok(())
                }
            }

            Instructions::Sb { rs1, rs2, imm } => {
                if self.bus.write(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 8, self.read_reg(rs2) as u8 as u64).is_err() {
                    Err("Write error!".to_string())
                } else {
                    Ok(())
                }
            }
            Instructions::Sh { rs1, rs2, imm } => {
                if self.bus.write(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 16, self.read_reg(rs2) as u16 as u64).is_err() {
                    Err("Write error!".to_string())
                } else {
                    Ok(())
                }
            }
            Instructions::Sw { rs1, rs2, imm } => {
                if self.bus.write(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 32, self.read_reg(rs2) as u32 as u64).is_err() {
                    Err("Write error!".to_string())
                } else {
                    Ok(())
                }
            }
            Instructions::Sd { rs1, rs2, imm } => {
                if self.bus.write(self.read_reg(rs1).wrapping_add(imm as u64) as usize, 64, self.read_reg(rs2)).is_err() {
                    Err("Write error!".to_string())
                } else {
                    Ok(())
                }
            }

            Instructions::Auipc { rd, imm } => {
                println!("\tAuipc imm: 0x{:X}", imm);
                self.write_reg(rd, self.pc + (imm as u64));
                Ok(())
            }

            Instructions::Jalr { rd, rs1, imm } => {
                let rs1_val = self.read_reg(rs1);
                self.write_reg(rd, self.pc + 4);
                println!("\tself.pc: 0x{:02X}", self.pc);
                self.pc = imm as u64 + rs1_val;
                self.pc &= !1;
                println!("\tself.pc: 0x{:02X}", self.pc);
                self.pc = self.pc.wrapping_sub(4); // To negate the +4 after
                Ok(())
            }

            Instructions::Jal { rd, imm } => {
                self.set(rd, self.pc + 4);
                self.pc = self.pc.wrapping_add(imm.wrapping_sub(4) as u64);
                Ok(())
            }

            Instructions::Beq { rs1, rs2, imm } => {
                if self.read_reg(rs1) == self.read_reg(rs2) {
                    self.pc = self.pc.wrapping_add(imm as u64 - 4);
                }
                Ok(())
            }

            Instructions::Bne { rs1, rs2, imm } => {
                if self.read_reg(rs1) != self.read_reg(rs2) {
                    self.pc = self.pc.wrapping_add(imm as u64 - 4);
                }
                Ok(())
            }

            Instructions::Bltu { rs1, rs2, imm } => {
                println!("\tBltu {} < {}, {}", self.read_reg(rs1), self.read_reg(rs2), imm);
                if self.read_reg(rs1) < self.read_reg(rs2) {
                    self.pc = self.pc.wrapping_add(imm as u64 - 4);
                }
                Ok(())
            }

            _ => {
                Err("Instruction not implemented!".to_string())
            }
        };
        self.pc = self.pc.wrapping_add(4);
        result
    }

    pub fn step(&mut self) {
        if !self.running {
            return;
        }
        // Fetch, decode, execute:
        let raw_opcode = self.fetch();
        if raw_opcode.is_err() {
            self.running = false;
            println!("\nError fetching instruction at 0x{:X}, exiting.\n", self.pc);
            return;
        }
        let inst = decode::Instructions::from(raw_opcode.unwrap() as u32);
        println!("\n{:02X} inst: {:?}", self.pc, inst);
        let status = self.execute(inst);
        if status.is_err() {
            self.running = false;
            println!("Error: {}", status.err().unwrap());
        }
    }

    fn set(&mut self, reg: usize, value: u64) {
        if reg > 0  && reg < self.regs.len() {
            self.regs[reg-1] = value;
        }
    }

    fn get(&self, reg: usize) -> u64 {
        if reg > 0  && reg < self.regs.len() {
            self.regs[reg-1]
        } else {
            0
        }
    }
}
