# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ram.gen/sources_1/ip/ram/sim/ram.v" \
"../../../../ram.srcs/sources_1/new/ram_test.v" \
"../../../../ram.srcs/sim_1/new/tb_ram_pp.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
