##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for MEPSAN_IntClock
		4.4::Critical Path Report for PRINTER_A_IntClock
		4.5::Critical Path Report for PRINTER_B_IntClock
		4.6::Critical Path Report for screen2_IntClock
		4.7::Critical Path Report for screen_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. screen2_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. MEPSAN_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.5::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
		5.6::Critical Path Report for (screen2_IntClock:R vs. screen2_IntClock:R)
		5.7::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
		5.8::Critical Path Report for (MEPSAN_IntClock:R vs. MEPSAN_IntClock:R)
		5.9::Critical Path Report for (PRINTER_B_IntClock:R vs. PRINTER_B_IntClock:R)
		5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_2                  | Frequency: 51.96 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                | Frequency: 51.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                   | Target: 24.00 MHz  | 
Clock: MEPSAN_IntClock          | Frequency: 38.20 MHz  | Target: 0.08 MHz   | 
Clock: PRINTER_A_IntClock       | Frequency: 54.81 MHz  | Target: 0.08 MHz   | 
Clock: PRINTER_B_IntClock       | Frequency: 45.06 MHz  | Target: 0.08 MHz   | 
Clock: clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 
Clock: screen2_IntClock         | Frequency: 51.28 MHz  | Target: 0.92 MHz   | 
Clock: screen_IntClock          | Frequency: 52.24 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2             Clock_2             2.175e+007       21730939    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           Clock_2             41666.7          22421       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           MEPSAN_IntClock     41666.7          23579       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen2_IntClock    41666.7          25016       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           screen_IntClock     41666.7          23585       N/A              N/A         N/A              N/A         N/A              N/A         
MEPSAN_IntClock     MEPSAN_IntClock     1.30417e+007     13015490    N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_A_IntClock  PRINTER_A_IntClock  1.30417e+007     13023423    N/A              N/A         N/A              N/A         N/A              N/A         
PRINTER_B_IntClock  PRINTER_B_IntClock  1.30417e+007     13019473    N/A              N/A         N/A              N/A         N/A              N/A         
screen2_IntClock    screen2_IntClock    1.08333e+006     1063831     N/A              N/A         N/A              N/A         N/A              N/A         
screen_IntClock     screen_IntClock     1.08333e+006     1064189     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase           
-----------------  ------------  -------------------------  
PWM_Out(0)_PAD     26262         clock_1(fixed-function):R  
Tx_1(0)_PAD        34873         MEPSAN_IntClock:R          
Tx_2(0)_PAD        31012         Clock_2:R                  
Tx_3(0)_PAD        29710         PRINTER_A_IntClock:R       
Tx_4(0)_PAD        31398         PRINTER_B_IntClock:R       
screen2_tx(0)_PAD  33657         screen2_IntClock:R         
screen_tx(0)_PAD   32071         screen_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 51.96 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15735
-------------------------------------   ----- 
End-of-path arrival time (ps)           15735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0          macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell80   3538  15735  22421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15735
-------------------------------------   ----- 
End-of-path arrival time (ps)           15735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0          macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell80   3538  15735  22421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MEPSAN_IntClock
*********************************************
Clock: MEPSAN_IntClock
Frequency: 38.20 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MEPSAN:BUART:sRX:RxBitCounter\/clock
Path slack     : 13015490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20817
-------------------------------------   ----- 
End-of-path arrival time (ps)           20817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q            macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/main_2  macrocell6   11096  12346  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/q       macrocell6    3350  15696  13015490  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/load   count7cell    5120  20817  13015490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for PRINTER_A_IntClock
************************************************
Clock: PRINTER_A_IntClock
Frequency: 54.81 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4541   5791  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9141  13023423  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2913  12053  13023423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for PRINTER_B_IntClock
************************************************
Clock: PRINTER_B_IntClock
Frequency: 45.06 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     6871   8121  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350  11471  13019473  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4532  16003  13019473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for screen2_IntClock
**********************************************
Clock: screen2_IntClock
Frequency: 51.28 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063831p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14142
-------------------------------------   ----- 
End-of-path arrival time (ps)           14142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q     macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_counter_load\/main_0  macrocell26   6634   7884  1063831  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11234  1063831  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2908  14142  1063831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for screen_IntClock
*********************************************
Clock: screen_IntClock
Frequency: 52.24 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13784
-------------------------------------   ----- 
End-of-path arrival time (ps)           13784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q     macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_counter_load\/main_0  macrocell38    6920   8170  1064189  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell38    3350  11520  1064189  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell     2264  13784  1064189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. screen_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell12         3163   3163  23585  RISE       1
\screen:BUART:rx_postpoll\/main_1         macrocell39      5802   8965  23585  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell39      3350  12315  23585  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell16   2296  14611  23585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. screen2_IntClock:R)
******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25016p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13181
-------------------------------------   ----- 
End-of-path arrival time (ps)           13181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                           iocell9          2515   2515  25016  RISE       1
\screen2:BUART:rx_postpoll\/main_0         macrocell27      5008   7523  25016  RISE       1
\screen2:BUART:rx_postpoll\/q              macrocell27      3350  10873  25016  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2308  13181  25016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. MEPSAN_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23579p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0         macrocell7      5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q              macrocell7      3350  10882  23579  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3735  14617  23579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15735
-------------------------------------   ----- 
End-of-path arrival time (ps)           15735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0          macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell80   3538  15735  22421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1


5.5::Critical Path Report for (screen_IntClock:R vs. screen_IntClock:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13784
-------------------------------------   ----- 
End-of-path arrival time (ps)           13784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q     macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_counter_load\/main_0  macrocell38    6920   8170  1064189  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell38    3350  11520  1064189  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell     2264  13784  1064189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.6::Critical Path Report for (screen2_IntClock:R vs. screen2_IntClock:R)
*************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063831p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14142
-------------------------------------   ----- 
End-of-path arrival time (ps)           14142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q     macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_counter_load\/main_0  macrocell26   6634   7884  1063831  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11234  1063831  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2908  14142  1063831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.7::Critical Path Report for (PRINTER_A_IntClock:R vs. PRINTER_A_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4541   5791  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9141  13023423  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2913  12053  13023423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1


5.8::Critical Path Report for (MEPSAN_IntClock:R vs. MEPSAN_IntClock:R)
***********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MEPSAN:BUART:sRX:RxBitCounter\/clock
Path slack     : 13015490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20817
-------------------------------------   ----- 
End-of-path arrival time (ps)           20817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q            macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/main_2  macrocell6   11096  12346  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/q       macrocell6    3350  15696  13015490  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/load   count7cell    5120  20817  13015490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.9::Critical Path Report for (PRINTER_B_IntClock:R vs. PRINTER_B_IntClock:R)
*****************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     6871   8121  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350  11471  13019473  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4532  16003  13019473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1


5.10::Critical Path Report for (Clock_2:R vs. Clock_2:R)
********************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GBCL:BUART:sRX:RxBitCounter\/clock
Path slack     : 21730939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13701
-------------------------------------   ----- 
End-of-path arrival time (ps)           13701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q            macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_counter_load\/main_1  macrocell14   6174   7424  21730939  RISE       1
\GBCL:BUART:rx_counter_load\/q       macrocell14   3350  10774  21730939  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/load   count7cell    2927  13701  21730939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 22421p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15735
-------------------------------------   ----- 
End-of-path arrival time (ps)           15735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0          macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell80   3538  15735  22421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15597
-------------------------------------   ----- 
End-of-path arrival time (ps)           15597
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell6         3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0         macrocell15     5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell15     3350  12197  22421  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   3400  15597  22599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_0\/main_3
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 23336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14821
-------------------------------------   ----- 
End-of-path arrival time (ps)           14821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0  macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_state_0\/main_3   macrocell70   2624  14821  23336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_status_3\/main_3
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 23336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14821
-------------------------------------   ----- 
End-of-path arrival time (ps)           14821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0  macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_status_3\/main_3  macrocell79   2624  14821  23336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 23336p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14821
-------------------------------------   ----- 
End-of-path arrival time (ps)           14821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_postpoll\/main_0    macrocell15   5803   8847  22421  RISE       1
\GBCL:BUART:rx_postpoll\/q         macrocell15   3350  12197  22421  RISE       1
\GBCL:BUART:rx_parity_bit\/main_3  macrocell82   2624  14821  23336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23579p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14617
-------------------------------------   ----- 
End-of-path arrival time (ps)           14617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell3         2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0         macrocell7      5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q              macrocell7      3350  10882  23579  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3735  14617  23579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14611
-------------------------------------   ----- 
End-of-path arrival time (ps)           14611
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                           iocell12         3163   3163  23585  RISE       1
\screen:BUART:rx_postpoll\/main_1         macrocell39      5802   8965  23585  RISE       1
\screen:BUART:rx_postpoll\/q              macrocell39      3350  12315  23585  RISE       1
\screen:BUART:sRX:RxShifter:u0\/route_si  datapathcell16   2296  14611  23585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23607p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14549
-------------------------------------   ----- 
End-of-path arrival time (ps)           14549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                 iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0          macrocell7    5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q               macrocell7    3350  10882  23579  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_3  macrocell60   3667  14549  23607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_state_0\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 24329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0  macrocell7    5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q       macrocell7    3350  10882  23579  RISE       1
\MEPSAN:BUART:rx_state_0\/main_3   macrocell50   2946  13828  24329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_status_3\/main_3
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 24329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0  macrocell7    5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q       macrocell7    3350  10882  23579  RISE       1
\MEPSAN:BUART:rx_status_3\/main_3  macrocell59   2946  13828  24329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_3
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 24329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13828
-------------------------------------   ----- 
End-of-path arrival time (ps)           13828
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/main_0    macrocell7    5047   7532  23579  RISE       1
\MEPSAN:BUART:rx_postpoll\/q         macrocell7    3350  10882  23579  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_3  macrocell62   2946  13828  24329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25016p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3470
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13181
-------------------------------------   ----- 
End-of-path arrival time (ps)           13181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                           iocell9          2515   2515  25016  RISE       1
\screen2:BUART:rx_postpoll\/main_0         macrocell27      5008   7523  25016  RISE       1
\screen2:BUART:rx_postpoll\/q              macrocell27      3350  10873  25016  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2308  13181  25016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_last\/main_0
Capture Clock  : \GBCL:BUART:rx_last\/clock_0
Path slack     : 29139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9017
-------------------------------------   ---- 
End-of-path arrival time (ps)           9017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                   iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_last\/main_0  macrocell81   5973   9017  29139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell81         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:pollcount_1\/main_3
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 29191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  23585  RISE       1
\screen:BUART:pollcount_1\/main_3  macrocell121   5802   8965  29191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:pollcount_0\/main_2
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 29191p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8965
-------------------------------------   ---- 
End-of-path arrival time (ps)           8965
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  23585  RISE       1
\screen:BUART:pollcount_0\/main_2  macrocell122   5802   8965  29191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell6       3044   3044  22421  RISE       1
MODIN5_1/main_2  macrocell76   5803   8847  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8847
-------------------------------------   ---- 
End-of-path arrival time (ps)           8847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell6       3044   3044  22421  RISE       1
MODIN5_0/main_2  macrocell77   5803   8847  29309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_state_0\/main_0
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 29548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                   iocell9       2515   2515  25016  RISE       1
\screen2:BUART:rx_state_0\/main_0  macrocell94   6093   8608  29548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_state_2\/main_0
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 29548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8608
-------------------------------------   ---- 
End-of-path arrival time (ps)           8608
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                   iocell9       2515   2515  25016  RISE       1
\screen2:BUART:rx_state_2\/main_0  macrocell97   6093   8608  29548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_status_3\/main_0
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 29572p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8585
-------------------------------------   ---- 
End-of-path arrival time (ps)           8585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                    iocell9        2515   2515  25016  RISE       1
\screen2:BUART:rx_status_3\/main_0  macrocell102   6070   8585  29572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_state_2\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 29880p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8277
-------------------------------------   ---- 
End-of-path arrival time (ps)           8277
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_state_2\/main_5  macrocell53   5792   8277  29880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_2\/main_8
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 30035p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell12       3163   3163  23585  RISE       1
\screen:BUART:rx_state_2\/main_8  macrocell118   4959   8122  30035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_last\/main_0
Capture Clock  : \screen:BUART:rx_last\/clock_0
Path slack     : 30035p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8122
-------------------------------------   ---- 
End-of-path arrival time (ps)           8122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                iocell12       3163   3163  23585  RISE       1
\screen:BUART:rx_last\/main_0  macrocell124   4959   8122  30035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell124        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_state_0\/main_9
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 30045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                   iocell12       3163   3163  23585  RISE       1
\screen:BUART:rx_state_0\/main_9  macrocell115   4949   8112  30045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen_rx(0)/fb
Path End       : \screen:BUART:rx_status_3\/main_6
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 30045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen_rx(0)/in_clock                                       iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
screen_rx(0)/fb                    iocell12       3163   3163  23585  RISE       1
\screen:BUART:rx_status_3\/main_6  macrocell123   4949   8112  30045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_2\/main_5
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 30060p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8097
-------------------------------------   ---- 
End-of-path arrival time (ps)           8097
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                      iocell6       3044   3044  22421  RISE       1
\GBCL:BUART:rx_state_2\/main_5  macrocell73   5053   8097  30060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2485   2485  23579  RISE       1
MODIN1_1/main_2  macrocell56   5047   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell3       2485   2485  23579  RISE       1
MODIN1_0/main_2  macrocell57   5047   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \MEPSAN:BUART:rx_last\/main_0
Capture Clock  : \MEPSAN:BUART:rx_last\/clock_0
Path slack     : 30625p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#313 vs. MEPSAN_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7532
-------------------------------------   ---- 
End-of-path arrival time (ps)           7532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell3             0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell3       2485   2485  23579  RISE       1
\MEPSAN:BUART:rx_last\/main_0  macrocell61   5047   7532  30625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb  iocell9        2515   2515  25016  RISE       1
MODIN9_1/main_0   macrocell100   4995   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb  iocell9        2515   2515  25016  RISE       1
MODIN9_0/main_0   macrocell101   4995   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : screen2_rx(0)/fb
Path End       : \screen2:BUART:rx_last\/main_0
Capture Clock  : \screen2:BUART:rx_last\/clock_0
Path slack     : 30647p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (CyBUS_CLK:R#26 vs. screen2_IntClock:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
screen2_rx(0)/in_clock                                      iocell9             0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
screen2_rx(0)/fb                iocell9        2515   2515  25016  RISE       1
\screen2:BUART:rx_last\/main_0  macrocell103   4995   7510  30647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_last\/clock_0                            macrocell103        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063831p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -5360
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14142
-------------------------------------   ----- 
End-of-path arrival time (ps)           14142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q     macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_counter_load\/main_0  macrocell26   6634   7884  1063831  RISE       1
\screen2:BUART:rx_counter_load\/q       macrocell26   3350  11234  1063831  RISE       1
\screen2:BUART:sRX:RxBitCounter\/load   count7cell    2908  14142  1063831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxBitCounter\/load
Capture Clock  : \screen:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064189p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13784
-------------------------------------   ----- 
End-of-path arrival time (ps)           13784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q     macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_counter_load\/main_0  macrocell38    6920   8170  1064189  RISE       1
\screen:BUART:rx_counter_load\/q       macrocell38    3350  11520  1064189  RISE       1
\screen:BUART:sRX:RxBitCounter\/load   count7cell     2264  13784  1064189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11862
-------------------------------------   ----- 
End-of-path arrival time (ps)           11862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q                      macrocell112     1250   1250  1065281  RISE       1
\screen:BUART:counter_load_not\/main_3           macrocell35      3600   4850  1065281  RISE       1
\screen:BUART:counter_load_not\/q                macrocell35      3350   8200  1065281  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell15   3662  11862  1065281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065444p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11700
-------------------------------------   ----- 
End-of-path arrival time (ps)           11700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q                      macrocell90      1250   1250  1065444  RISE       1
\screen2:BUART:counter_load_not\/main_1           macrocell23      4185   5435  1065444  RISE       1
\screen2:BUART:counter_load_not\/q                macrocell23      3350   8785  1065444  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2914  11700  1065444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen:BUART:sTX:TxSts\/clock
Path slack     : 1065851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16983
-------------------------------------   ----- 
End-of-path arrival time (ps)           16983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  1065851  RISE       1
\screen:BUART:tx_status_0\/main_3                 macrocell36      4459   8039  1065851  RISE       1
\screen:BUART:tx_status_0\/q                      macrocell36      3350  11389  1065851  RISE       1
\screen:BUART:sTX:TxSts\/status_0                 statusicell9     5594  16983  1065851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxSts\/clock                             statusicell9        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1066379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16454
-------------------------------------   ----- 
End-of-path arrival time (ps)           16454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  1066379  RISE       1
\screen:BUART:rx_status_4\/main_1                 macrocell40      5125   8705  1066379  RISE       1
\screen:BUART:rx_status_4\/q                      macrocell40      3350  12055  1066379  RISE       1
\screen:BUART:sRX:RxSts\/status_4                 statusicell10    4400  16454  1066379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:sRX:RxSts\/status_4
Capture Clock  : \screen2:BUART:sRX:RxSts\/clock
Path slack     : 1068792p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14041
-------------------------------------   ----- 
End-of-path arrival time (ps)           14041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  1068792  RISE       1
\screen2:BUART:rx_status_4\/main_1                 macrocell28      2901   6481  1068792  RISE       1
\screen2:BUART:rx_status_4\/q                      macrocell28      3350   9831  1068792  RISE       1
\screen2:BUART:sRX:RxSts\/status_4                 statusicell7     4210  14041  1068792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069153p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q                macrocell94      1250   1250  1064869  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11   6920   8170  1069153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:sTX:TxSts\/status_0
Capture Clock  : \screen2:BUART:sTX:TxSts\/clock
Path slack     : 1069956p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12877
-------------------------------------   ----- 
End-of-path arrival time (ps)           12877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1069956  RISE       1
\screen2:BUART:tx_status_0\/main_3                 macrocell24     3632   7212  1069956  RISE       1
\screen2:BUART:tx_status_0\/q                      macrocell24     3350  10562  1069956  RISE       1
\screen2:BUART:sTX:TxSts\/status_0                 statusicell6    2315  12877  1069956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q                macrocell115     1250   1250  1068416  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell16   5929   7179  1070144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q                macrocell110     1250   1250  1065397  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell14   5602   6852  1070471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070928p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q         macrocell114     1250   1250  1064189  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell16   5146   6396  1070928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_0\/main_1
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1070939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_state_0\/main_1    macrocell94   7635   8885  1070939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_2\/main_1
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1070939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8885
-------------------------------------   ---- 
End-of-path arrival time (ps)           8885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_state_2\/main_1    macrocell97   7635   8885  1070939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070978p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q         macrocell93      1250   1250  1063831  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   5096   6346  1070978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                                    model name      delay     AT    slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q          macrocell98      1250   1250  1071011  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   5062   6312  1071011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1071130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_load_fifo\/main_0  macrocell116   7443   8693  1071130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_3\/main_0
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1071130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_state_3\/main_0    macrocell117   7443   8693  1071130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_2\/main_0
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1071130p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8693
-------------------------------------   ---- 
End-of-path arrival time (ps)           8693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_state_2\/main_0    macrocell118   7443   8693  1071130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071315p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q                macrocell90     1250   1250  1065444  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   4758   6008  1071315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_0
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1071516p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8308
-------------------------------------   ---- 
End-of-path arrival time (ps)           8308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_load_fifo\/main_0  macrocell95   7058   8308  1071516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_3\/main_0
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1071516p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8308
-------------------------------------   ---- 
End-of-path arrival time (ps)           8308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_state_3\/main_0    macrocell96   7058   8308  1071516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_0\/main_2
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1071553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064869  RISE       1
\screen2:BUART:rx_state_0\/main_2  macrocell94   7020   8270  1071553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_2\/main_2
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1071553p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8270
-------------------------------------   ---- 
End-of-path arrival time (ps)           8270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064869  RISE       1
\screen2:BUART:rx_state_2\/main_2  macrocell97   7020   8270  1071553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1071569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q         macrocell94   1250   1250  1064869  RISE       1
\screen2:BUART:rx_load_fifo\/main_1  macrocell95   7005   8255  1071569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_3\/main_1
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1071569p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q       macrocell94   1250   1250  1064869  RISE       1
\screen2:BUART:rx_state_3\/main_1  macrocell96   7005   8255  1071569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_0\/main_0
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1071653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_state_0\/main_0    macrocell115   6920   8170  1071653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q        macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_0  macrocell120   6920   8170  1071653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_ctrl_mark_last\/q
Path End       : \screen:BUART:rx_status_3\/main_0
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1071653p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8170
-------------------------------------   ---- 
End-of-path arrival time (ps)           8170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_ctrl_mark_last\/clock_0                   macrocell114        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  1064189  RISE       1
\screen:BUART:rx_status_3\/main_0   macrocell123   6920   8170  1071653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen:BUART:tx_state_0\/main_3
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1071706p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  1065851  RISE       1
\screen:BUART:tx_state_0\/main_3                  macrocell111     4538   8118  1071706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071855p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1066017  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    5279   5469  1071855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \screen2:BUART:rx_state_0\/main_6
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1071882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7941
-------------------------------------   ---- 
End-of-path arrival time (ps)           7941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                         macrocell100   1250   1250  1068524  RISE       1
\screen2:BUART:rx_state_0\/main_6  macrocell94    6691   7941  1071882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \screen2:BUART:rx_status_3\/main_6
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1071897p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7926
-------------------------------------   ---- 
End-of-path arrival time (ps)           7926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                          macrocell100   1250   1250  1068524  RISE       1
\screen2:BUART:rx_status_3\/main_6  macrocell102   6676   7926  1071897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q        macrocell93   1250   1250  1063831  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_0  macrocell99   6634   7884  1071939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_ctrl_mark_last\/q
Path End       : \screen2:BUART:rx_status_3\/main_1
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1071939p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7884
-------------------------------------   ---- 
End-of-path arrival time (ps)           7884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_ctrl_mark_last\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_ctrl_mark_last\/q  macrocell93    1250   1250  1063831  RISE       1
\screen2:BUART:rx_status_3\/main_1   macrocell102   6634   7884  1071939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072208p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q                macrocell111     1250   1250  1066116  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell14   3866   5116  1072208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \screen2:BUART:tx_state_0\/main_3
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1072612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  1069956  RISE       1
\screen2:BUART:tx_state_0\/main_3                  macrocell90     3632   7212  1072612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \screen2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072693p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q                macrocell89     1250   1250  1066256  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3380   4630  1072693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_status_3\/main_3
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1072748p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7075
-------------------------------------   ---- 
End-of-path arrival time (ps)           7075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98    1250   1250  1071011  RISE       1
\screen2:BUART:rx_status_3\/main_3  macrocell102   5825   7075  1072748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072976p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q               macrocell94   1250   1250  1064869  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_1  macrocell99   5597   6847  1072976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_0\/q
Path End       : \screen2:BUART:rx_status_3\/main_2
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1072976p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_0\/q        macrocell94    1250   1250  1064869  RISE       1
\screen2:BUART:rx_status_3\/main_2  macrocell102   5597   6847  1072976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:txn\/main_1
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1072990p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6833
-------------------------------------   ---- 
End-of-path arrival time (ps)           6833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q  macrocell110   1250   1250  1065397  RISE       1
\screen:BUART:txn\/main_1    macrocell109   5583   6833  1072990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen:BUART:txn\/main_3
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:TxShifter:u0\/so_comb  datapathcell14   4370   4370  1073140  RISE       1
\screen:BUART:txn\/main_3                macrocell109     2313   6683  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \screen2:BUART:txn\/main_3
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1073160p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  1073160  RISE       1
\screen2:BUART:txn\/main_3                macrocell88     2293   6663  1073160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \screen2:BUART:rx_state_0\/main_7
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1073281p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                         macrocell101   1250   1250  1069288  RISE       1
\screen2:BUART:rx_state_0\/main_7  macrocell94    5293   6543  1073281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \screen2:BUART:rx_status_3\/main_7
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1073297p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6526
-------------------------------------   ---- 
End-of-path arrival time (ps)           6526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                          macrocell101   1250   1250  1069288  RISE       1
\screen2:BUART:rx_status_3\/main_7  macrocell102   5276   6526  1073297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:txn\/main_4
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1073531p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q  macrocell112   1250   1250  1065281  RISE       1
\screen:BUART:txn\/main_4    macrocell109   5042   6292  1073531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_0\/main_3
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071011  RISE       1
\screen2:BUART:rx_state_0\/main_3   macrocell94   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_2\/main_3
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1073680p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071011  RISE       1
\screen2:BUART:rx_state_2\/main_3   macrocell97   4894   6144  1073680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1073699p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q   macrocell98   1250   1250  1071011  RISE       1
\screen2:BUART:rx_load_fifo\/main_2  macrocell95   4874   6124  1073699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_bitclk_enable\/q
Path End       : \screen2:BUART:rx_state_3\/main_2
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1073699p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_bitclk_enable\/q  macrocell98   1250   1250  1071011  RISE       1
\screen2:BUART:rx_state_3\/main_2   macrocell96   4874   6124  1073699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q          macrocell119     1250   1250  1073771  RISE       1
\screen:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell16   2302   3552  1073771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_load_fifo\/main_2
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1073991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q   macrocell119   1250   1250  1073771  RISE       1
\screen:BUART:rx_load_fifo\/main_2  macrocell116   4583   5833  1073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_3\/main_2
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1073991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1073771  RISE       1
\screen:BUART:rx_state_3\/main_2   macrocell117   4583   5833  1073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_2\/main_2
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1073991p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1073771  RISE       1
\screen:BUART:rx_state_2\/main_2   macrocell118   4583   5833  1073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_1\/main_0
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065397  RISE       1
\screen:BUART:tx_state_1\/main_0  macrocell110   4563   5813  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_0\/main_0
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065397  RISE       1
\screen:BUART:tx_state_0\/main_0  macrocell111   4563   5813  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_state_2\/main_0
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074011p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5813
-------------------------------------   ---- 
End-of-path arrival time (ps)           5813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q       macrocell110   1250   1250  1065397  RISE       1
\screen:BUART:tx_state_2\/main_0  macrocell112   4563   5813  1074011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:rx_state_0\/main_10
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1070666  RISE       1
\screen:BUART:rx_state_0\/main_10  macrocell115   4558   5808  1074016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:rx_status_3\/main_7
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074016p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1070666  RISE       1
\screen:BUART:rx_status_3\/main_7  macrocell123   4558   5808  1074016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:rx_state_0\/main_8
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q      macrocell121   1250   1250  1069792  RISE       1
\screen:BUART:rx_state_0\/main_8  macrocell115   4481   5731  1074092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:rx_status_3\/main_5
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074092p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q       macrocell121   1250   1250  1069792  RISE       1
\screen:BUART:rx_status_3\/main_5  macrocell123   4481   5731  1074092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:txn\/main_4
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1074094p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q  macrocell91   1250   1250  1065707  RISE       1
\screen2:BUART:txn\/main_4    macrocell88   4479   5729  1074094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_0\/main_4
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1066554  RISE       1
\screen2:BUART:rx_state_0\/main_4  macrocell94   4476   5726  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_2\/main_4
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1074098p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1066554  RISE       1
\screen2:BUART:rx_state_2\/main_4  macrocell97   4476   5726  1074098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074171p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell100   1250   1250  1068524  RISE       1
MODIN9_1/main_3  macrocell100   4402   5652  1074171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q         macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_load_fifo\/main_3  macrocell116   4351   5601  1074222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_3\/main_3
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_state_3\/main_3  macrocell117   4351   5601  1074222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_2\/main_3
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074222p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_state_2\/main_3  macrocell118   4351   5601  1074222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \screen:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074228p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3095
-------------------------------------   ---- 
End-of-path arrival time (ps)           3095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1065943  RISE       1
\screen:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell14   2905   3095  1074228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:TxShifter:u0\/clock                      datapathcell14      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1074353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1069288  RISE       1
MODIN9_1/main_4  macrocell100   4220   5470  1074353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1074353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell101   1250   1250  1069288  RISE       1
MODIN9_0/main_3  macrocell101   4220   5470  1074353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_0\/main_1
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1074388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1065444  RISE       1
\screen2:BUART:tx_state_0\/main_1  macrocell90   4185   5435  1074388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_1\/main_2
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1074391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1066017  RISE       1
\screen2:BUART:tx_state_1\/main_2               macrocell89      5242   5432  1074391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_2\/main_2
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1074391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1066017  RISE       1
\screen2:BUART:tx_state_2\/main_2               macrocell91      5242   5432  1074391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_bitclk\/main_2
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1074391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1066017  RISE       1
\screen2:BUART:tx_bitclk\/main_2                macrocell92      5242   5432  1074391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_1\/main_3
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1065281  RISE       1
\screen:BUART:tx_state_1\/main_3  macrocell110   4156   5406  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_0\/main_4
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1065281  RISE       1
\screen:BUART:tx_state_0\/main_4  macrocell111   4156   5406  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_state_2\/main_3
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1074418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q       macrocell112   1250   1250  1065281  RISE       1
\screen:BUART:tx_state_2\/main_3  macrocell112   4156   5406  1074418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_state_0\/main_2
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1074515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1073771  RISE       1
\screen:BUART:rx_state_0\/main_2   macrocell115   4058   5308  1074515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_bitclk_enable\/q
Path End       : \screen:BUART:rx_status_3\/main_2
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1074515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  1073771  RISE       1
\screen:BUART:rx_status_3\/main_2  macrocell123   4058   5308  1074515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1074556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q         macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_load_fifo\/main_4  macrocell116   4017   5267  1074556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_3\/main_4
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1074556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_state_3\/main_4  macrocell117   4017   5267  1074556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_2\/main_4
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1074556p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_state_2\/main_4  macrocell118   4017   5267  1074556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_load_fifo\/q
Path End       : \screen:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074577p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:rx_load_fifo\/q            macrocell116     1250   1250  1067294  RISE       1
\screen:BUART:sRX:RxShifter:u0\/f0_load  datapathcell16   4376   5626  1074577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxShifter:u0\/clock                      datapathcell16      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_0\/main_4
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1074651p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1065707  RISE       1
\screen2:BUART:tx_state_0\/main_4  macrocell90   3922   5172  1074651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q               macrocell96   1250   1250  1066554  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_2  macrocell99   3912   5162  1074661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_status_3\/main_4
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1074661p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5162
-------------------------------------   ---- 
End-of-path arrival time (ps)           5162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q        macrocell96    1250   1250  1066554  RISE       1
\screen2:BUART:rx_status_3\/main_4  macrocell102   3912   5162  1074661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:txn\/main_2
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1074729p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q  macrocell111   1250   1250  1066116  RISE       1
\screen:BUART:txn\/main_2    macrocell109   3844   5094  1074729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_1\/main_1
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1074793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1065444  RISE       1
\screen2:BUART:tx_state_1\/main_1  macrocell89   3780   5030  1074793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_state_2\/main_1
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1074793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q       macrocell90   1250   1250  1065444  RISE       1
\screen2:BUART:tx_state_2\/main_1  macrocell91   3780   5030  1074793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:tx_bitclk\/main_1
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1074793p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q      macrocell90   1250   1250  1065444  RISE       1
\screen2:BUART:tx_bitclk\/main_1  macrocell92   3780   5030  1074793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_0\/q
Path End       : \screen2:BUART:txn\/main_2
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_0\/q  macrocell90   1250   1250  1065444  RISE       1
\screen2:BUART:txn\/main_2    macrocell88   3765   5015  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_0\/main_10
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074808  RISE       1
\screen2:BUART:rx_state_0\/main_10        macrocell94   3075   5015  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_2\/main_9
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1074808p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074808  RISE       1
\screen2:BUART:rx_state_2\/main_9         macrocell97   3075   5015  1074808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_0\/main_9
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074818  RISE       1
\screen2:BUART:rx_state_0\/main_9         macrocell94   3065   5005  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_2\/main_8
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1074818p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074818  RISE       1
\screen2:BUART:rx_state_2\/main_8         macrocell97   3065   5005  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_0\/main_8
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\screen2:BUART:rx_state_0\/main_8         macrocell94   3064   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_2\/main_7
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1074819p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\screen2:BUART:rx_state_2\/main_7         macrocell97   3064   5004  1074819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074808  RISE       1
\screen2:BUART:rx_load_fifo\/main_7       macrocell95   3060   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen2:BUART:rx_state_3\/main_7
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1074823p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5000
-------------------------------------   ---- 
End-of-path arrival time (ps)           5000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074808  RISE       1
\screen2:BUART:rx_state_3\/main_7         macrocell96   3060   5000  1074823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074838p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074818  RISE       1
\screen2:BUART:rx_load_fifo\/main_6       macrocell95   3046   4986  1074838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen2:BUART:rx_state_3\/main_6
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1074838p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4986
-------------------------------------   ---- 
End-of-path arrival time (ps)           4986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074818  RISE       1
\screen2:BUART:rx_state_3\/main_6         macrocell96   3046   4986  1074838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074840p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\screen2:BUART:rx_load_fifo\/main_5       macrocell95   3043   4983  1074840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen2:BUART:rx_state_3\/main_5
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1074840p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074819  RISE       1
\screen2:BUART:rx_state_3\/main_5         macrocell96   3043   4983  1074840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen2:BUART:tx_state_0\/main_2
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1074962p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  1066017  RISE       1
\screen2:BUART:tx_state_0\/main_2               macrocell90      4672   4862  1074962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_2\/q
Path End       : \screen:BUART:tx_bitclk\/main_3
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1074973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_2\/q      macrocell112   1250   1250  1065281  RISE       1
\screen:BUART:tx_bitclk\/main_3  macrocell113   3600   4850  1074973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075029  RISE       1
\screen:BUART:rx_bitclk_enable\/main_0   macrocell119   2854   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:pollcount_1\/main_0
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075029  RISE       1
\screen:BUART:pollcount_1\/main_0        macrocell121   2854   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen:BUART:pollcount_0\/main_0
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1075029p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4794
-------------------------------------   ---- 
End-of-path arrival time (ps)           4794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075029  RISE       1
\screen:BUART:pollcount_0\/main_0        macrocell122   2854   4794  1075029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075039p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075039  RISE       1
\screen:BUART:rx_bitclk_enable\/main_2   macrocell119   2844   4784  1075039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075049  RISE       1
\screen:BUART:rx_bitclk_enable\/main_1   macrocell119   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_bitclk_enable\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:pollcount_1\/main_1
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075049  RISE       1
\screen:BUART:pollcount_1\/main_1        macrocell121   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen:BUART:pollcount_0\/main_1
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1075049p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4774
-------------------------------------   ---- 
End-of-path arrival time (ps)           4774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075049  RISE       1
\screen:BUART:pollcount_0\/main_1        macrocell122   2834   4774  1075049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_3
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q         macrocell96   1250   1250  1066554  RISE       1
\screen2:BUART:rx_load_fifo\/main_3  macrocell95   3502   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_3\/q
Path End       : \screen2:BUART:rx_state_3\/main_3
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_3\/q       macrocell96   1250   1250  1066554  RISE       1
\screen2:BUART:rx_state_3\/main_3  macrocell96   3502   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_1\/main_3
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1065707  RISE       1
\screen2:BUART:tx_state_1\/main_3  macrocell89   3498   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_state_2\/main_3
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q       macrocell91   1250   1250  1065707  RISE       1
\screen2:BUART:tx_state_2\/main_3  macrocell91   3498   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_2\/q
Path End       : \screen2:BUART:tx_bitclk\/main_3
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1075076p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_2\/q      macrocell91   1250   1250  1065707  RISE       1
\screen2:BUART:tx_bitclk\/main_3  macrocell92   3498   4748  1075076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_0\/main_4
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q       macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_state_0\/main_4  macrocell115   3493   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q               macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_3  macrocell120   3493   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_2\/q
Path End       : \screen:BUART:rx_status_3\/main_4
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075080p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_2\/q        macrocell118   1250   1250  1067616  RISE       1
\screen:BUART:rx_status_3\/main_4  macrocell123   3493   4743  1075080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_1\/q
Path End       : \screen:BUART:tx_bitclk\/main_0
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_1\/q      macrocell110   1250   1250  1065397  RISE       1
\screen:BUART:tx_bitclk\/main_0  macrocell113   3484   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:txn\/q
Path End       : \screen2:BUART:txn\/main_0
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075096p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:txn\/q       macrocell88   1250   1250  1075096  RISE       1
\screen2:BUART:txn\/main_0  macrocell88   3477   4727  1075096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_load_fifo\/main_6
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_load_fifo\/main_6       macrocell116   2730   4670  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_3\/main_6
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_3\/main_6         macrocell117   2730   4670  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_2\/main_6
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_2\/main_6         macrocell118   2730   4670  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_load_fifo\/main_7
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_load_fifo\/main_7       macrocell116   2729   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_3\/main_7
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_3\/main_7         macrocell117   2729   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_2\/main_7
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_2\/main_7         macrocell118   2729   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_4
Path End       : \screen:BUART:rx_state_0\/main_7
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_0\/main_7         macrocell115   2711   4651  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_5
Path End       : \screen:BUART:rx_state_0\/main_6
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075154  RISE       1
\screen:BUART:rx_state_0\/main_6         macrocell115   2709   4649  1075174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_load_fifo\/main_5
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075181  RISE       1
\screen:BUART:rx_load_fifo\/main_5       macrocell116   2703   4643  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_3\/main_5
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075181  RISE       1
\screen:BUART:rx_state_3\/main_5         macrocell117   2703   4643  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_2\/main_5
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075181  RISE       1
\screen:BUART:rx_state_2\/main_5         macrocell118   2703   4643  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sRX:RxBitCounter\/count_6
Path End       : \screen:BUART:rx_state_0\/main_5
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075183p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075181  RISE       1
\screen:BUART:rx_state_0\/main_5         macrocell115   2700   4640  1075183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_0\/main_3
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q       macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_state_0\/main_3  macrocell115   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q               macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_2  macrocell120   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_3\/q
Path End       : \screen:BUART:rx_status_3\/main_3
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_3\/q        macrocell117   1250   1250  1067723  RISE       1
\screen:BUART:rx_status_3\/main_3  macrocell123   3386   4636  1075187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_0\/main_0
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1066256  RISE       1
\screen2:BUART:tx_state_0\/main_0  macrocell90   3373   4623  1075200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_1\/main_0
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1066256  RISE       1
\screen2:BUART:tx_state_1\/main_0  macrocell89   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_state_2\/main_0
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q       macrocell89   1250   1250  1066256  RISE       1
\screen2:BUART:tx_state_2\/main_0  macrocell91   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:tx_bitclk\/main_0
Capture Clock  : \screen2:BUART:tx_bitclk\/clock_0
Path slack     : 1075201p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4622
-------------------------------------   ---- 
End-of-path arrival time (ps)           4622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q      macrocell89   1250   1250  1066256  RISE       1
\screen2:BUART:tx_bitclk\/main_0  macrocell92   3372   4622  1075201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:tx_state_1\/main_4
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1075242  RISE       1
\screen2:BUART:tx_state_1\/main_4               macrocell89      4391   4581  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:tx_state_2\/main_4
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075242p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1075242  RISE       1
\screen2:BUART:tx_state_2\/main_4               macrocell91      4391   4581  1075242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \screen2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q               macrocell97   1250   1250  1067162  RISE       1
\screen2:BUART:rx_state_stop1_reg\/main_3  macrocell99   3303   4553  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_stop1_reg\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_status_3\/main_5
Capture Clock  : \screen2:BUART:rx_status_3\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q        macrocell97    1250   1250  1067162  RISE       1
\screen2:BUART:rx_status_3\/main_5  macrocell102   3303   4553  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_0\/main_5
Capture Clock  : \screen2:BUART:rx_state_0\/clock_0
Path slack     : 1075274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1067162  RISE       1
\screen2:BUART:rx_state_0\/main_5  macrocell94   3300   4550  1075274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_0\/clock_0                         macrocell94         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_2\/main_5
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075274p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1067162  RISE       1
\screen2:BUART:rx_state_2\/main_5  macrocell97   3300   4550  1075274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_load_fifo\/main_4
Capture Clock  : \screen2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q         macrocell97   1250   1250  1067162  RISE       1
\screen2:BUART:rx_load_fifo\/main_4  macrocell95   3295   4545  1075278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_state_2\/q
Path End       : \screen2:BUART:rx_state_3\/main_4
Capture Clock  : \screen2:BUART:rx_state_3\/clock_0
Path slack     : 1075278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4545
-------------------------------------   ---- 
End-of-path arrival time (ps)           4545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:rx_state_2\/q       macrocell97   1250   1250  1067162  RISE       1
\screen2:BUART:rx_state_3\/main_4  macrocell96   3295   4545  1075278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_3\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:txn\/main_6
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1075387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q  macrocell113   1250   1250  1075387  RISE       1
\screen:BUART:txn\/main_6   macrocell109   3186   4436  1075387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_1\/q
Path End       : \screen:BUART:pollcount_1\/main_2
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1075398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_1\/q       macrocell121   1250   1250  1069792  RISE       1
\screen:BUART:pollcount_1\/main_2  macrocell121   3175   4425  1075398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_state_1\/q
Path End       : \screen2:BUART:txn\/main_1
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_state_1\/q  macrocell89   1250   1250  1066256  RISE       1
\screen2:BUART:txn\/main_1    macrocell88   3092   4342  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_0\/main_5
Capture Clock  : \screen2:BUART:tx_state_0\/clock_0
Path slack     : 1075514p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075514  RISE       1
\screen2:BUART:tx_state_0\/main_5  macrocell90   3059   4309  1075514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_0\/clock_0                         macrocell90         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:txn\/main_6
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075515p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q  macrocell92   1250   1250  1075514  RISE       1
\screen2:BUART:txn\/main_6   macrocell88   3058   4308  1075515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_0
Path End       : \screen2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075547p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4277
-------------------------------------   ---- 
End-of-path arrival time (ps)           4277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075547  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_2   macrocell98   2337   4277  1075547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : \screen2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075560  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_0   macrocell98   2323   4263  1075560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1075560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075560  RISE       1
MODIN9_1/main_1                           macrocell100   2323   4263  1075560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1075560p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075560  RISE       1
MODIN9_0/main_1                           macrocell101   2323   4263  1075560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : \screen2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \screen2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075572  RISE       1
\screen2:BUART:rx_bitclk_enable\/main_1   macrocell98   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_bitclk_enable\/clock_0                   macrocell98         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075572  RISE       1
MODIN9_1/main_2                           macrocell100   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell100        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 1075572p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075572  RISE       1
MODIN9_0/main_2                           macrocell101   2311   4251  1075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell101        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_1\/main_2
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1065943  RISE       1
\screen:BUART:tx_state_1\/main_2               macrocell110     4012   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_0\/main_2
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1065943  RISE       1
\screen:BUART:tx_state_0\/main_2               macrocell111     4012   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_state_2\/main_2
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1065943  RISE       1
\screen:BUART:tx_state_2\/main_2               macrocell112     4012   4202  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \screen:BUART:tx_bitclk\/main_2
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075635p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell15    190    190  1065943  RISE       1
\screen:BUART:tx_bitclk\/main_2                macrocell113     3999   4189  1075635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_1\/main_5
Capture Clock  : \screen2:BUART:tx_state_1\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075514  RISE       1
\screen2:BUART:tx_state_1\/main_5  macrocell89   2935   4185  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_1\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:tx_bitclk\/q
Path End       : \screen2:BUART:tx_state_2\/main_5
Capture Clock  : \screen2:BUART:tx_state_2\/clock_0
Path slack     : 1075639p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_bitclk\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\screen2:BUART:tx_bitclk\/q        macrocell92   1250   1250  1075514  RISE       1
\screen2:BUART:tx_state_2\/main_5  macrocell91   2935   4185  1075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:tx_state_2\/clock_0                         macrocell91         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_last\/q
Path End       : \screen2:BUART:rx_state_2\/main_6
Capture Clock  : \screen2:BUART:rx_state_2\/clock_0
Path slack     : 1075648p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_last\/clock_0                            macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_last\/q          macrocell103   1250   1250  1075648  RISE       1
\screen2:BUART:rx_state_2\/main_6  macrocell97    2925   4175  1075648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_state_2\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_load_fifo\/q
Path End       : \screen2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \screen2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075756p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3130
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_load_fifo\/clock_0                       macrocell95         0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_load_fifo\/q            macrocell95      1250   1250  1071728  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   3197   4447  1075756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_1\/main_4
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1075771  RISE       1
\screen:BUART:tx_state_1\/main_4               macrocell110     3862   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:tx_state_2\/main_4
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1075771  RISE       1
\screen:BUART:tx_state_2\/main_4               macrocell112     3862   4052  1075771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_1\/main_1
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1066116  RISE       1
\screen:BUART:tx_state_1\/main_1  macrocell110   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_0\/main_1
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1066116  RISE       1
\screen:BUART:tx_state_0\/main_1  macrocell111   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_state_2\/main_1
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1075792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q       macrocell111   1250   1250  1066116  RISE       1
\screen:BUART:tx_state_2\/main_1  macrocell112   2781   4031  1075792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_state_0\/q
Path End       : \screen:BUART:tx_bitclk\/main_1
Capture Clock  : \screen:BUART:tx_bitclk\/clock_0
Path slack     : 1075808p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_state_0\/q      macrocell111   1250   1250  1066116  RISE       1
\screen:BUART:tx_bitclk\/main_1  macrocell113   2765   4015  1075808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen2:BUART:txn\/main_5
Capture Clock  : \screen2:BUART:txn\/clock_0
Path slack     : 1075814p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  1075242  RISE       1
\screen2:BUART:txn\/main_5                      macrocell88      3819   4009  1075814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:txn\/clock_0                                macrocell88         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_0\/main_1
Capture Clock  : \screen:BUART:rx_state_0\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_state_0\/main_1  macrocell115   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \screen:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q               macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_state_stop1_reg\/main_1  macrocell120   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_stop1_reg\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_status_3\/main_1
Capture Clock  : \screen:BUART:rx_status_3\/clock_0
Path slack     : 1075880p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q        macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_status_3\/main_1  macrocell123   2694   3944  1075880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_load_fifo\/main_1
Capture Clock  : \screen:BUART:rx_load_fifo\/clock_0
Path slack     : 1075900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q         macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_load_fifo\/main_1  macrocell116   2674   3924  1075900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_load_fifo\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_3\/main_1
Capture Clock  : \screen:BUART:rx_state_3\/clock_0
Path slack     : 1075900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_state_3\/main_1  macrocell117   2674   3924  1075900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_3\/clock_0                          macrocell117        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_state_0\/q
Path End       : \screen:BUART:rx_state_2\/main_1
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1075900p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_0\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_state_0\/q       macrocell115   1250   1250  1068416  RISE       1
\screen:BUART:rx_state_2\/main_1  macrocell118   2674   3924  1075900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:pollcount_1\/main_4
Capture Clock  : \screen:BUART:pollcount_1\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1070666  RISE       1
\screen:BUART:pollcount_1\/main_4  macrocell121   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_1\/clock_0                         macrocell121        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:pollcount_0\/q
Path End       : \screen:BUART:pollcount_0\/main_3
Capture Clock  : \screen:BUART:pollcount_0\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:pollcount_0\/q       macrocell122   1250   1250  1070666  RISE       1
\screen:BUART:pollcount_0\/main_3  macrocell122   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:pollcount_0\/clock_0                         macrocell122        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:txn\/q
Path End       : \screen:BUART:txn\/main_0
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076281p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:txn\/q       macrocell109   1250   1250  1076281  RISE       1
\screen:BUART:txn\/main_0  macrocell109   2292   3542  1076281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_1\/main_5
Capture Clock  : \screen:BUART:tx_state_1\/clock_0
Path slack     : 1076289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075387  RISE       1
\screen:BUART:tx_state_1\/main_5  macrocell110   2284   3534  1076289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_1\/clock_0                          macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_0\/main_5
Capture Clock  : \screen:BUART:tx_state_0\/clock_0
Path slack     : 1076289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075387  RISE       1
\screen:BUART:tx_state_0\/main_5  macrocell111   2284   3534  1076289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_0\/clock_0                          macrocell111        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:tx_bitclk\/q
Path End       : \screen:BUART:tx_state_2\/main_5
Capture Clock  : \screen:BUART:tx_state_2\/clock_0
Path slack     : 1076289p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_bitclk\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:tx_bitclk\/q        macrocell113   1250   1250  1075387  RISE       1
\screen:BUART:tx_state_2\/main_5  macrocell112   2284   3534  1076289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:tx_state_2\/clock_0                          macrocell112        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_last\/q
Path End       : \screen:BUART:rx_state_2\/main_9
Capture Clock  : \screen:BUART:rx_state_2\/clock_0
Path slack     : 1076334p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_last\/clock_0                             macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\screen:BUART:rx_last\/q          macrocell124   1250   1250  1076334  RISE       1
\screen:BUART:rx_state_2\/main_9  macrocell118   2239   3489  1076334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_state_2\/clock_0                          macrocell118        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \screen:BUART:txn\/main_5
Capture Clock  : \screen:BUART:txn\/clock_0
Path slack     : 1076698p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3125
-------------------------------------   ---- 
End-of-path arrival time (ps)           3125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell15      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\screen:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell15    190    190  1075771  RISE       1
\screen:BUART:txn\/main_5                      macrocell109     2935   3125  1076698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:txn\/clock_0                                 macrocell109        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen:BUART:rx_status_3\/q
Path End       : \screen:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen:BUART:sRX:RxSts\/clock
Path slack     : 1077957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (screen_IntClock:R#1 vs. screen_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:rx_status_3\/clock_0                         macrocell123        0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\screen:BUART:rx_status_3\/q       macrocell123    1250   1250  1077957  RISE       1
\screen:BUART:sRX:RxSts\/status_3  statusicell10   3626   4876  1077957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\screen:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \screen2:BUART:rx_status_3\/q
Path End       : \screen2:BUART:sRX:RxSts\/status_3
Capture Clock  : \screen2:BUART:sRX:RxSts\/clock
Path slack     : 1079265p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (screen2_IntClock:R#1 vs. screen2_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:rx_status_3\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\screen2:BUART:rx_status_3\/q       macrocell102   1250   1250  1079265  RISE       1
\screen2:BUART:sRX:RxSts\/status_3  statusicell7   2318   3568  1079265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\screen2:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \MEPSAN:BUART:sRX:RxBitCounter\/clock
Path slack     : 13015490p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -5360
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20817
-------------------------------------   ----- 
End-of-path arrival time (ps)           20817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q            macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/main_2  macrocell6   11096  12346  13015490  RISE       1
\MEPSAN:BUART:rx_counter_load\/q       macrocell6    3350  15696  13015490  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/load   count7cell    5120  20817  13015490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13019473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16003
-------------------------------------   ----- 
End-of-path arrival time (ps)           16003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                      macrocell85     1250   1250  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/main_1           macrocell19     6871   8121  13019473  RISE       1
\PRINTER_B:BUART:counter_load_not\/q                macrocell19     3350  11471  13019473  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   4532  16003  13019473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_B:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_B:BUART:sTX:TxSts\/clock
Path slack     : 13021942p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19225
-------------------------------------   ----- 
End-of-path arrival time (ps)           19225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13021942  RISE       1
\PRINTER_B:BUART:tx_status_0\/main_3                 macrocell20     7865  11445  13021942  RISE       1
\PRINTER_B:BUART:tx_status_0\/q                      macrocell20     3350  14795  13021942  RISE       1
\PRINTER_B:BUART:sTX:TxSts\/status_0                 statusicell5    4430  19225  13021942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022890p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12587
-------------------------------------   ----- 
End-of-path arrival time (ps)           12587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q                      macrocell44     1250   1250  13022890  RISE       1
\MEPSAN:BUART:counter_load_not\/main_0           macrocell3      5678   6928  13022890  RISE       1
\MEPSAN:BUART:counter_load_not\/q                macrocell3      3350  10278  13022890  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  12587  13022890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023423p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12053
-------------------------------------   ----- 
End-of-path arrival time (ps)           12053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                      macrocell106     1250   1250  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/main_1           macrocell31      4541   5791  13023423  RISE       1
\PRINTER_A:BUART:counter_load_not\/q                macrocell31      3350   9141  13023423  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2913  12053  13023423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_4
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13024703p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16464
-------------------------------------   ----- 
End-of-path arrival time (ps)           16464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13024703  RISE       1
\MEPSAN:BUART:rx_status_4\/main_1                 macrocell8      3650   7230  13024703  RISE       1
\MEPSAN:BUART:rx_status_4\/q                      macrocell8      3350  10580  13024703  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_4                 statusicell2    5884  16464  13024703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13025920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q                macrocell85     1250   1250  13019473  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   8487   9737  13025920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13026475p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_state_0\/main_4  macrocell50  10432  11682  13026475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13026475p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_state_3\/main_3  macrocell52  10432  11682  13026475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_4
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13026475p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q        macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_status_3\/main_4  macrocell59  10432  11682  13026475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_4
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13026475p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11682
-------------------------------------   ----- 
End-of-path arrival time (ps)           11682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q          macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_4  macrocell62  10432  11682  13026475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_B:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13026711p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  13021942  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_3                  macrocell85     7865  11445  13026711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:sTX:TxSts\/status_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxSts\/clock
Path slack     : 13027157p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14009
-------------------------------------   ----- 
End-of-path arrival time (ps)           14009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13027157  RISE       1
\PRINTER_A:BUART:tx_status_0\/main_3                 macrocell32      4750   8330  13027157  RISE       1
\PRINTER_A:BUART:tx_status_0\/q                      macrocell32      3350  11680  13027157  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/status_0                 statusicell8     2330  14009  13027157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxSts\/clock                          statusicell8        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13027192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_state_0\/main_0    macrocell50   9715  10965  13027192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13027192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_state_3\/main_0    macrocell52   9715  10965  13027192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_0
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13027192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_status_3\/main_0   macrocell59   9715  10965  13027192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_0
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13027192p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q   macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_0  macrocell62   9715  10965  13027192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027691p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q                macrocell84     1250   1250  13021660  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   6716   7966  13027691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:sTX:TxSts\/status_0
Capture Clock  : \MEPSAN:BUART:sTX:TxSts\/clock
Path slack     : 13028023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13144
-------------------------------------   ----- 
End-of-path arrival time (ps)           13144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q        macrocell44    1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_status_0\/main_0  macrocell4     6232   7482  13028023  RISE       1
\MEPSAN:BUART:tx_status_0\/q       macrocell4     3350  10832  13028023  RISE       1
\MEPSAN:BUART:sTX:TxSts\/status_0  statusicell1   2312  13144  13028023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_0
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13028106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_0  macrocell51   8800  10050  13028106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13028106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_state_2\/main_0    macrocell53   8800  10050  13028106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_0
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13028106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q  macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_status_2\/main_0   macrocell58   8800  10050  13028106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13028106p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10050
-------------------------------------   ----- 
End-of-path arrival time (ps)           10050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q         macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_0  macrocell60   8800  10050  13028106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028632p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9524
-------------------------------------   ---- 
End-of-path arrival time (ps)           9524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q        macrocell48   1250   1250  13023673  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_0  macrocell55   8274   9524  13028632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_ctrl_mark_last\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028659p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6997
-------------------------------------   ---- 
End-of-path arrival time (ps)           6997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_ctrl_mark_last\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_ctrl_mark_last\/q         macrocell48     1250   1250  13023673  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5747   6997  13028659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028668p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6988
-------------------------------------   ---- 
End-of-path arrival time (ps)           6988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q                macrocell44     1250   1250  13022890  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5738   6988  13028668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q          macrocell54     1250   1250  13028812  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5595   6845  13028812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029034p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q                macrocell50     1250   1250  13020536  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5373   6623  13029034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029162p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6495
-------------------------------------   ---- 
End-of-path arrival time (ps)           6495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q                macrocell106     1250   1250  13023423  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   5245   6495  13029162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:txn\/main_2
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13029297p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8859
-------------------------------------   ---- 
End-of-path arrival time (ps)           8859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q  macrocell85   1250   1250  13019473  RISE       1
\PRINTER_B:BUART:txn\/main_2    macrocell83   7609   8859  13029297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:txn\/main_6
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13029323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q  macrocell87   1250   1250  13029323  RISE       1
\PRINTER_B:BUART:txn\/main_6   macrocell83   7584   8834  13029323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029436p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6220
-------------------------------------   ---- 
End-of-path arrival time (ps)           6220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q                macrocell105     1250   1250  13023565  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   4970   6220  13029436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13029666p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13021660  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_0  macrocell85   7241   8491  13029666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13029666p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8491
-------------------------------------   ---- 
End-of-path arrival time (ps)           8491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q      macrocell84   1250   1250  13021660  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_0  macrocell87   7241   8491  13029666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \PRINTER_A:BUART:tx_state_0\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13029827p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  13027157  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_3                  macrocell106     4750   8330  13029827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13030035p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13019473  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_1  macrocell84   6871   8121  13030035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13030035p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8121
-------------------------------------   ---- 
End-of-path arrival time (ps)           8121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13019473  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_1  macrocell86   6871   8121  13030035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13030068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13029323  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_5  macrocell84   6839   8089  13030068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13030068p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13029323  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_5  macrocell86   6839   8089  13030068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_B:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030112p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5545
-------------------------------------   ---- 
End-of-path arrival time (ps)           5545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13023671  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   5355   5545  13030112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13030277p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13022561  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_4  macrocell85   6630   7880  13030277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13030277p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q      macrocell86   1250   1250  13022561  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_3  macrocell87   6630   7880  13030277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:txn\/main_1
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13030615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q  macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:txn\/main_1    macrocell43   6292   7542  13030615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_state_0\/main_0  macrocell45   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_1
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q          macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_1  macrocell49   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030750p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026363  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4717   4907  13030750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:txn\/main_4
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13030884p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q  macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:txn\/main_4    macrocell43   6023   7273  13030884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13030897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:tx_state_0\/main_4  macrocell45   6009   7259  13030897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_3
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13030897p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7259
-------------------------------------   ---- 
End-of-path arrival time (ps)           7259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q          macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_3  macrocell49   6009   7259  13030897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_B:BUART:txn\/main_3
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13030936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:TxShifter:u0\/clock                   datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  13030936  RISE       1
\PRINTER_B:BUART:txn\/main_3                macrocell83     2851   7221  13030936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \MEPSAN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q                macrocell45     1250   1250  13025106  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3460   4710  13030947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_6
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13031467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13031467  RISE       1
\MEPSAN:BUART:tx_state_0\/main_6  macrocell45   5439   6689  13031467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_4
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13031467p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q           macrocell47   1250   1250  13031467  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_4  macrocell49   5439   6689  13031467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \PRINTER_A:BUART:txn\/main_3
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13031481p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   4370   4370  13031481  RISE       1
\PRINTER_A:BUART:txn\/main_3                macrocell104     2306   6676  13031481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \MEPSAN:BUART:txn\/main_3
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13031486p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031486  RISE       1
\MEPSAN:BUART:txn\/main_3                macrocell43     2301   6671  13031486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13031547p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13023671  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_2               macrocell85     6420   6610  13031547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13031547p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13023671  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_2                macrocell87     6420   6610  13031547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:txn\/main_1
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13031583p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q  macrocell84   1250   1250  13021660  RISE       1
\PRINTER_B:BUART:txn\/main_1    macrocell83   5324   6574  13031583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13031655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:tx_state_1\/main_1  macrocell44   5252   6502  13031655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13031655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:tx_state_2\/main_1  macrocell46   5252   6502  13031655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_1
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13031655p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6502
-------------------------------------   ---- 
End-of-path arrival time (ps)           6502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q      macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_1  macrocell47   5252   6502  13031655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13031678p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13023423  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_1  macrocell105   5229   6479  13031678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13031678p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13023423  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_1  macrocell107   5229   6479  13031678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13031678p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q      macrocell106   1250   1250  13023423  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_1  macrocell108   5229   6479  13031678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031696p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q               macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_2  macrocell55   5210   6460  13031696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_3
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13031707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q         macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_3  macrocell51   5200   6450  13031707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13031707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q       macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_state_2\/main_3  macrocell53   5200   6450  13031707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_3
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13031707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q        macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_status_2\/main_3  macrocell58   5200   6450  13031707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_3\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13031707p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_3\/q                macrocell52   1250   1250  13015490  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_4  macrocell60   5200   6450  13031707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:txn\/main_6
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13032020p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q  macrocell47   1250   1250  13031467  RISE       1
\MEPSAN:BUART:txn\/main_6   macrocell43   4886   6136  13032020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_load_fifo\/q
Path End       : \MEPSAN:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \MEPSAN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032187p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_load_fifo\/q            macrocell51     1250   1250  13027667  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5100   6350  13032187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxShifter:u0\/clock                      datapathcell3       0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:txn\/main_4
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13032209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q  macrocell86   1250   1250  13022561  RISE       1
\PRINTER_B:BUART:txn\/main_4    macrocell83   4698   5948  13032209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13021660  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_0  macrocell84   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_1\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13032221p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_1\/q       macrocell84   1250   1250  13021660  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_0  macrocell86   4685   5935  13032221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \PRINTER_A:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032227p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3430
-------------------------------------   ---- 
End-of-path arrival time (ps)           3430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13025802  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell12   3240   3430  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \MEPSAN:BUART:tx_state_0\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13032274p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13029622  RISE       1
\MEPSAN:BUART:tx_state_0\/main_3                  macrocell45     2303   5883  13032274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5791
-------------------------------------   ---- 
End-of-path arrival time (ps)           5791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q       macrocell106   1250   1250  13023423  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_1  macrocell106   4541   5791  13032366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_1
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q         macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_1  macrocell51   4508   5758  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_state_2\/main_1  macrocell53   4508   5758  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_1
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q        macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_status_2\/main_1  macrocell58   4508   5758  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13032398p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q                macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_1  macrocell60   4508   5758  13032398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13032508p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13023565  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_0  macrocell106   4399   5649  13032508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_1\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13032576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026363  RISE       1
\MEPSAN:BUART:tx_state_1\/main_2               macrocell44     5390   5580  13032576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_2\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13032576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026363  RISE       1
\MEPSAN:BUART:tx_state_2\/main_2               macrocell46     5390   5580  13032576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_bitclk\/main_2
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13032576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026363  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_2                macrocell47     5390   5580  13032576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:txn\/main_1
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13032934p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q  macrocell105   1250   1250  13023565  RISE       1
\PRINTER_A:BUART:txn\/main_1    macrocell104   3973   5223  13032934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_state_0\/main_2   macrocell50   3897   5147  13033010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_state_3\/main_2   macrocell52   3897   5147  13033010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_2
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13033010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_status_3\/main_2  macrocell59   3897   5147  13033010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_2
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13033010p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q    macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_2  macrocell62   3897   5147  13033010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033090  RISE       1
MODIN1_1/main_1                          macrocell56   3127   5067  13033090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033090p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033090  RISE       1
MODIN1_0/main_1                          macrocell57   3127   5067  13033090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033093  RISE       1
MODIN1_1/main_0                          macrocell56   3123   5063  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033093p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033093  RISE       1
MODIN1_0/main_0                          macrocell57   3123   5063  13033093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033096p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q               macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_1  macrocell55   3811   5061  13033096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13022561  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_3  macrocell84   3783   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_2\/q
Path End       : \PRINTER_B:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13033123p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5033
-------------------------------------   ---- 
End-of-path arrival time (ps)           5033
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_2\/q       macrocell86   1250   1250  13022561  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_3  macrocell86   3783   5033  13033123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13033129p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q       macrocell85   1250   1250  13019473  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_1  macrocell85   3777   5027  13033129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_state_0\/q
Path End       : \PRINTER_B:BUART:tx_bitclk\/main_1
Capture Clock  : \PRINTER_B:BUART:tx_bitclk\/clock_0
Path slack     : 13033129p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_state_0\/q      macrocell85   1250   1250  13019473  RISE       1
\PRINTER_B:BUART:tx_bitclk\/main_1  macrocell87   3777   5027  13033129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_state_0\/main_5  macrocell50   3758   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_state_3\/main_4  macrocell52   3758   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_5
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q        macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_status_3\/main_5  macrocell59   3758   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_5
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q          macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_5  macrocell62   3758   5008  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:txn\/main_2
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q  macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:txn\/main_2    macrocell43   3592   4842  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_state_0\/main_1
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q       macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:tx_state_0\/main_1  macrocell45   3590   4840  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_0\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_2
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13033317p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4840
-------------------------------------   ---- 
End-of-path arrival time (ps)           4840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_0\/q          macrocell45   1250   1250  13025106  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_2  macrocell49   3590   4840  13033317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_4
Path End       : \MEPSAN:BUART:rx_state_0\/main_8
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033378  RISE       1
\MEPSAN:BUART:rx_state_0\/main_8         macrocell50   2838   4778  13033378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_4
Path End       : \MEPSAN:BUART:rx_state_3\/main_7
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033378p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033378  RISE       1
\MEPSAN:BUART:rx_state_3\/main_7         macrocell52   2838   4778  13033378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_5
Path End       : \MEPSAN:BUART:rx_state_0\/main_7
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033379  RISE       1
\MEPSAN:BUART:rx_state_0\/main_7         macrocell50   2837   4777  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_5
Path End       : \MEPSAN:BUART:rx_state_3\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4777
-------------------------------------   ---- 
End-of-path arrival time (ps)           4777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033379  RISE       1
\MEPSAN:BUART:rx_state_3\/main_6         macrocell52   2837   4777  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_6
Path End       : \MEPSAN:BUART:rx_state_0\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033380  RISE       1
\MEPSAN:BUART:rx_state_0\/main_6         macrocell50   2836   4776  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_6
Path End       : \MEPSAN:BUART:rx_state_3\/main_5
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033380p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033380  RISE       1
\MEPSAN:BUART:rx_state_3\/main_5         macrocell52   2836   4776  13033380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:tx_bitclk\/q
Path End       : \PRINTER_B:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_B:BUART:tx_state_0\/clock_0
Path slack     : 13033413p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_bitclk\/clock_0                        macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:tx_bitclk\/q        macrocell87   1250   1250  13029323  RISE       1
\PRINTER_B:BUART:tx_state_0\/main_5  macrocell85   3493   4743  13033413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033468p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13023565  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_0  macrocell105   3439   4689  13033468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033468p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q       macrocell105   1250   1250  13023565  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_0  macrocell107   3439   4689  13033468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_1\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_0
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033468p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4689
-------------------------------------   ---- 
End-of-path arrival time (ps)           4689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_1\/q      macrocell105   1250   1250  13023565  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_0  macrocell108   3439   4689  13033468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_0\/q
Path End       : \PRINTER_A:BUART:txn\/main_2
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033511p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_0\/q  macrocell106   1250   1250  13023423  RISE       1
\PRINTER_A:BUART:txn\/main_2    macrocell104   3396   4646  13033511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_0\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_0\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_state_0\/main_1  macrocell50   3211   4461  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_state_3\/main_1
Capture Clock  : \MEPSAN:BUART:rx_state_3\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q       macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_state_3\/main_1  macrocell52   3211   4461  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_3\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_status_3\/main_1
Capture Clock  : \MEPSAN:BUART:rx_status_3\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q        macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_status_3\/main_1  macrocell59   3211   4461  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_0\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_1
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13033695p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_0\/q          macrocell50   1250   1250  13020536  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_1  macrocell62   3211   4461  13033695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_bit\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033741p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4416
-------------------------------------   ---- 
End-of-path arrival time (ps)           4416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_bit\/q             macrocell62   1250   1250  13033741  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_7  macrocell60   3166   4416  13033741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MEPSAN:BUART:txn\/main_5
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13033750p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033750  RISE       1
\MEPSAN:BUART:txn\/main_5                      macrocell43     4216   4406  13033750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033808p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033808  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_5  macrocell105   3099   4349  13033808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033808p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033808  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_5  macrocell107   3099   4349  13033808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_5
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033809p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q        macrocell108   1250   1250  13033808  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_5  macrocell106   3097   4347  13033809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:txn\/main_4
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033822p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                        model name    delay     AT     slack  edge  Fanout
------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q  macrocell107   1250   1250  13024882  RISE       1
\PRINTER_A:BUART:txn\/main_4    macrocell104   3085   4335  13033822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_0\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13033825p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13024882  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_4  macrocell106   3081   4331  13033825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \MEPSAN:BUART:tx_state_0\/main_2
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026363  RISE       1
\MEPSAN:BUART:tx_state_0\/main_2               macrocell45     4135   4325  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_4
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13033921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q         macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_4  macrocell51   2986   4236  13033921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_4
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13033921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q       macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_state_2\/main_4  macrocell53   2986   4236  13033921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_4
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13033921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q        macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_status_2\/main_4  macrocell58   2986   4236  13033921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033921p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4236
-------------------------------------   ---- 
End-of-path arrival time (ps)           4236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q                macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_5  macrocell60   2986   4236  13033921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_load_fifo\/main_2
Capture Clock  : \MEPSAN:BUART:rx_load_fifo\/clock_0
Path slack     : 13033924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q   macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_load_fifo\/main_2  macrocell51   2982   4232  13033924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_load_fifo\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_2
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13033924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_state_2\/main_2   macrocell53   2982   4232  13033924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_2
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13033924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q  macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_status_2\/main_2  macrocell58   2982   4232  13033924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_bitclk_enable\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13033924p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_bitclk_enable\/q          macrocell54   1250   1250  13028812  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_2  macrocell60   2982   4232  13033924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_bitclk\/q
Path End       : \PRINTER_A:BUART:txn\/main_6
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13033937p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_bitclk\/q  macrocell108   1250   1250  13033808  RISE       1
\PRINTER_A:BUART:txn\/main_6   macrocell104   2970   4220  13033937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_state_2\/q
Path End       : \MEPSAN:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \MEPSAN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033940p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_state_2\/q               macrocell53   1250   1250  13020418  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/main_3  macrocell55   2967   4217  13033940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_stop1_reg\/clock_0                  macrocell55         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_0
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033955p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033955  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_2   macrocell54   2262   4202  13033955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_1\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13024882  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_3  macrocell105   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_state_2\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q       macrocell107   1250   1250  13024882  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_3  macrocell107   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:tx_state_2\/q
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_3
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13033956p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:tx_state_2\/q      macrocell107   1250   1250  13024882  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_3  macrocell108   2950   4200  13033956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_1
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033959p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033090  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_1   macrocell54   2258   4198  13033959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sRX:RxBitCounter\/count_2
Path End       : \MEPSAN:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \MEPSAN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033960p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033093  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/main_0   macrocell54   2257   4197  13033960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_bitclk_enable\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_last\/q
Path End       : \MEPSAN:BUART:rx_state_2\/main_6
Capture Clock  : \MEPSAN:BUART:rx_state_2\/clock_0
Path slack     : 13034023p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_last\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_last\/q          macrocell61   1250   1250  13034023  RISE       1
\MEPSAN:BUART:rx_state_2\/main_6  macrocell53   2883   4133  13034023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_state_2\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:txn\/main_5
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034110  RISE       1
\PRINTER_B:BUART:txn\/main_5                      macrocell83     3857   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:txn\/q
Path End       : \MEPSAN:BUART:txn\/main_0
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:txn\/q       macrocell43   1250   1250  13034110  RISE       1
\MEPSAN:BUART:txn\/main_0  macrocell43   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_parity_bit\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_5
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13034129p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_parity_bit\/q       macrocell49   1250   1250  13034129  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_5  macrocell49   2778   4028  13034129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:txn\/q
Path End       : \MEPSAN:BUART:tx_parity_bit\/main_0
Capture Clock  : \MEPSAN:BUART:tx_parity_bit\/clock_0
Path slack     : 13034143p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:txn\/q                 macrocell43   1250   1250  13034110  RISE       1
\MEPSAN:BUART:tx_parity_bit\/main_0  macrocell49   2764   4014  13034143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_parity_bit\/q
Path End       : \MEPSAN:BUART:txn\/main_7
Capture Clock  : \MEPSAN:BUART:txn\/clock_0
Path slack     : 13034144p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_parity_bit\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_parity_bit\/q  macrocell49   1250   1250  13034129  RISE       1
\MEPSAN:BUART:txn\/main_7       macrocell43   2763   4013  13034144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:txn\/clock_0                                 macrocell43         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13023671  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_2               macrocell84     3733   3923  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_B:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  13023671  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_2               macrocell86     3733   3923  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_state_1\/main_0  macrocell44   2641   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_0
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q       macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_state_2\/main_0  macrocell46   2641   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_1\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_0
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_1\/q      macrocell44   1250   1250  13022890  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_0  macrocell47   2641   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:tx_state_1\/main_3  macrocell44   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_3
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q       macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:tx_state_2\/main_3  macrocell46   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_state_2\/q
Path End       : \MEPSAN:BUART:tx_bitclk\/main_3
Capture Clock  : \MEPSAN:BUART:tx_bitclk\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_state_2\/q      macrocell46   1250   1250  13023239  RISE       1
\MEPSAN:BUART:tx_bitclk\/main_3  macrocell47   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \MEPSAN:BUART:tx_state_0\/main_5
Capture Clock  : \MEPSAN:BUART:tx_state_0\/clock_0
Path slack     : 13034318p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13033750  RISE       1
\MEPSAN:BUART:tx_state_0\/main_5               macrocell45     3649   3839  13034318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:txn\/q
Path End       : \PRINTER_B:BUART:txn\/main_0
Capture Clock  : \PRINTER_B:BUART:txn\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:txn\/q       macrocell83   1250   1250  13034596  RISE       1
\PRINTER_B:BUART:txn\/main_0  macrocell83   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:txn\/clock_0                              macrocell83         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  13027554  RISE       1
MODIN1_1/main_4  macrocell56   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell57   1250   1250  13027554  RISE       1
MODIN1_0/main_3  macrocell57   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell57         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034601p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell56   1250   1250  13027556  RISE       1
MODIN1_1/main_3  macrocell56   2305   3555  13034601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_1\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_1\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13031467  RISE       1
\MEPSAN:BUART:tx_state_1\/main_4  macrocell44   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:tx_bitclk\/q
Path End       : \MEPSAN:BUART:tx_state_2\/main_4
Capture Clock  : \MEPSAN:BUART:tx_state_2\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_bitclk\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:tx_bitclk\/q        macrocell47   1250   1250  13031467  RISE       1
\MEPSAN:BUART:tx_state_2\/main_4  macrocell46   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:tx_state_2\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_bit\/q
Path End       : \MEPSAN:BUART:rx_parity_bit\/main_6
Capture Clock  : \MEPSAN:BUART:rx_parity_bit\/clock_0
Path slack     : 13034615p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_bit\/q       macrocell62   1250   1250  13033741  RISE       1
\MEPSAN:BUART:rx_parity_bit\/main_6  macrocell62   2291   3541  13034615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_bit\/clock_0                       macrocell62         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:txn\/q
Path End       : \PRINTER_A:BUART:txn\/main_0
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1

Data path
pin name                      model name    delay     AT     slack  edge  Fanout
----------------------------  ------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:txn\/q       macrocell104   1250   1250  13034623  RISE       1
\PRINTER_A:BUART:txn\/main_0  macrocell104   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_error_pre\/q
Path End       : \MEPSAN:BUART:rx_status_2\/main_5
Capture Clock  : \MEPSAN:BUART:rx_status_2\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_error_pre\/q  macrocell60   1250   1250  13034664  RISE       1
\MEPSAN:BUART:rx_status_2\/main_5     macrocell58   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_parity_error_pre\/q
Path End       : \MEPSAN:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \MEPSAN:BUART:rx_parity_error_pre\/clock_0
Path slack     : 13034664p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_parity_error_pre\/q       macrocell60   1250   1250  13034664  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/main_6  macrocell60   2243   3493  13034664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_parity_error_pre\/clock_0                 macrocell60         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034745p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13025802  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_2               macrocell105     3222   3412  13034745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034745p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13025802  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_2               macrocell107     3222   3412  13034745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_bitclk\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_bitclk\/clock_0
Path slack     : 13034745p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13025802  RISE       1
\PRINTER_A:BUART:tx_bitclk\/main_2                macrocell108     3222   3412  13034745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_bitclk\/clock_0                        macrocell108        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \PRINTER_A:BUART:tx_state_0\/main_2
Capture Clock  : \PRINTER_A:BUART:tx_state_0\/clock_0
Path slack     : 13034745p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  13025802  RISE       1
\PRINTER_A:BUART:tx_state_0\/main_2               macrocell106     3222   3412  13034745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_0\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:txn\/main_5
Capture Clock  : \PRINTER_A:BUART:txn\/clock_0
Path slack     : 13034887p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3270
-------------------------------------   ---- 
End-of-path arrival time (ps)           3270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034887  RISE       1
\PRINTER_A:BUART:txn\/main_5                      macrocell104     3080   3270  13034887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:txn\/clock_0                              macrocell104        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_1\/clock_0
Path slack     : 13034901p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3256
-------------------------------------   ---- 
End-of-path arrival time (ps)           3256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034887  RISE       1
\PRINTER_A:BUART:tx_state_1\/main_4               macrocell105     3066   3256  13034901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_1\/clock_0                       macrocell105        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_A:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_A:BUART:tx_state_2\/clock_0
Path slack     : 13034901p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_A_IntClock:R#1 vs. PRINTER_A_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3256
-------------------------------------   ---- 
End-of-path arrival time (ps)           3256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PRINTER_A:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  13034887  RISE       1
\PRINTER_A:BUART:tx_state_2\/main_4               macrocell107     3066   3256  13034901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PRINTER_A:BUART:tx_state_2\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:tx_state_1\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_1\/clock_0
Path slack     : 13035027p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034110  RISE       1
\PRINTER_B:BUART:tx_state_1\/main_4               macrocell84     2940   3130  13035027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \PRINTER_B:BUART:tx_state_2\/main_4
Capture Clock  : \PRINTER_B:BUART:tx_state_2\/clock_0
Path slack     : 13035027p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (PRINTER_B_IntClock:R#1 vs. PRINTER_B_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3130
-------------------------------------   ---- 
End-of-path arrival time (ps)           3130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PRINTER_B:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  13034110  RISE       1
\PRINTER_B:BUART:tx_state_2\/main_4               macrocell86     2940   3130  13035027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PRINTER_B:BUART:tx_state_2\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_status_3\/q
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_3
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13037044p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_3\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_status_3\/q       macrocell59    1250   1250  13037044  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_3  statusicell2   2872   4122  13037044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MEPSAN:BUART:rx_status_2\/q
Path End       : \MEPSAN:BUART:sRX:RxSts\/status_2
Capture Clock  : \MEPSAN:BUART:sRX:RxSts\/clock
Path slack     : 13037672p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (MEPSAN_IntClock:R#1 vs. MEPSAN_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:rx_status_2\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\MEPSAN:BUART:rx_status_2\/q       macrocell58    1250   1250  13037672  RISE       1
\MEPSAN:BUART:sRX:RxSts\/status_2  statusicell2   2245   3495  13037672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\MEPSAN:BUART:sRX:RxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GBCL:BUART:sRX:RxBitCounter\/clock
Path slack     : 21730939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13701
-------------------------------------   ----- 
End-of-path arrival time (ps)           13701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q            macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_counter_load\/main_1  macrocell14   6174   7424  21730939  RISE       1
\GBCL:BUART:rx_counter_load\/q       macrocell14   3350  10774  21730939  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/load   count7cell    2927  13701  21730939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21732408p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q                      macrocell66     1250   1250  21732408  RISE       1
\GBCL:BUART:counter_load_not\/main_3           macrocell11     3923   5173  21732408  RISE       1
\GBCL:BUART:counter_load_not\/q                macrocell11     3350   8523  21732408  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2879  11402  21732408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21733510p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10480
-------------------------------------   ----- 
End-of-path arrival time (ps)           10480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell70     1250   1250  21730939  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   9230  10480  21733510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sTX:TxSts\/status_0
Capture Clock  : \GBCL:BUART:sTX:TxSts\/clock
Path slack     : 21735304p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  21735304  RISE       1
\GBCL:BUART:tx_status_0\/main_3                 macrocell12     4391   7971  21735304  RISE       1
\GBCL:BUART:tx_status_0\/q                      macrocell12     3350  11321  21735304  RISE       1
\GBCL:BUART:sTX:TxSts\/status_0                 statusicell3    2875  14196  21735304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_0\/main_1
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21735964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_state_0\/main_1  macrocell70   9276  10526  21735964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_3\/main_1
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21735964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_state_3\/main_1  macrocell72   9276  10526  21735964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_3\/main_1
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21735964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_status_3\/main_1  macrocell79   9276  10526  21735964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21735964p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10526
-------------------------------------   ----- 
End-of-path arrival time (ps)           10526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q          macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_parity_bit\/main_1  macrocell82   9276  10526  21735964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21737585p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q                macrocell65     1250   1250  21732475  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5155   6405  21737585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_1
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21737739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q         macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_load_fifo\/main_1  macrocell71   7501   8751  21737739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_2\/main_1
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21737739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_state_2\/main_1  macrocell73   7501   8751  21737739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_2\/main_1
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21737739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_status_2\/main_1  macrocell78   7501   8751  21737739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21737739p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_1  macrocell80   7501   8751  21737739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sRX:RxSts\/status_4
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21737953p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  21737953  RISE       1
\GBCL:BUART:rx_status_4\/main_1                 macrocell16     2299   5879  21737953  RISE       1
\GBCL:BUART:rx_status_4\/q                      macrocell16     3350   9229  21737953  RISE       1
\GBCL:BUART:sRX:RxSts\/status_4                 statusicell4    2318  11547  21737953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:tx_state_0\/main_3
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21738519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7971
-------------------------------------   ---- 
End-of-path arrival time (ps)           7971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  21735304  RISE       1
\GBCL:BUART:tx_state_0\/main_3                  macrocell65     4391   7971  21738519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21738785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q                macrocell64     1250   1250  21733248  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3955   5205  21738785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21739066p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q               macrocell70   1250   1250  21730939  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_1  macrocell75   6174   7424  21739066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GBCL:BUART:txn\/main_3
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21739280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7210
-------------------------------------   ---- 
End-of-path arrival time (ps)           7210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  21739280  RISE       1
\GBCL:BUART:txn\/main_3                macrocell63     2840   7210  21739280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21739329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell74     1250   1250  21739329  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   3411   4661  21739329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21740435p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell68     1250   1250  21733736  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   2305   3555  21740435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_load_fifo\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21740457p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_load_fifo\/q            macrocell71     1250   1250  21737981  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   5163   6413  21740457  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_0\/main_4
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21740761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:tx_state_0\/main_4  macrocell65   4479   5729  21740761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21740761p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q          macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:tx_parity_bit\/main_3  macrocell69   4479   5729  21740761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_0
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21740947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_load_fifo\/main_0  macrocell71   4293   5543  21740947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_0
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21740947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_state_2\/main_0    macrocell73   4293   5543  21740947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_2\/main_0
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21740947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_status_2\/main_0   macrocell78   4293   5543  21740947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5543
-------------------------------------   ---- 
End-of-path arrival time (ps)           5543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_0  macrocell80   4293   5543  21740947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_1\/main_3
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21741317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:tx_state_1\/main_3  macrocell64   3923   5173  21741317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_2\/main_3
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21741317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:tx_state_2\/main_3  macrocell66   3923   5173  21741317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_3
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21741317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q      macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:tx_bitclk\/main_3  macrocell67   3923   5173  21741317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_1\/main_1
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21741384p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:tx_state_1\/main_1  macrocell64   3856   5106  21741384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_2\/main_1
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21741384p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:tx_state_2\/main_1  macrocell66   3856   5106  21741384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_1
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21741384p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5106
-------------------------------------   ---- 
End-of-path arrival time (ps)           5106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q      macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:tx_bitclk\/main_1  macrocell67   3856   5106  21741384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_3
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21741519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q         macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_load_fifo\/main_3  macrocell71   3721   4971  21741519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_2\/main_3
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21741519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_state_2\/main_3  macrocell73   3721   4971  21741519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_2\/main_3
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21741519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_status_2\/main_3  macrocell78   3721   4971  21741519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741519p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q                macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_4  macrocell80   3721   4971  21741519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21741564p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2426
-------------------------------------   ---- 
End-of-path arrival time (ps)           2426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734110  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   2236   2426  21741564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741619p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741619  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_0   macrocell74   2931   4871  21741619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21741619p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741619  RISE       1
MODIN5_1/main_0                        macrocell76   2931   4871  21741619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21741619p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21741619  RISE       1
MODIN5_0/main_0                        macrocell77   2931   4871  21741619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_0
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21741621  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_2   macrocell74   2929   4869  21741621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741622  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_1   macrocell74   2928   4868  21741622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21741622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741622  RISE       1
MODIN5_1/main_1                        macrocell76   2928   4868  21741622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21741622p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21741622  RISE       1
MODIN5_0/main_1                        macrocell77   2928   4868  21741622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_0\/main_6
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741623p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741623  RISE       1
\GBCL:BUART:rx_state_0\/main_6         macrocell70   2927   4867  21741623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_3\/main_5
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741623p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4867
-------------------------------------   ---- 
End-of-path arrival time (ps)           4867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741623  RISE       1
\GBCL:BUART:rx_state_3\/main_5         macrocell72   2927   4867  21741623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_0\/main_8
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741628  RISE       1
\GBCL:BUART:rx_state_0\/main_8         macrocell70   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_3\/main_7
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741628p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741628  RISE       1
\GBCL:BUART:rx_state_3\/main_7         macrocell72   2922   4862  21741628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_0\/main_7
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741630p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741630  RISE       1
\GBCL:BUART:rx_state_0\/main_7         macrocell70   2920   4860  21741630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_3\/main_6
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741630p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741630  RISE       1
\GBCL:BUART:rx_state_3\/main_6         macrocell72   2920   4860  21741630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_2
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21741701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q   macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_load_fifo\/main_2  macrocell71   3539   4789  21741701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_2\/main_2
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21741701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_state_2\/main_2   macrocell73   3539   4789  21741701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_2\/main_2
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21741701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_status_2\/main_2  macrocell78   3539   4789  21741701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741701p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_2  macrocell80   3539   4789  21741701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:txn\/main_4
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21741733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q  macrocell66   1250   1250  21732408  RISE       1
\GBCL:BUART:txn\/main_4    macrocell63   3507   4757  21741733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_0\/main_1
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21741812p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:tx_state_0\/main_1  macrocell65   3428   4678  21741812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21741812p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q          macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:tx_parity_bit\/main_2  macrocell69   3428   4678  21741812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:txn\/main_2
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21741814p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q  macrocell65   1250   1250  21732475  RISE       1
\GBCL:BUART:txn\/main_2    macrocell63   3426   4676  21741814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_0\/main_5
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_state_0\/main_5  macrocell70   3393   4643  21741847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_3\/main_4
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_state_3\/main_4  macrocell72   3393   4643  21741847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_3\/main_5
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21741847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_status_3\/main_5  macrocell79   3393   4643  21741847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21741847p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q          macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_parity_bit\/main_5  macrocell82   3393   4643  21741847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q               macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_3  macrocell75   3390   4640  21741850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_0\/main_0
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_state_0\/main_0    macrocell70   3379   4629  21741861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_3\/main_0
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_state_3\/main_0    macrocell72   3379   4629  21741861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_3\/main_0
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21741861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_status_3\/main_0   macrocell79   3379   4629  21741861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21741861p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q   macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_parity_bit\/main_0  macrocell82   3379   4629  21741861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21741863p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q        macrocell68   1250   1250  21733736  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_0  macrocell75   3377   4627  21741863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742017p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q             macrocell82   1250   1250  21742017  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_7  macrocell80   3223   4473  21742017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_0\/main_6
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742148p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21742148  RISE       1
\GBCL:BUART:tx_state_0\/main_6  macrocell65   3092   4342  21742148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742148p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q           macrocell67   1250   1250  21742148  RISE       1
\GBCL:BUART:tx_parity_bit\/main_4  macrocell69   3092   4342  21742148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_1\/main_4
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742149p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21742148  RISE       1
\GBCL:BUART:tx_state_1\/main_4  macrocell64   3091   4341  21742149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_2\/main_4
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742149p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell67   1250   1250  21742148  RISE       1
\GBCL:BUART:tx_state_2\/main_4  macrocell66   3091   4341  21742149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_0\/main_0
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742155p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:tx_state_0\/main_0  macrocell65   3085   4335  21742155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742155p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q          macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:tx_parity_bit\/main_1  macrocell69   3085   4335  21742155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_1\/main_0
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:tx_state_1\/main_0  macrocell64   3083   4333  21742157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_2\/main_0
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:tx_state_2\/main_0  macrocell66   3083   4333  21742157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_0
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21742157p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q      macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:tx_bitclk\/main_0  macrocell67   3083   4333  21742157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:txn\/main_6
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742306p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q  macrocell67   1250   1250  21742148  RISE       1
\GBCL:BUART:txn\/main_6   macrocell63   2934   4184  21742306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_6
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_last\/q          macrocell81   1250   1250  21742313  RISE       1
\GBCL:BUART:rx_state_2\/main_6  macrocell73   2927   4177  21742313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:txn\/main_1
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742313p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q  macrocell64   1250   1250  21733248  RISE       1
\GBCL:BUART:txn\/main_1    macrocell63   2927   4177  21742313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21742431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q               macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_2  macrocell75   2809   4059  21742431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell75         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_0\/main_4
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_state_0\/main_4  macrocell70   2806   4056  21742434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_3\/main_3
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_state_3\/main_3  macrocell72   2806   4056  21742434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_3\/main_4
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_status_3\/main_4  macrocell79   2806   4056  21742434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742434p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q          macrocell72   1250   1250  21734304  RISE       1
\GBCL:BUART:rx_parity_bit\/main_4  macrocell82   2806   4056  21742434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q                 macrocell63   1250   1250  21742463  RISE       1
\GBCL:BUART:tx_parity_bit\/main_0  macrocell69   2777   4027  21742463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:txn\/main_0
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742472p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q       macrocell63   1250   1250  21742463  RISE       1
\GBCL:BUART:txn\/main_0  macrocell63   2768   4018  21742472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_0\/main_2
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21742615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_state_0\/main_2   macrocell70   2625   3875  21742615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_3\/main_2
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21742615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_state_3\/main_2   macrocell72   2625   3875  21742615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_3\/main_2
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21742615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_status_3\/main_2  macrocell79   2625   3875  21742615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742615p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q    macrocell74   1250   1250  21739329  RISE       1
\GBCL:BUART:rx_parity_bit\/main_2  macrocell82   2625   3875  21742615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:txn\/main_7
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q  macrocell69   1250   1250  21742620  RISE       1
\GBCL:BUART:txn\/main_7       macrocell63   2620   3870  21742620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q       macrocell69   1250   1250  21742620  RISE       1
\GBCL:BUART:tx_parity_bit\/main_5  macrocell69   2619   3869  21742621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell69         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_4
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21742923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q         macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_load_fifo\/main_4  macrocell71   2317   3567  21742923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell71         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_2\/main_4
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_state_2\/main_4  macrocell73   2317   3567  21742923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_2\/main_4
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21742923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_status_2\/main_4  macrocell78   2317   3567  21742923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q                macrocell73   1250   1250  21733722  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_5  macrocell80   2317   3567  21742923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q       macrocell82   1250   1250  21742017  RISE       1
\GBCL:BUART:rx_parity_bit\/main_6  macrocell82   2308   3558  21742932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell82         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21742933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell77   1250   1250  21736046  RISE       1
MODIN5_1/main_4  macrocell76   2307   3557  21742933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 21742933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell77   1250   1250  21736046  RISE       1
MODIN5_0/main_3  macrocell77   2307   3557  21742933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell77         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 21742939p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell76   1250   1250  21736051  RISE       1
MODIN5_1/main_3  macrocell76   2301   3551  21742939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell76         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_status_2\/main_5
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21742943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q  macrocell80   1250   1250  21742943  RISE       1
\GBCL:BUART:rx_status_2\/main_5     macrocell78   2297   3547  21742943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742943p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q       macrocell80   1250   1250  21742943  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_6  macrocell80   2297   3547  21742943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_0\/main_2
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734110  RISE       1
\GBCL:BUART:tx_state_0\/main_2               macrocell65     3305   3495  21742995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_1\/main_2
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21743019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734110  RISE       1
\GBCL:BUART:tx_state_1\/main_2               macrocell64     3281   3471  21743019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell64         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_2\/main_2
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21743019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734110  RISE       1
\GBCL:BUART:tx_state_2\/main_2               macrocell66     3281   3471  21743019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_bitclk\/main_2
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21743019p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3471
-------------------------------------   ---- 
End-of-path arrival time (ps)           3471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  21734110  RISE       1
\GBCL:BUART:tx_bitclk\/main_2                macrocell67     3281   3471  21743019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell67         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:tx_state_0\/main_5
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21743293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3197
-------------------------------------   ---- 
End-of-path arrival time (ps)           3197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  21743293  RISE       1
\GBCL:BUART:tx_state_0\/main_5               macrocell65     3007   3197  21743293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell65         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:txn\/main_5
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21743306p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3184
-------------------------------------   ---- 
End-of-path arrival time (ps)           3184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  21743293  RISE       1
\GBCL:BUART:txn\/main_5                      macrocell63     2994   3184  21743306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell63         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_2\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_2
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21744599p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_2\/q       macrocell78    1250   1250  21744599  RISE       1
\GBCL:BUART:sRX:RxSts\/status_2  statusicell4   3651   4901  21744599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_3\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_3
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21745348p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_3\/q       macrocell79    1250   1250  21745348  RISE       1
\GBCL:BUART:sRX:RxSts\/status_3  statusicell4   2902   4152  21745348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

