# 5-Stage-Pipelined-IEEE-Single-Precision-Floating-Point-Adder-Design
In this project a 32 bit Floating point adder was designed using Verilog HDL. This design was pipelined to reduce the computations in a single cycle. 
