# ShandiniECE_RISC-V_SOC_TAPOUT
My unexpectable step towards my dream with a diamond opportunity 
# ShandiniECE_RISC-V_SOC_TAPOUT

## üìå Project Overview
This repository documents my journey in building a **RISC-V SoC Tapout** using the open-source ASIC flow.  
It follows the step-by-step methodology of RTL-to-GDSII using tools like **Yosys, Icarus Verilog, Magic, OpenLane**, and others.  

The project is organized **week-by-week** with logs, tool snapshots, and design progress.

---

## üóÇÔ∏è Repository Structure
 Installed VirtualBox + Ubuntu 20.04 VM (6GB RAM, 50GB HDD, 4vCPU).
- Installed required tools:
  - **Yosys** ‚Äì Logic synthesis
  - **Icarus Verilog** ‚Äì Simulation
  - **GTKWave** ‚Äì Waveform viewer
  - **Magic** ‚Äì Layout editor
  - **ngspice** ‚Äì Circuit simulation
  - **OpenLane** ‚Äì RTL to GDSII flow
- Verified installations with version snapshots ‚Üí stored under [`snapshots/tool_versions.md`](snapshots/tool_versions.md)
üìö References
- [VSD ‚Äì RTL to GDSII Workshop](https://www.vlsisystemdesign.com/rtl-to-gdsii/)
- [OpenLane](https://github.com/The-OpenROAD-Project/OpenLane)
- [Magic VLSI](http://opencircuitdesign.com/magic/)
- [YosysHQ](https://github.com/YosysHQ/yosys)
