
SPI-Communication between STM32F4 and ADXL345-Using Macro File.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b0c  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000ca4  08000cac  00001cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000ca4  08000ca4  00001cac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000ca4  08000ca4  00001cac  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000ca4  08000cac  00001cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000ca4  08000ca4  00001ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000ca8  08000ca8  00001ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001cac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000048  20000000  08000cac  00002000  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000048  08000cac  00002048  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001cac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000756  00000000  00000000  00001cdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000310  00000000  00000000  00002432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c0  00000000  00000000  00002748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000007f  00000000  00000000  00002808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000eb7d  00000000  00000000  00002887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000015a3  00000000  00000000  00011404  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00053b6e  00000000  00000000  000129a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00066515  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000288  00000000  00000000  00066558  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a4  00000000  00000000  000667e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000c8c 	.word	0x08000c8c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000c8c 	.word	0x08000c8c

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	@ 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <adxl_read>:
  #######################
  (3)
  + Goal: This function read data from ADXL345 sensor registers usually X,Y,Z (acceleration value)
*/
void adxl_read(uint8_t address, uint8_t * rxdata)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	4603      	mov	r3, r0
 80007ac:	6039      	str	r1, [r7, #0]
 80007ae:	71fb      	strb	r3, [r7, #7]
	       + address = 0x32 = 0b0011,0010
	       + READ_OPERATION = 0x80 = 0b1000,0000
	       + OR operation → 0xB2 = 0b1011,0010
	       + This sets bit-7 = 1, which means “I want to READ, not WRITE.”
	  */
	  address |= READ_OPERATION;
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	71fb      	strb	r3, [r7, #7]
	       + MULTI_BYTE_EN = 0x40 = 0b0100,0000
	       + address = 0xB2 = 0b1011,0010
	       + OR → 0xF2 = 0b1111,0010
	       + This sets bit-6 = 1 → auto-increment address mode.
	  */
	  address |= MULTI_BYTE_EN;
 80007ba:	79fb      	ldrb	r3, [r7, #7]
 80007bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	71fb      	strb	r3, [r7, #7]

	  /*
	   * + This will pull CS (chip select) = LOW
	   *   → Telling “Hey, I am talking to you"
	   */
	  cs_enable();
 80007c4:	f000 f9f4 	bl	8000bb0 <cs_enable>
       *  	+ The second argument is how many bytes to send — size
       *  	..
       *  	+ You dont need to send address multiple times
       *  	  → because you have enable “multi-byte mode”.
       */
	  spi1_transmit(&address,1);
 80007c8:	1dfb      	adds	r3, r7, #7
 80007ca:	2101      	movs	r1, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 f991 	bl	8000af4 <spi1_transmit>
              -- rxdata[2] = Y0 (DATAY0)
              -- rxdata[3] = Y1 (DATAY1)
              -- rxdata[4] = Z0 (DATAZ0)
              -- rxdata[5] = Z1 (DATAZ1)
	   */
	  spi1_receive(rxdata,6);
 80007d2:	2106      	movs	r1, #6
 80007d4:	6838      	ldr	r0, [r7, #0]
 80007d6:	f000 f9c5 	bl	8000b64 <spi1_receive>

	  /*
	   *  @ - Pull CS high → “I’m done talking to you.”
	   *      → ADXL345 stops sending data.
	   */
	  cs_disable();
 80007da:	f000 f9f9 	bl	8000bd0 <cs_disable>
}
 80007de:	bf00      	nop
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <adxl_write>:
  + Goal: We send 1 address (for ADXL345 register address) and
    value to assign inside ADXL345 address using SPI1 communication

*/
void adxl_write (uint8_t address, uint8_t value)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b084      	sub	sp, #16
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	4603      	mov	r3, r0
 80007ee:	460a      	mov	r2, r1
 80007f0:	71fb      	strb	r3, [r7, #7]
 80007f2:	4613      	mov	r3, r2
 80007f4:	71bb      	strb	r3, [r7, #6]
		  dia guna 2-bit atas sebagai arahan, 6-bit bawah sebagai alamat sebenar
		+ bit-7 = 1(Read) / 0(Write)
		+ bit-6 = 1(Auto-increment address) / 0(Nothing)
		+ bit-5..bit-0 = address
  */
  data[0] = address|MULTI_BYTE_EN;
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	733b      	strb	r3, [r7, #12]
  /*
    -------------------------
    @ - Place data into buffer
      + Data yang kita nak hantar ke address register dalam ADXL345
  */
  data[1] = value;
 8000800:	79bb      	ldrb	r3, [r7, #6]
 8000802:	737b      	strb	r3, [r7, #13]

  /*
    -----------------------
    + @ - Pull cs line low to enable slave
  */
  cs_enable();
 8000804:	f000 f9d4 	bl	8000bb0 <cs_enable>

  /*
    -----------------------
    @ - Transmit data and address into ADXL using SPI
  */
  spi1_transmit(data, 2);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	2102      	movs	r1, #2
 800080e:	4618      	mov	r0, r3
 8000810:	f000 f970 	bl	8000af4 <spi1_transmit>

  /*
    ------------------------
    @ - Pull cs line high to disable slave
  */
  cs_disable();
 8000814:	f000 f9dc 	bl	8000bd0 <cs_disable>

}
 8000818:	bf00      	nop
 800081a:	3710      	adds	r7, #16
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <adxl_init>:
  ####################
  (1st)
  + Goal: Activate ADXL so the sensor can start measure acceleration
*/
void adxl_init (void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
	/*
	  ----------------------
	  + Enable SPI GPIO
	*/
	spi_gpio_init();
 8000824:	f000 f882 	bl	800092c <spi_gpio_init>

	/*
	  ------------------------
	  + Configure SPI
	*/
	spi1_config();
 8000828:	f000 f90a 	bl	8000a40 <spi1_config>
	  + Goals: Set data format range to operate at ±4g

	  + DATA_FORMAT_R = 0x31
	  + FOUR_G = 0x01
	*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 800082c:	2101      	movs	r1, #1
 800082e:	2031      	movs	r0, #49	@ 0x31
 8000830:	f7ff ffd9 	bl	80007e6 <adxl_write>

	/*
	  --------------------
	  + Goal: Reset all bits
	*/
	adxl_write (POWER_CTL_R, RESET);
 8000834:	2100      	movs	r1, #0
 8000836:	202d      	movs	r0, #45	@ 0x2d
 8000838:	f7ff ffd5 	bl	80007e6 <adxl_write>

	/*
	  ----------------------
	  + Goal: Configure power control measure bit
	*/
	adxl_write (POWER_CTL_R, SET_MEASURE_B);
 800083c:	2108      	movs	r1, #8
 800083e:	202d      	movs	r0, #45	@ 0x2d
 8000840:	f7ff ffd1 	bl	80007e6 <adxl_write>
}
 8000844:	bf00      	nop
 8000846:	bd80      	pop	{r7, pc}

08000848 <main>:
 *  @ -
 *    + This is place to store measured acceleration data from ADXL345
 */
uint8_t data_rec[6];

int main(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0

	adxl_init();
 800084c:	f7ff ffe8 	bl	8000820 <adxl_init>

	while(1)	{
	  adxl_read(DATA_START_ADDR,data_rec);
 8000850:	492f      	ldr	r1, [pc, #188]	@ (8000910 <main+0xc8>)
 8000852:	2032      	movs	r0, #50	@ 0x32
 8000854:	f7ff ffa6 	bl	80007a4 <adxl_read>
			+2	= 0b0000,0001,0000,0000 | 0b1111,0100
			+2	= 0b0000,0001,1111,0100
			+2	= 0x01F4
			+2	= 500 (in decimal)
	   */
		x = ((data_rec[1]<<8)|data_rec[0]);
 8000858:	4b2d      	ldr	r3, [pc, #180]	@ (8000910 <main+0xc8>)
 800085a:	785b      	ldrb	r3, [r3, #1]
 800085c:	b21b      	sxth	r3, r3
 800085e:	021b      	lsls	r3, r3, #8
 8000860:	b21a      	sxth	r2, r3
 8000862:	4b2b      	ldr	r3, [pc, #172]	@ (8000910 <main+0xc8>)
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	b21b      	sxth	r3, r3
 8000868:	4313      	orrs	r3, r2
 800086a:	b21a      	sxth	r2, r3
 800086c:	4b29      	ldr	r3, [pc, #164]	@ (8000914 <main+0xcc>)
 800086e:	801a      	strh	r2, [r3, #0]
		y = ((data_rec[3]<<8)|data_rec[2]);
 8000870:	4b27      	ldr	r3, [pc, #156]	@ (8000910 <main+0xc8>)
 8000872:	78db      	ldrb	r3, [r3, #3]
 8000874:	b21b      	sxth	r3, r3
 8000876:	021b      	lsls	r3, r3, #8
 8000878:	b21a      	sxth	r2, r3
 800087a:	4b25      	ldr	r3, [pc, #148]	@ (8000910 <main+0xc8>)
 800087c:	789b      	ldrb	r3, [r3, #2]
 800087e:	b21b      	sxth	r3, r3
 8000880:	4313      	orrs	r3, r2
 8000882:	b21a      	sxth	r2, r3
 8000884:	4b24      	ldr	r3, [pc, #144]	@ (8000918 <main+0xd0>)
 8000886:	801a      	strh	r2, [r3, #0]
		z = ((data_rec[5]<<8)|data_rec[4]);
 8000888:	4b21      	ldr	r3, [pc, #132]	@ (8000910 <main+0xc8>)
 800088a:	795b      	ldrb	r3, [r3, #5]
 800088c:	b21b      	sxth	r3, r3
 800088e:	021b      	lsls	r3, r3, #8
 8000890:	b21a      	sxth	r2, r3
 8000892:	4b1f      	ldr	r3, [pc, #124]	@ (8000910 <main+0xc8>)
 8000894:	791b      	ldrb	r3, [r3, #4]
 8000896:	b21b      	sxth	r3, r3
 8000898:	4313      	orrs	r3, r2
 800089a:	b21a      	sxth	r2, r3
 800089c:	4b1f      	ldr	r3, [pc, #124]	@ (800091c <main+0xd4>)
 800089e:	801a      	strh	r2, [r3, #0]
		 *	    + How much change in acceleration (measurement) is represented
		 *	      by 1 digital count
		 *	    + 1 'digital count' / 'digital value measured by ADC' =
		 *	      0.0078 =g in real-world measurement
		 */
		xg = (x * 0.0078);
 80008a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <main+0xcc>)
 80008a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008a6:	4618      	mov	r0, r3
 80008a8:	f7ff ff12 	bl	80006d0 <__aeabi_i2d>
 80008ac:	a316      	add	r3, pc, #88	@ (adr r3, 8000908 <main+0xc0>)
 80008ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008b2:	f7ff fc91 	bl	80001d8 <__aeabi_dmul>
 80008b6:	4602      	mov	r2, r0
 80008b8:	460b      	mov	r3, r1
 80008ba:	4919      	ldr	r1, [pc, #100]	@ (8000920 <main+0xd8>)
 80008bc:	e9c1 2300 	strd	r2, r3, [r1]
		yg = (y * 0.0078);
 80008c0:	4b15      	ldr	r3, [pc, #84]	@ (8000918 <main+0xd0>)
 80008c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008c6:	4618      	mov	r0, r3
 80008c8:	f7ff ff02 	bl	80006d0 <__aeabi_i2d>
 80008cc:	a30e      	add	r3, pc, #56	@ (adr r3, 8000908 <main+0xc0>)
 80008ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008d2:	f7ff fc81 	bl	80001d8 <__aeabi_dmul>
 80008d6:	4602      	mov	r2, r0
 80008d8:	460b      	mov	r3, r1
 80008da:	4912      	ldr	r1, [pc, #72]	@ (8000924 <main+0xdc>)
 80008dc:	e9c1 2300 	strd	r2, r3, [r1]
		zg = (z * 0.0078);
 80008e0:	4b0e      	ldr	r3, [pc, #56]	@ (800091c <main+0xd4>)
 80008e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fef2 	bl	80006d0 <__aeabi_i2d>
 80008ec:	a306      	add	r3, pc, #24	@ (adr r3, 8000908 <main+0xc0>)
 80008ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008f2:	f7ff fc71 	bl	80001d8 <__aeabi_dmul>
 80008f6:	4602      	mov	r2, r0
 80008f8:	460b      	mov	r3, r1
 80008fa:	490b      	ldr	r1, [pc, #44]	@ (8000928 <main+0xe0>)
 80008fc:	e9c1 2300 	strd	r2, r3, [r1]
	  adxl_read(DATA_START_ADDR,data_rec);
 8000900:	bf00      	nop
 8000902:	e7a5      	b.n	8000850 <main+0x8>
 8000904:	f3af 8000 	nop.w
 8000908:	8e8a71de 	.word	0x8e8a71de
 800090c:	3f7ff2e4 	.word	0x3f7ff2e4
 8000910:	20000040 	.word	0x20000040
 8000914:	2000001c 	.word	0x2000001c
 8000918:	2000001e 	.word	0x2000001e
 800091c:	20000020 	.word	0x20000020
 8000920:	20000028 	.word	0x20000028
 8000924:	20000030 	.word	0x20000030
 8000928:	20000038 	.word	0x20000038

0800092c <spi_gpio_init>:

/*
	########################
	+ @ - Initialize GPIOA pin for SPI communication
*/
void spi_gpio_init(void) {
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
	/*
	   ---------------------------
	   @2 - Enable clock access to GPIOA
	      + We set "GPIOAEN bit" inside "AHB1ENR register"
	*/
	RCC->AHB1ENR |= GPIOAEN;
 8000930:	4b41      	ldr	r3, [pc, #260]	@ (8000a38 <spi_gpio_init+0x10c>)
 8000932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000934:	4a40      	ldr	r2, [pc, #256]	@ (8000a38 <spi_gpio_init+0x10c>)
 8000936:	f043 0301 	orr.w	r3, r3, #1
 800093a:	6313      	str	r3, [r2, #48]	@ 0x30
		   + 01 = Output Mode
		   + 10 = Alternate Function
	*/

	// PA5
	GPIOA->MODER &= ~(1U << 10); // We set bit-10 = 0
 800093c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a3c <spi_gpio_init+0x110>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a3e      	ldr	r2, [pc, #248]	@ (8000a3c <spi_gpio_init+0x110>)
 8000942:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000946:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 11);  // We set bit-11 = 1
 8000948:	4b3c      	ldr	r3, [pc, #240]	@ (8000a3c <spi_gpio_init+0x110>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a3b      	ldr	r2, [pc, #236]	@ (8000a3c <spi_gpio_init+0x110>)
 800094e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000952:	6013      	str	r3, [r2, #0]

	// PA6
	GPIOA->MODER &= ~(1U << 12);
 8000954:	4b39      	ldr	r3, [pc, #228]	@ (8000a3c <spi_gpio_init+0x110>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a38      	ldr	r2, [pc, #224]	@ (8000a3c <spi_gpio_init+0x110>)
 800095a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800095e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 13);
 8000960:	4b36      	ldr	r3, [pc, #216]	@ (8000a3c <spi_gpio_init+0x110>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a35      	ldr	r2, [pc, #212]	@ (8000a3c <spi_gpio_init+0x110>)
 8000966:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800096a:	6013      	str	r3, [r2, #0]

	// PA7
	GPIOA->MODER &= ~(1U << 14);
 800096c:	4b33      	ldr	r3, [pc, #204]	@ (8000a3c <spi_gpio_init+0x110>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a32      	ldr	r2, [pc, #200]	@ (8000a3c <spi_gpio_init+0x110>)
 8000972:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000976:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U << 15);
 8000978:	4b30      	ldr	r3, [pc, #192]	@ (8000a3c <spi_gpio_init+0x110>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	4a2f      	ldr	r2, [pc, #188]	@ (8000a3c <spi_gpio_init+0x110>)
 800097e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000982:	6013      	str	r3, [r2, #0]
		   ..
		   + 00 = Input Mode
		   + 01 = Output Mode
		   + 10 = Alternate Function
	*/
	GPIOA->MODER |= (1U << 18);
 8000984:	4b2d      	ldr	r3, [pc, #180]	@ (8000a3c <spi_gpio_init+0x110>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a2c      	ldr	r2, [pc, #176]	@ (8000a3c <spi_gpio_init+0x110>)
 800098a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800098e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U << 19);
 8000990:	4b2a      	ldr	r3, [pc, #168]	@ (8000a3c <spi_gpio_init+0x110>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a29      	ldr	r2, [pc, #164]	@ (8000a3c <spi_gpio_init+0x110>)
 8000996:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800099a:	6013      	str	r3, [r2, #0]
		   ..
		   + Go to reference table
	*/

	// PA5
	GPIOA->AFR[0] |= (1U << 20);
 800099c:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <spi_gpio_init+0x110>)
 800099e:	6a1b      	ldr	r3, [r3, #32]
 80009a0:	4a26      	ldr	r2, [pc, #152]	@ (8000a3c <spi_gpio_init+0x110>)
 80009a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80009a6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 21);
 80009a8:	4b24      	ldr	r3, [pc, #144]	@ (8000a3c <spi_gpio_init+0x110>)
 80009aa:	6a1b      	ldr	r3, [r3, #32]
 80009ac:	4a23      	ldr	r2, [pc, #140]	@ (8000a3c <spi_gpio_init+0x110>)
 80009ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80009b2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 22);
 80009b4:	4b21      	ldr	r3, [pc, #132]	@ (8000a3c <spi_gpio_init+0x110>)
 80009b6:	6a1b      	ldr	r3, [r3, #32]
 80009b8:	4a20      	ldr	r2, [pc, #128]	@ (8000a3c <spi_gpio_init+0x110>)
 80009ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009be:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 23);
 80009c0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a3c <spi_gpio_init+0x110>)
 80009c2:	6a1b      	ldr	r3, [r3, #32]
 80009c4:	4a1d      	ldr	r2, [pc, #116]	@ (8000a3c <spi_gpio_init+0x110>)
 80009c6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80009ca:	6213      	str	r3, [r2, #32]

	// PA6
	GPIOA->AFR[0] |= (1U << 24);
 80009cc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a3c <spi_gpio_init+0x110>)
 80009ce:	6a1b      	ldr	r3, [r3, #32]
 80009d0:	4a1a      	ldr	r2, [pc, #104]	@ (8000a3c <spi_gpio_init+0x110>)
 80009d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009d6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 25);
 80009d8:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <spi_gpio_init+0x110>)
 80009da:	6a1b      	ldr	r3, [r3, #32]
 80009dc:	4a17      	ldr	r2, [pc, #92]	@ (8000a3c <spi_gpio_init+0x110>)
 80009de:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80009e2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 26);
 80009e4:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <spi_gpio_init+0x110>)
 80009e6:	6a1b      	ldr	r3, [r3, #32]
 80009e8:	4a14      	ldr	r2, [pc, #80]	@ (8000a3c <spi_gpio_init+0x110>)
 80009ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80009ee:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 27);
 80009f0:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <spi_gpio_init+0x110>)
 80009f2:	6a1b      	ldr	r3, [r3, #32]
 80009f4:	4a11      	ldr	r2, [pc, #68]	@ (8000a3c <spi_gpio_init+0x110>)
 80009f6:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80009fa:	6213      	str	r3, [r2, #32]

	// PA7
	GPIOA->AFR[0] |= (1U << 28);
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <spi_gpio_init+0x110>)
 80009fe:	6a1b      	ldr	r3, [r3, #32]
 8000a00:	4a0e      	ldr	r2, [pc, #56]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a06:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 29);
 8000a08:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a0a:	6a1b      	ldr	r3, [r3, #32]
 8000a0c:	4a0b      	ldr	r2, [pc, #44]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a0e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8000a12:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U << 30);
 8000a14:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	4a08      	ldr	r2, [pc, #32]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000a1e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U << 31);
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a22:	6a1b      	ldr	r3, [r3, #32]
 8000a24:	4a05      	ldr	r2, [pc, #20]	@ (8000a3c <spi_gpio_init+0x110>)
 8000a26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000a2a:	6213      	str	r3, [r2, #32]
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	40023800 	.word	0x40023800
 8000a3c:	40020000 	.word	0x40020000

08000a40 <spi1_config>:
/*
	########################
	@ - Configure SPI1 module to have: master | 8-bit | baud fPCLK/4 |
	    software NSS
*/
void spi1_config(void) {
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
	/*
		---------------------------
		@2 - Enable clock access to SPI1 module
		   + We enable 'SPI1EN bit' inside 'APB2ENR register'
	*/
	RCC->APB2ENR |= SPI1EN;
 8000a44:	4b29      	ldr	r3, [pc, #164]	@ (8000aec <spi1_config+0xac>)
 8000a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a48:	4a28      	ldr	r2, [pc, #160]	@ (8000aec <spi1_config+0xac>)
 8000a4a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a4e:	6453      	str	r3, [r2, #68]	@ 0x44
		    + fPCLK = 16 MHz
		    + fPCLK/4 = 4 MHz SPI speed
			..
		    + BR=001 -> SPI Clock = fPCLK/4
	*/
	SPI1->CR1 |= (1U << 3);  // BR0=1
 8000a50:	4b27      	ldr	r3, [pc, #156]	@ (8000af0 <spi1_config+0xb0>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a26      	ldr	r2, [pc, #152]	@ (8000af0 <spi1_config+0xb0>)
 8000a56:	f043 0308 	orr.w	r3, r3, #8
 8000a5a:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(1U << 4); // BR1=0
 8000a5c:	4b24      	ldr	r3, [pc, #144]	@ (8000af0 <spi1_config+0xb0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a23      	ldr	r2, [pc, #140]	@ (8000af0 <spi1_config+0xb0>)
 8000a62:	f023 0310 	bic.w	r3, r3, #16
 8000a66:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &= ~(1U << 5); // BR2=0
 8000a68:	4b21      	ldr	r3, [pc, #132]	@ (8000af0 <spi1_config+0xb0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a20      	ldr	r2, [pc, #128]	@ (8000af0 <spi1_config+0xb0>)
 8000a6e:	f023 0320 	bic.w	r3, r3, #32
 8000a72:	6013      	str	r3, [r2, #0]
            ..
		@3  - [CPOL, CPHA] = (1,1)
		    + Meaning -- Data captured on second edge -- Clock is high when idle

	*/
	SPI1->CR1 |= (1U << 0);
 8000a74:	4b1e      	ldr	r3, [pc, #120]	@ (8000af0 <spi1_config+0xb0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a1d      	ldr	r2, [pc, #116]	@ (8000af0 <spi1_config+0xb0>)
 8000a7a:	f043 0301 	orr.w	r3, r3, #1
 8000a7e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1U << 1);
 8000a80:	4b1b      	ldr	r3, [pc, #108]	@ (8000af0 <spi1_config+0xb0>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	4a1a      	ldr	r2, [pc, #104]	@ (8000af0 <spi1_config+0xb0>)
 8000a86:	f043 0302 	orr.w	r3, r3, #2
 8000a8a:	6013      	str	r3, [r2, #0]
		 @2 - Enable full duplex
		    + RXONLY=0 → full duplex
			..
		    + Each clock tick : shift one bit out (MOSI) | and one bit in (MISO)
	*/
	SPI1->CR1 &= ~(1U << 10);
 8000a8c:	4b18      	ldr	r3, [pc, #96]	@ (8000af0 <spi1_config+0xb0>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a17      	ldr	r2, [pc, #92]	@ (8000af0 <spi1_config+0xb0>)
 8000a92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000a96:	6013      	str	r3, [r2, #0]
		 ---------------------------
		 @2 - Set MSB first
		    + We choose SPI to send bits starting from the "Most Significant Bit"
			+ LSBFIRST=0 -> MSB first
	*/
	SPI1->CR1 &= ~(1U << 7);
 8000a98:	4b15      	ldr	r3, [pc, #84]	@ (8000af0 <spi1_config+0xb0>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a14      	ldr	r2, [pc, #80]	@ (8000af0 <spi1_config+0xb0>)
 8000a9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000aa2:	6013      	str	r3, [r2, #0]
		 @2 - Set mode to Master
			+ MSTR=1 -> Master mode
		 	+ Microcontroller (STM32) to act as SPI master
		    + Microcontroller will generate clock signal on PA5.
	*/
	SPI1->CR1 |= (1U << 2);
 8000aa4:	4b12      	ldr	r3, [pc, #72]	@ (8000af0 <spi1_config+0xb0>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4a11      	ldr	r2, [pc, #68]	@ (8000af0 <spi1_config+0xb0>)
 8000aaa:	f043 0304 	orr.w	r3, r3, #4
 8000aae:	6013      	str	r3, [r2, #0]
	/*
		---------------------------
		@2 - Data size = 8-bit
		   + DFF = 0 -> 8-bit data
	*/
	SPI1->CR1 &= ~(1U << 11);
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8000af0 <spi1_config+0xb0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8000af0 <spi1_config+0xb0>)
 8000ab6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000aba:	6013      	str	r3, [r2, #0]
		    ..
		 @4 -
		    + SSI=1 -> NSS=1
		    + SPI stay active
	*/
	SPI1->CR1 |= (1U << 8);
 8000abc:	4b0c      	ldr	r3, [pc, #48]	@ (8000af0 <spi1_config+0xb0>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a0b      	ldr	r2, [pc, #44]	@ (8000af0 <spi1_config+0xb0>)
 8000ac2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ac6:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1U << 9);
 8000ac8:	4b09      	ldr	r3, [pc, #36]	@ (8000af0 <spi1_config+0xb0>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a08      	ldr	r2, [pc, #32]	@ (8000af0 <spi1_config+0xb0>)
 8000ace:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ad2:	6013      	str	r3, [r2, #0]
	/*
		 ---------------------------
		 @2 - Enable SPI module
		 	+ We set 'bit-6' inside 'Control Register'
	*/
	SPI1->CR1 |= (1U << 6);
 8000ad4:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <spi1_config+0xb0>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a05      	ldr	r2, [pc, #20]	@ (8000af0 <spi1_config+0xb0>)
 8000ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ade:	6013      	str	r3, [r2, #0]
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40013000 	.word	0x40013000

08000af4 <spi1_transmit>:

/*
	########################
	@2 - Send bytes out over SPI1
*/
void spi1_transmit(uint8_t *data, uint32_t size) {
 8000af4:	b480      	push	{r7}
 8000af6:	b085      	sub	sp, #20
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
	  --------------------------
	  @2 - i
		 + "i" is a counter into "data" array.
		 + "i=0" -> "data[0]"
	*/
	uint32_t i=0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i < size) {
 8000b02:	e00f      	b.n	8000b24 <spi1_transmit+0x30>
			   + Use "Bitwise AND" to check only "TXE bit"
			   + It will ignore other bits.

			   + buffer not empty -> SR_TXE=0 -> while(!(0)) -> while(1)
		*/
		while(!(SPI1->SR & SR_TXE)) {}
 8000b04:	bf00      	nop
 8000b06:	4b16      	ldr	r3, [pc, #88]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b08:	689b      	ldr	r3, [r3, #8]
 8000b0a:	f003 0302 	and.w	r3, r3, #2
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d0f9      	beq.n	8000b06 <spi1_transmit+0x12>

		/*
			---------------------------
			+ Goal: We assign data inside data[i] into "data register"
		*/
		SPI1->DR = data[i];
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	4413      	add	r3, r2
 8000b18:	781a      	ldrb	r2, [r3, #0]
 8000b1a:	4b11      	ldr	r3, [pc, #68]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b1c:	60da      	str	r2, [r3, #12]
		i++;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	3301      	adds	r3, #1
 8000b22:	60fb      	str	r3, [r7, #12]
	while(i < size) {
 8000b24:	68fa      	ldr	r2, [r7, #12]
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	429a      	cmp	r2, r3
 8000b2a:	d3eb      	bcc.n	8000b04 <spi1_transmit+0x10>
	/*
		 ---------------------------
		 + Goal: Check if "Data Register" is empty or not
		 + (Same as previous)
	*/
	while(!(SPI1->SR & (SR_TXE))) {}
 8000b2c:	bf00      	nop
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d0f9      	beq.n	8000b2e <spi1_transmit+0x3a>
		+ SR_BSY = 0
		+ No bit transfer is occuring now

		+ No bit transfer occured -> SR_BSY=0 -> while(0)
	*/
	while(SPI1->SR & (SR_BSY)) {}
 8000b3a:	bf00      	nop
 8000b3c:	4b08      	ldr	r3, [pc, #32]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d1f9      	bne.n	8000b3c <spi1_transmit+0x48>

		 + How to clear OVR on STM32
		 + You must read two registers in this exact order:
		   1st-Read "Data Register", 2nd-Read "Status Register"
	*/
	temp = SPI1->DR;
 8000b48:	4b05      	ldr	r3, [pc, #20]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b4a:	68db      	ldr	r3, [r3, #12]
 8000b4c:	72fb      	strb	r3, [r7, #11]
	temp = SPI1->SR;
 8000b4e:	4b04      	ldr	r3, [pc, #16]	@ (8000b60 <spi1_transmit+0x6c>)
 8000b50:	689b      	ldr	r3, [r3, #8]
 8000b52:	72fb      	strb	r3, [r7, #11]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	40013000 	.word	0x40013000

08000b64 <spi1_receive>:

/*
	#############################
	+ Goal: Receive bytes from SPI slave
*/
void spi1_receive(uint8_t *data, uint32_t size) {
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	6039      	str	r1, [r7, #0]

	while(size) {
 8000b6e:	e013      	b.n	8000b98 <spi1_receive+0x34>
			+ we write "0x00" into "Data Register SPI"
			+ Master mula menjana 8 nadi clock dan hantar 0x00

			+ Pada masa sama, MISO dari slave mengisi RX.
		*/
		SPI1->DR = 0;
 8000b70:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <spi1_receive+0x48>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	60da      	str	r2, [r3, #12]
		  + All 8-bits have been received
		  + ..
		  + 'All 8-bits received' -> SR_RXNE=1 ->
		    while(!(1)) -> while(0)
		*/
		while(!(SPI1->SR & (SR_RXNE))) {}
 8000b76:	bf00      	nop
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <spi1_receive+0x48>)
 8000b7a:	689b      	ldr	r3, [r3, #8]
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d0f9      	beq.n	8000b78 <spi1_receive+0x14>
				from SPI) into "*data" pointer

			+ "*data++" = increment pointer
			+ the pointer now will point the next address
		*/
		*data++ = (SPI1->DR);
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <spi1_receive+0x48>)
 8000b86:	68d9      	ldr	r1, [r3, #12]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	1c5a      	adds	r2, r3, #1
 8000b8c:	607a      	str	r2, [r7, #4]
 8000b8e:	b2ca      	uxtb	r2, r1
 8000b90:	701a      	strb	r2, [r3, #0]

		size--;
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	3b01      	subs	r3, #1
 8000b96:	603b      	str	r3, [r7, #0]
	while(size) {
 8000b98:	683b      	ldr	r3, [r7, #0]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d1e8      	bne.n	8000b70 <spi1_receive+0xc>
	}
}
 8000b9e:	bf00      	nop
 8000ba0:	bf00      	nop
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	40013000 	.word	0x40013000

08000bb0 <cs_enable>:

/*
	#########################
	+ Goal: Select/Activate the SPI slave by pulling Chip-Select (CS)/Slave Select (SS) line to LOW.
*/
void cs_enable(void) {
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
	/*
		+ ODR = Output Data Register
		+ '&= ~(1U << 9)' = 'clear bit-9' = PA9=0
		+ CS pin low.
	*/
	GPIOA->ODR &= ~(1U << 9);
 8000bb4:	4b05      	ldr	r3, [pc, #20]	@ (8000bcc <cs_enable+0x1c>)
 8000bb6:	695b      	ldr	r3, [r3, #20]
 8000bb8:	4a04      	ldr	r2, [pc, #16]	@ (8000bcc <cs_enable+0x1c>)
 8000bba:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bbe:	6153      	str	r3, [r2, #20]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	40020000 	.word	0x40020000

08000bd0 <cs_disable>:
/*
	#########################
	+ (Same sa previous)
	+ Pull high to disable
*/
void cs_disable(void) {
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

	GPIOA->ODR |= (1U << 9);
 8000bd4:	4b05      	ldr	r3, [pc, #20]	@ (8000bec <cs_disable+0x1c>)
 8000bd6:	695b      	ldr	r3, [r3, #20]
 8000bd8:	4a04      	ldr	r2, [pc, #16]	@ (8000bec <cs_disable+0x1c>)
 8000bda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bde:	6153      	str	r3, [r2, #20]
}
 8000be0:	bf00      	nop
 8000be2:	46bd      	mov	sp, r7
 8000be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop
 8000bec:	40020000 	.word	0x40020000

08000bf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf0:	480d      	ldr	r0, [pc, #52]	@ (8000c28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bf4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480c      	ldr	r0, [pc, #48]	@ (8000c2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfa:	490d      	ldr	r1, [pc, #52]	@ (8000c30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c34 <LoopForever+0xe>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000c38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c10:	4c0a      	ldr	r4, [pc, #40]	@ (8000c3c <LoopForever+0x16>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000c1e:	f000 f811 	bl	8000c44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c22:	f7ff fe11 	bl	8000848 <main>

08000c26 <LoopForever>:

LoopForever:
  b LoopForever
 8000c26:	e7fe      	b.n	8000c26 <LoopForever>
  ldr   r0, =_estack
 8000c28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c30:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000c34:	08000cac 	.word	0x08000cac
  ldr r2, =_sbss
 8000c38:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000c3c:	20000048 	.word	0x20000048

08000c40 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c40:	e7fe      	b.n	8000c40 <ADC_IRQHandler>
	...

08000c44 <__libc_init_array>:
 8000c44:	b570      	push	{r4, r5, r6, lr}
 8000c46:	4d0d      	ldr	r5, [pc, #52]	@ (8000c7c <__libc_init_array+0x38>)
 8000c48:	4c0d      	ldr	r4, [pc, #52]	@ (8000c80 <__libc_init_array+0x3c>)
 8000c4a:	1b64      	subs	r4, r4, r5
 8000c4c:	10a4      	asrs	r4, r4, #2
 8000c4e:	2600      	movs	r6, #0
 8000c50:	42a6      	cmp	r6, r4
 8000c52:	d109      	bne.n	8000c68 <__libc_init_array+0x24>
 8000c54:	4d0b      	ldr	r5, [pc, #44]	@ (8000c84 <__libc_init_array+0x40>)
 8000c56:	4c0c      	ldr	r4, [pc, #48]	@ (8000c88 <__libc_init_array+0x44>)
 8000c58:	f000 f818 	bl	8000c8c <_init>
 8000c5c:	1b64      	subs	r4, r4, r5
 8000c5e:	10a4      	asrs	r4, r4, #2
 8000c60:	2600      	movs	r6, #0
 8000c62:	42a6      	cmp	r6, r4
 8000c64:	d105      	bne.n	8000c72 <__libc_init_array+0x2e>
 8000c66:	bd70      	pop	{r4, r5, r6, pc}
 8000c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c6c:	4798      	blx	r3
 8000c6e:	3601      	adds	r6, #1
 8000c70:	e7ee      	b.n	8000c50 <__libc_init_array+0xc>
 8000c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c76:	4798      	blx	r3
 8000c78:	3601      	adds	r6, #1
 8000c7a:	e7f2      	b.n	8000c62 <__libc_init_array+0x1e>
 8000c7c:	08000ca4 	.word	0x08000ca4
 8000c80:	08000ca4 	.word	0x08000ca4
 8000c84:	08000ca4 	.word	0x08000ca4
 8000c88:	08000ca8 	.word	0x08000ca8

08000c8c <_init>:
 8000c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c8e:	bf00      	nop
 8000c90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c92:	bc08      	pop	{r3}
 8000c94:	469e      	mov	lr, r3
 8000c96:	4770      	bx	lr

08000c98 <_fini>:
 8000c98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c9a:	bf00      	nop
 8000c9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c9e:	bc08      	pop	{r3}
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	4770      	bx	lr
