#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000207c28a6540 .scope module, "beq" "beq" 2 75;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 1 "ZERO";
o00000207c28b9aa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000207c28afee0_0 .net "DATA1", 7 0, o00000207c28b9aa8;  0 drivers
o00000207c28b9ad8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000207c28b0020_0 .net "DATA2", 7 0, o00000207c28b9ad8;  0 drivers
v00000207c28b00c0_0 .var "ZERO", 0 0;
E_00000207c28aa3f0 .event anyedge, v00000207c28b0020_0, v00000207c28afee0_0;
S_00000207c28b9680 .scope module, "cpu_tb" "cpu_tb" 3 6;
 .timescale 0 0;
v00000207c2912160_0 .var "CLK", 0 0;
v00000207c2912200_0 .var "INSTRUCTION", 31 0;
v00000207c29122a0_0 .net "PC", 31 0, v00000207c2912e80_0;  1 drivers
v00000207c2912660_0 .var "RESET", 0 0;
v00000207c29127a0 .array "instr_mem", 0 1023, 7 0;
S_00000207c28a42a0 .scope module, "mycpu" "cpu" 3 12, 4 5 0, S_00000207c28b9680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000207c2911a80_0 .net "ALUIN2", 7 0, v00000207c2912de0_0;  1 drivers
v00000207c2912f20_0 .var "ALUOP", 2 0;
v00000207c29116c0_0 .net "ALURESULT", 7 0, v00000207c2910330_0;  1 drivers
v00000207c2911ee0_0 .var "BRANCH", 0 0;
v00000207c2911da0_0 .net "CLK", 0 0, v00000207c2912160_0;  1 drivers
v00000207c29119e0_0 .var "IMMEDIATE", 7 0;
v00000207c2911760_0 .net "INSTRUCTION", 31 0, v00000207c2912200_0;  1 drivers
v00000207c2912ac0_0 .var "JIMMEDIATE", 7 0;
v00000207c2911080_0 .var "JUMP", 0 0;
v00000207c2911b20_0 .net "MUX1_OUT", 7 0, v00000207c29101f0_0;  1 drivers
v00000207c2911800_0 .var "MUX1_SWITCH", 0 0;
v00000207c2912340_0 .var "MUX2_SWITCH", 0 0;
v00000207c2912b60_0 .var "OPCODE", 7 0;
v00000207c29118a0_0 .net "OUT", 0 0, v00000207c290fcf0_0;  1 drivers
v00000207c2911940_0 .net "PC", 31 0, v00000207c2912e80_0;  alias, 1 drivers
v00000207c2912c00_0 .net "PC_OUT", 31 0, v00000207c2912480_0;  1 drivers
v00000207c29111c0_0 .net "PC_reg", 31 0, v00000207c29113a0_0;  1 drivers
v00000207c2911260_0 .var "READREG1", 2 0;
v00000207c2911300_0 .var "READREG2", 2 0;
v00000207c2911f80_0 .net "REGOUT1", 7 0, v00000207c2910790_0;  1 drivers
v00000207c2912700_0 .net "REGOUT2", 7 0, v00000207c290f7f0_0;  1 drivers
v00000207c2912ca0_0 .net "RESET", 0 0, v00000207c2912660_0;  1 drivers
v00000207c2912520_0 .net "TWOS_OUT", 7 0, v00000207c290fed0_0;  1 drivers
v00000207c2911bc0_0 .var "WRITEENABLE", 0 0;
v00000207c2911c60_0 .var "WRITEREG", 2 0;
v00000207c29125c0_0 .net "ZERO", 0 0, v00000207c290f1b0_0;  1 drivers
v00000207c2911e40_0 .net "ex_JIMMEDIATE", 31 0, L_00000207c29143c0;  1 drivers
v00000207c29120c0_0 .net "target", 31 0, L_00000207c2915d60;  1 drivers
E_00000207c28aab70 .event anyedge, v00000207c2911760_0;
S_00000207c28a60a0 .scope module, "ALU" "alu" 4 26, 2 2 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v00000207c2910150_0 .net "DATA1", 7 0, v00000207c2910790_0;  alias, 1 drivers
v00000207c2910f10_0 .net "DATA2", 7 0, v00000207c2912de0_0;  alias, 1 drivers
v00000207c2910330_0 .var "RESULT", 7 0;
v00000207c29106f0_0 .net "SELECT", 2 0, v00000207c2912f20_0;  1 drivers
v00000207c290f1b0_0 .var "ZERO", 0 0;
v00000207c2910290_0 .net "addOut", 7 0, v00000207c2910a10_0;  1 drivers
v00000207c290f2f0_0 .net "andOut", 7 0, v00000207c290f110_0;  1 drivers
v00000207c290f890_0 .net "fOut", 7 0, v00000207c2910ab0_0;  1 drivers
v00000207c290fb10_0 .net "orOut", 7 0, v00000207c2910e70_0;  1 drivers
E_00000207c28ac4b0 .event anyedge, v00000207c2910a10_0;
E_00000207c28acb30/0 .event anyedge, v00000207c2910e70_0, v00000207c290f110_0, v00000207c2910a10_0, v00000207c2910ab0_0;
E_00000207c28acb30/1 .event anyedge, v00000207c29106f0_0;
E_00000207c28acb30 .event/or E_00000207c28acb30/0, E_00000207c28acb30/1;
S_00000207c286a460 .scope module, "add_1" "add_1" 2 13, 2 35 0, S_00000207c28a60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addOut";
v00000207c28b0200_0 .net "DATA1", 7 0, v00000207c2910790_0;  alias, 1 drivers
v00000207c290f390_0 .net "DATA2", 7 0, v00000207c2912de0_0;  alias, 1 drivers
v00000207c2910a10_0 .var "addOut", 7 0;
E_00000207c28ac6b0 .event anyedge, v00000207c290f390_0, v00000207c28b0200_0;
S_00000207c286a5f0 .scope module, "and_1" "and_1" 2 11, 2 45 0, S_00000207c28a60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andOut";
v00000207c2910d30_0 .net "DATA1", 7 0, v00000207c2910790_0;  alias, 1 drivers
v00000207c29108d0_0 .net "DATA2", 7 0, v00000207c2912de0_0;  alias, 1 drivers
v00000207c290f110_0 .var "andOut", 7 0;
S_00000207c288c450 .scope module, "forward_1" "forward_1" 2 12, 2 65 0, S_00000207c28a60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "fOut";
v00000207c2910c90_0 .net "DATA1", 7 0, v00000207c2910790_0;  alias, 1 drivers
v00000207c290f070_0 .net "DATA2", 7 0, v00000207c2912de0_0;  alias, 1 drivers
v00000207c2910ab0_0 .var "fOut", 7 0;
S_00000207c288c5e0 .scope module, "or_1" "or_1" 2 14, 2 55 0, S_00000207c28a60a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orOut";
v00000207c290f930_0 .net "DATA1", 7 0, v00000207c2910790_0;  alias, 1 drivers
v00000207c2910830_0 .net "DATA2", 7 0, v00000207c2912de0_0;  alias, 1 drivers
v00000207c2910e70_0 .var "orOut", 7 0;
S_00000207c288b740 .scope module, "COMP" "twos_Comp" 4 27, 4 179 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
v00000207c29103d0_0 .net "IN", 7 0, v00000207c290f7f0_0;  alias, 1 drivers
v00000207c290fed0_0 .var "OUT", 7 0;
E_00000207c28ac230 .event anyedge, v00000207c29103d0_0;
S_00000207c288b8d0 .scope module, "REGITSERS" "reg_file" 4 24, 5 1 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v00000207c290f570_0 .net "CLK", 0 0, v00000207c2912160_0;  alias, 1 drivers
v00000207c290fa70_0 .net "IN", 7 0, v00000207c2910330_0;  alias, 1 drivers
v00000207c290fd90_0 .net "INADDRESS", 2 0, v00000207c2911c60_0;  1 drivers
v00000207c2910790_0 .var "OUT1", 7 0;
v00000207c290f430_0 .net "OUT1ADDRESS", 2 0, v00000207c2911260_0;  1 drivers
v00000207c290f7f0_0 .var "OUT2", 7 0;
v00000207c2910b50_0 .net "OUT2ADDRESS", 2 0, v00000207c2911300_0;  1 drivers
v00000207c290f250_0 .net "RESET", 0 0, v00000207c2912660_0;  alias, 1 drivers
v00000207c290f4d0_0 .net "WRITE", 0 0, v00000207c2911bc0_0;  1 drivers
v00000207c2910970_0 .var/i "i", 31 0;
v00000207c2910470 .array "registers", 0 7, 7 0;
E_00000207c28acdb0 .event posedge, v00000207c290f570_0;
E_00000207c28ac3f0 .event anyedge, v00000207c2910b50_0, v00000207c290f430_0;
S_00000207c286bf70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 52, 5 52 0, S_00000207c288b8d0;
 .timescale 0 0;
v00000207c2910dd0_0 .var/i "i", 31 0;
S_00000207c286c100 .scope module, "add" "Branch_or_Jump_adder" 4 30, 4 191 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_reg";
    .port_info 1 /INPUT 32 "ex_JIMMEDIATE";
    .port_info 2 /OUTPUT 32 "target";
v00000207c290fe30_0 .net "PC_reg", 31 0, v00000207c29113a0_0;  alias, 1 drivers
v00000207c290f610_0 .net *"_ivl_0", 31 0, L_00000207c2915400;  1 drivers
v00000207c2910bf0_0 .net *"_ivl_2", 29 0, L_00000207c2915a40;  1 drivers
L_00000207c2920088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207c290f6b0_0 .net *"_ivl_4", 1 0, L_00000207c2920088;  1 drivers
v00000207c290f750_0 .net "ex_JIMMEDIATE", 31 0, L_00000207c29143c0;  alias, 1 drivers
v00000207c29100b0_0 .net "target", 31 0, L_00000207c2915d60;  alias, 1 drivers
L_00000207c2915a40 .part L_00000207c29143c0, 0, 30;
L_00000207c2915400 .concat [ 2 30 0 0], L_00000207c2920088, L_00000207c2915a40;
L_00000207c2915d60 .delay 32 (2,2,2) L_00000207c2915d60/d;
L_00000207c2915d60/d .arith/sum 32, v00000207c29113a0_0, L_00000207c2915400;
S_00000207c2893500 .scope module, "flow" "flow_Control" 4 31, 4 211 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "JUMP";
    .port_info 1 /INPUT 1 "BRANCH";
    .port_info 2 /INPUT 1 "ZERO";
    .port_info 3 /OUTPUT 1 "OUT";
v00000207c290fbb0_0 .net "BRANCH", 0 0, v00000207c2911ee0_0;  1 drivers
v00000207c290fc50_0 .net "JUMP", 0 0, v00000207c2911080_0;  1 drivers
v00000207c290fcf0_0 .var "OUT", 0 0;
v00000207c290ff70_0 .net "ZERO", 0 0, v00000207c290f1b0_0;  alias, 1 drivers
E_00000207c28acdf0 .event anyedge, v00000207c290f1b0_0, v00000207c290fbb0_0, v00000207c290fc50_0;
S_00000207c2893690 .scope module, "mux1" "mux" 4 28, 4 153 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v00000207c2910010_0 .net "IN1", 7 0, v00000207c290f7f0_0;  alias, 1 drivers
v00000207c2910510_0 .net "IN2", 7 0, v00000207c290fed0_0;  alias, 1 drivers
v00000207c29101f0_0 .var "OUT", 7 0;
v00000207c29105b0_0 .net "SWITCH", 0 0, v00000207c2911800_0;  1 drivers
E_00000207c28ac6f0 .event anyedge, v00000207c290fed0_0, v00000207c29103d0_0, v00000207c29105b0_0;
S_00000207c289f790 .scope module, "mux2" "mux" 4 25, 4 153 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /OUTPUT 8 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v00000207c2910650_0 .net "IN1", 7 0, v00000207c29119e0_0;  1 drivers
v00000207c29128e0_0 .net "IN2", 7 0, v00000207c29101f0_0;  alias, 1 drivers
v00000207c2912de0_0 .var "OUT", 7 0;
v00000207c2911440_0 .net "SWITCH", 0 0, v00000207c2912340_0;  1 drivers
E_00000207c28abe70 .event anyedge, v00000207c29101f0_0, v00000207c2910650_0, v00000207c2911440_0;
S_00000207c289f920 .scope module, "mux3" "mux2" 4 32, 4 166 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN1";
    .port_info 1 /INPUT 32 "IN2";
    .port_info 2 /OUTPUT 32 "OUT";
    .port_info 3 /INPUT 1 "SWITCH";
v00000207c2912d40_0 .net "IN1", 31 0, L_00000207c2915d60;  alias, 1 drivers
v00000207c2912840_0 .net "IN2", 31 0, v00000207c29113a0_0;  alias, 1 drivers
v00000207c2912480_0 .var "OUT", 31 0;
v00000207c2911d00_0 .net "SWITCH", 0 0, v00000207c290fcf0_0;  alias, 1 drivers
E_00000207c28abeb0 .event anyedge, v00000207c290fe30_0, v00000207c29100b0_0, v00000207c290fcf0_0;
S_00000207c287a360 .scope module, "my_adder" "PC_adder" 4 34, 4 248 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "PC_reg";
v00000207c2912980_0 .net "PC", 31 0, v00000207c2912e80_0;  alias, 1 drivers
v00000207c29113a0_0 .var "PC_reg", 31 0;
E_00000207c28abef0 .event anyedge, v00000207c2912980_0;
S_00000207c2913b80 .scope module, "mypc" "PC" 4 33, 4 227 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "PC_OUT";
v00000207c2912a20_0 .net "CLK", 0 0, v00000207c2912160_0;  alias, 1 drivers
v00000207c2912e80_0 .var "PC", 31 0;
v00000207c2911620_0 .net "PC_OUT", 31 0, v00000207c2912480_0;  alias, 1 drivers
v00000207c2912020_0 .net "RESET", 0 0, v00000207c2912660_0;  alias, 1 drivers
S_00000207c29133b0 .scope module, "signextend" "SignExtender" 4 29, 4 201 0, S_00000207c28a42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "extend";
    .port_info 1 /OUTPUT 32 "extended";
v00000207c29123e0_0 .net *"_ivl_1", 0 0, L_00000207c2915360;  1 drivers
v00000207c2911580_0 .net *"_ivl_2", 23 0, L_00000207c2914fa0;  1 drivers
v00000207c2911120_0 .net "extend", 7 0, v00000207c2912ac0_0;  1 drivers
v00000207c29114e0_0 .net "extended", 31 0, L_00000207c29143c0;  alias, 1 drivers
L_00000207c2915360 .part v00000207c2912ac0_0, 7, 1;
LS_00000207c2914fa0_0_0 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_0_4 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_0_8 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_0_12 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_0_16 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_0_20 .concat [ 1 1 1 1], L_00000207c2915360, L_00000207c2915360, L_00000207c2915360, L_00000207c2915360;
LS_00000207c2914fa0_1_0 .concat [ 4 4 4 4], LS_00000207c2914fa0_0_0, LS_00000207c2914fa0_0_4, LS_00000207c2914fa0_0_8, LS_00000207c2914fa0_0_12;
LS_00000207c2914fa0_1_4 .concat [ 4 4 0 0], LS_00000207c2914fa0_0_16, LS_00000207c2914fa0_0_20;
L_00000207c2914fa0 .concat [ 16 8 0 0], LS_00000207c2914fa0_1_0, LS_00000207c2914fa0_1_4;
L_00000207c29143c0 .concat [ 8 24 0 0], v00000207c2912ac0_0, L_00000207c2914fa0;
    .scope S_00000207c28a6540;
T_0 ;
    %wait E_00000207c28aa3f0;
    %load/vec4 v00000207c28afee0_0;
    %load/vec4 v00000207c28b0020_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c28b00c0_0, 0, 1;
    %load/vec4 v00000207c28afee0_0;
    %load/vec4 v00000207c28b0020_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c28b00c0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207c288b8d0;
T_1 ;
    %wait E_00000207c28ac3f0;
    %delay 2, 0;
    %load/vec4 v00000207c290f430_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000207c2910470, 4;
    %store/vec4 v00000207c2910790_0, 0, 8;
    %load/vec4 v00000207c2910b50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000207c2910470, 4;
    %store/vec4 v00000207c290f7f0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000207c288b8d0;
T_2 ;
    %wait E_00000207c28acdb0;
    %load/vec4 v00000207c290f250_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207c2910970_0, 0, 32;
T_2.2 ;
    %load/vec4 v00000207c2910970_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000207c2910970_0;
    %store/vec4a v00000207c2910470, 4, 0;
    %load/vec4 v00000207c2910970_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207c2910970_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %load/vec4 v00000207c290f4d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %delay 1, 0;
    %load/vec4 v00000207c290fa70_0;
    %load/vec4 v00000207c290fd90_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000207c2910470, 4, 0;
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000207c288b8d0;
T_3 ;
    %delay 5, 0;
    %vpi_call 5 40 "$display", "\012\011\011\011=================================================" {0 0 0};
    %vpi_call 5 41 "$display", "\011\011\011 Cahnge of register content strating from time #5" {0 0 0};
    %vpi_call 5 42 "$display", "\011\011\011==================================================" {0 0 0};
    %vpi_call 5 43 "$display", "\011\011time\011reg0\011reg1\011reg2\011reg3\011reg4\011reg5\011reg6\011reg7" {0 0 0};
    %vpi_call 5 44 "$display", "\011\011----------------------------------------------------" {0 0 0};
    %vpi_call 5 45 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v00000207c2910470, 0>, &A<v00000207c2910470, 1>, &A<v00000207c2910470, 2>, &A<v00000207c2910470, 3>, &A<v00000207c2910470, 4>, &A<v00000207c2910470, 5>, &A<v00000207c2910470, 6>, &A<v00000207c2910470, 7> {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000207c288b8d0;
T_4 ;
    %vpi_call 5 51 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %fork t_1, S_00000207c286bf70;
    %jmp t_0;
    .scope S_00000207c286bf70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207c2910dd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000207c2910dd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 5 53 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000207c2910470, v00000207c2910dd0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000207c2910dd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000207c2910dd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_00000207c288b8d0;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_00000207c289f790;
T_5 ;
    %wait E_00000207c28abe70;
    %load/vec4 v00000207c2911440_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000207c2910650_0;
    %store/vec4 v00000207c2912de0_0, 0, 8;
T_5.0 ;
    %load/vec4 v00000207c2911440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000207c29128e0_0;
    %store/vec4 v00000207c2912de0_0, 0, 8;
T_5.2 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000207c286a5f0;
T_6 ;
    %wait E_00000207c28ac6b0;
    %delay 1, 0;
    %load/vec4 v00000207c2910d30_0;
    %load/vec4 v00000207c29108d0_0;
    %and;
    %store/vec4 v00000207c290f110_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207c288c450;
T_7 ;
    %wait E_00000207c28ac6b0;
    %delay 1, 0;
    %load/vec4 v00000207c290f070_0;
    %store/vec4 v00000207c2910ab0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000207c286a460;
T_8 ;
    %wait E_00000207c28ac6b0;
    %delay 2, 0;
    %load/vec4 v00000207c28b0200_0;
    %load/vec4 v00000207c290f390_0;
    %add;
    %store/vec4 v00000207c2910a10_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000207c288c5e0;
T_9 ;
    %wait E_00000207c28ac6b0;
    %delay 1, 0;
    %load/vec4 v00000207c290f930_0;
    %load/vec4 v00000207c2910830_0;
    %or;
    %store/vec4 v00000207c2910e70_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000207c28a60a0;
T_10 ;
    %wait E_00000207c28acb30;
    %load/vec4 v00000207c29106f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v00000207c290f890_0;
    %store/vec4 v00000207c2910330_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v00000207c2910290_0;
    %store/vec4 v00000207c2910330_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v00000207c290f2f0_0;
    %store/vec4 v00000207c2910330_0, 0, 8;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v00000207c290fb10_0;
    %store/vec4 v00000207c2910330_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000207c28a60a0;
T_11 ;
    %wait E_00000207c28ac4b0;
    %load/vec4 v00000207c2910290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c290f1b0_0, 0, 1;
T_11.0 ;
    %load/vec4 v00000207c2910290_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c290f1b0_0, 0, 1;
T_11.2 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000207c288b740;
T_12 ;
    %wait E_00000207c28ac230;
    %delay 1, 0;
    %load/vec4 v00000207c29103d0_0;
    %muli 255, 0, 8;
    %store/vec4 v00000207c290fed0_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000207c2893690;
T_13 ;
    %wait E_00000207c28ac6f0;
    %load/vec4 v00000207c29105b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v00000207c2910010_0;
    %store/vec4 v00000207c29101f0_0, 0, 8;
T_13.0 ;
    %load/vec4 v00000207c29105b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v00000207c2910510_0;
    %store/vec4 v00000207c29101f0_0, 0, 8;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000207c2893500;
T_14 ;
    %wait E_00000207c28acdf0;
    %load/vec4 v00000207c290fc50_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_14.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000207c290ff70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.3, 4;
    %load/vec4 v00000207c290fbb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 4, 9;
T_14.2;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c290fcf0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c290fcf0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000207c289f920;
T_15 ;
    %wait E_00000207c28abeb0;
    %load/vec4 v00000207c2911d00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000207c2912840_0;
    %store/vec4 v00000207c2912480_0, 0, 32;
T_15.0 ;
    %load/vec4 v00000207c2911d00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v00000207c2912d40_0;
    %store/vec4 v00000207c2912480_0, 0, 32;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000207c2913b80;
T_16 ;
    %wait E_00000207c28acdb0;
    %load/vec4 v00000207c2912020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207c2912e80_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000207c2913b80;
T_17 ;
    %wait E_00000207c28acdb0;
    %delay 1, 0;
    %load/vec4 v00000207c2911620_0;
    %store/vec4 v00000207c2912e80_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_00000207c287a360;
T_18 ;
    %wait E_00000207c28abef0;
    %delay 1, 0;
    %load/vec4 v00000207c2912980_0;
    %addi 4, 0, 32;
    %store/vec4 v00000207c29113a0_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000207c28a42a0;
T_19 ;
    %wait E_00000207c28aab70;
    %load/vec4 v00000207c2911760_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000207c2912b60_0, 0, 8;
    %load/vec4 v00000207c2911760_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000207c29119e0_0, 0, 8;
    %load/vec4 v00000207c2911760_0;
    %parti/s 3, 8, 5;
    %store/vec4 v00000207c2911260_0, 0, 3;
    %load/vec4 v00000207c2911760_0;
    %parti/s 3, 0, 2;
    %store/vec4 v00000207c2911300_0, 0, 3;
    %load/vec4 v00000207c2911760_0;
    %parti/s 3, 16, 6;
    %store/vec4 v00000207c2911c60_0, 0, 3;
    %load/vec4 v00000207c2911760_0;
    %parti/s 8, 16, 6;
    %store/vec4 v00000207c2912ac0_0, 0, 8;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_19.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.0 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_19.2, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.2 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_19.4, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.4 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_19.6, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.6 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_19.8, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.8 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_19.10, 4;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.10 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_19.12, 4;
    %delay 1, 0;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.12 ;
    %load/vec4 v00000207c2912b60_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_19.14, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000207c2912f20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2911080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2911ee0_0, 0, 1;
T_19.14 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000207c28b9680;
T_20 ;
    %wait E_00000207c28abef0;
    %delay 2, 0;
    %load/vec4 v00000207c29122a0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000207c29127a0, 4;
    %load/vec4 v00000207c29122a0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000207c29127a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000207c29122a0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000207c29127a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000207c29122a0_0;
    %load/vec4a v00000207c29127a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000207c2912200_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000207c28b9680;
T_21 ;
    %vpi_call 3 40 "$readmemb", "instr_mem.mem", v00000207c29127a0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_00000207c28b9680;
T_22 ;
    %vpi_call 3 53 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 3 54 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000207c28b9680 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2912160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2912660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207c2912660_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207c2912660_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 66 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_00000207c28b9680;
T_23 ;
    %delay 4, 0;
    %load/vec4 v00000207c2912160_0;
    %inv;
    %store/vec4 v00000207c2912160_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./alu.v";
    "tb.v";
    "./pc.v";
    "./regfile.v";
