INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/BCDto8seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdto8segment_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/MyMP3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMP3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/move.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module move
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/random.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/shake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shake
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/toBCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDseg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/top_game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NL/projects/2048Diu/2048Diu.srcs/sources_1/new/game_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_tb
