# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../experimento4.srcs/sources_1/new/clk_divider.vhd" \
"../../../../experimento4.srcs/sources_1/new/flip_flop_D.vhd" \
"../../../../experimento4.srcs/sources_1/new/main.vhd" \

# Do not sort compile order
nosort
