#! /home/yzy/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/yzy/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555731cbb0 .scope module, "tb_serial_divide_uu" "tb_serial_divide_uu" 2 3;
 .timescale -9 -12;
P_0x55555731cd40 .param/l "COUNT_WIDTH_PP" 0 2 9, +C4<00000000000000000000000000000101>;
P_0x55555731cd80 .param/l "M_PP" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x55555731cdc0 .param/l "N_PP" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x55555731ce00 .param/l "R_PP" 0 2 7, +C4<00000000000000000000000000000000>;
P_0x55555731ce40 .param/l "S_PP" 0 2 8, +C4<00000000000000000000000000000000>;
v0x55555734fc60_0 .var "clk_en_i", 0 0;
v0x55555734fd20_0 .var "clk_i", 0 0;
v0x55555734fdf0_0 .var "divide_i", 0 0;
v0x55555734fef0_0 .var "dividend_i", 15 0;
v0x55555734ffc0_0 .var "divisor_i", 7 0;
v0x555557350060_0 .net "done_o", 0 0, v0x55555734f3c0_0;  1 drivers
v0x555557350130_0 .net "quotient_o", 15 0, L_0x55555731c730;  1 drivers
v0x555557350200_0 .var "rst_i", 0 0;
E_0x55555732c9c0 .event anyedge, v0x55555734f3c0_0;
S_0x5555572ebd40 .scope module, "uut" "serial_divide_uu" 2 29, 3 103 0, S_0x55555731cbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "clk_en_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "divide_i";
    .port_info 4 /INPUT 16 "dividend_i";
    .port_info 5 /INPUT 8 "divisor_i";
    .port_info 6 /OUTPUT 16 "quotient_o";
    .port_info 7 /OUTPUT 1 "done_o";
P_0x5555572ebed0 .param/l "COUNT_WIDTH_PP" 0 3 118, +C4<00000000000000000000000000000101>;
P_0x5555572ebf10 .param/l "HELD_OUTPUT_PP" 0 3 119, +C4<00000000000000000000000000000000>;
P_0x5555572ebf50 .param/l "M_PP" 0 3 114, +C4<00000000000000000000000000010000>;
P_0x5555572ebf90 .param/l "N_PP" 0 3 115, +C4<00000000000000000000000000001000>;
P_0x5555572ebfd0 .param/l "R_PP" 0 3 116, +C4<00000000000000000000000000000000>;
P_0x5555572ec010 .param/l "S_PP" 0 3 117, +C4<00000000000000000000000000000000>;
L_0x55555731c6c0 .functor NOT 1, L_0x555557350920, C4<0>, C4<0>, C4<0>;
L_0x55555731c730 .functor BUFZ 16, v0x55555734f640_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f12ee73c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555732f610_0 .net/2u *"_ivl_0", 0 0, L_0x7f12ee73c018;  1 drivers
v0x55555732b450_0 .net *"_ivl_10", 23 0, L_0x5555573505c0;  1 drivers
v0x55555732b2e0_0 .net *"_ivl_15", 14 0, L_0x555557350880;  1 drivers
v0x55555732b170_0 .net *"_ivl_17", 0 0, L_0x555557350920;  1 drivers
v0x55555732b5c0_0 .net *"_ivl_18", 0 0, L_0x55555731c6c0;  1 drivers
v0x5555572ec580_0 .net *"_ivl_2", 16 0, L_0x555557350300;  1 drivers
L_0x7f12ee73c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555572ec410_0 .net/2u *"_ivl_22", 0 0, L_0x7f12ee73c0f0;  1 drivers
v0x55555734ea80_0 .net *"_ivl_25", 21 0, L_0x555557350c10;  1 drivers
v0x55555734eb60_0 .net *"_ivl_4", 23 0, L_0x555557350450;  1 drivers
L_0x7f12ee73c060 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55555734ec40_0 .net *"_ivl_7", 6 0, L_0x7f12ee73c060;  1 drivers
L_0x7f12ee73c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55555734ed20_0 .net/2u *"_ivl_8", 0 0, L_0x7f12ee73c0a8;  1 drivers
v0x55555734ee00_0 .net "clk_en_i", 0 0, v0x55555734fc60_0;  1 drivers
v0x55555734eec0_0 .net "clk_i", 0 0, v0x55555734fd20_0;  1 drivers
v0x55555734ef80_0 .var "divide_count", 4 0;
v0x55555734f060_0 .net "divide_i", 0 0, v0x55555734fdf0_0;  1 drivers
v0x55555734f120_0 .net "dividend_i", 15 0, v0x55555734fef0_0;  1 drivers
v0x55555734f200_0 .net "divisor_i", 7 0, v0x55555734ffc0_0;  1 drivers
v0x55555734f2e0_0 .net "divisor_node", 22 0, L_0x555557350d50;  1 drivers
v0x55555734f3c0_0 .var "done_o", 0 0;
v0x55555734f480_0 .var "grand_dividend", 15 0;
v0x55555734f560_0 .var "grand_divisor", 22 0;
v0x55555734f640_0 .var "quotient", 15 0;
v0x55555734f720_0 .net "quotient_node", 15 0, L_0x555557350ad0;  1 drivers
v0x55555734f800_0 .net "quotient_o", 15 0, L_0x55555731c730;  alias, 1 drivers
v0x55555734f8e0_0 .var "quotient_reg", 15 0;
v0x55555734f9c0_0 .net "rst_i", 0 0, v0x555557350200_0;  1 drivers
v0x55555734fa80_0 .net "subtract_node", 23 0, L_0x555557350710;  1 drivers
E_0x55555732e170 .event posedge, v0x55555734eec0_0;
L_0x555557350300 .concat [ 16 1 0 0], v0x55555734f480_0, L_0x7f12ee73c018;
L_0x555557350450 .concat [ 17 7 0 0], L_0x555557350300, L_0x7f12ee73c060;
L_0x5555573505c0 .concat [ 23 1 0 0], v0x55555734f560_0, L_0x7f12ee73c0a8;
L_0x555557350710 .arith/sub 24, L_0x555557350450, L_0x5555573505c0;
L_0x555557350880 .part v0x55555734f640_0, 0, 15;
L_0x555557350920 .part L_0x555557350710, 23, 1;
L_0x555557350ad0 .concat [ 1 15 0 0], L_0x55555731c6c0, L_0x555557350880;
L_0x555557350c10 .part v0x55555734f560_0, 1, 22;
L_0x555557350d50 .concat [ 22 1 0 0], L_0x555557350c10, L_0x7f12ee73c0f0;
    .scope S_0x5555572ebd40;
T_0 ;
    %wait E_0x55555732e170;
    %load/vec4 v0x55555734f9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555734f480_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v0x55555734f560_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555734ef80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555734f640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555734f3c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55555734ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55555734f3c0_0, 0;
    %load/vec4 v0x55555734f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55555734f640_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55555734ef80_0, 0;
    %load/vec4 v0x55555734f120_0;
    %assign/vec4 v0x55555734f480_0, 0;
    %load/vec4 v0x55555734f200_0;
    %pad/u 23;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55555734f560_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55555734ef80_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x55555734f3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55555734f720_0;
    %assign/vec4 v0x55555734f640_0, 0;
T_0.8 ;
    %load/vec4 v0x55555734f3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x55555734f720_0;
    %assign/vec4 v0x55555734f8e0_0, 0;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55555734f3c0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55555734fa80_0;
    %parti/s 1, 23, 6;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x55555734fa80_0;
    %pad/u 16;
    %assign/vec4 v0x55555734f480_0, 0;
T_0.12 ;
    %load/vec4 v0x55555734f720_0;
    %assign/vec4 v0x55555734f640_0, 0;
    %load/vec4 v0x55555734f2e0_0;
    %assign/vec4 v0x55555734f560_0, 0;
    %load/vec4 v0x55555734ef80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55555734ef80_0, 0;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55555731cbb0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555734fd20_0, 0, 1;
T_1.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55555734fd20_0;
    %inv;
    %store/vec4 v0x55555734fd20_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x55555731cbb0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555557350200_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555557350200_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55555731cbb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555734fc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555734fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555734fef0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555734ffc0_0, 0, 8;
    %vpi_call 2 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55555731cbb0 {0 0 0};
    %delay 150000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555734fc60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55555734fef0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55555734ffc0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555734fdf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555734fdf0_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x555557350060_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0x55555732c9c0;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 76 "$display", "Test Case 1: Dividend = %d, Divisor = %d, Quotient = %d", v0x55555734fef0_0, v0x55555734ffc0_0, v0x555557350130_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "serial_tb.v";
    "serial_divide_uu.v";
