Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mdm_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vfx70tff1136-1
Output File Name                   : "../implementation/mdm_0_wrapper.ngc"

---- Source Options
Top Module Name                    : mdm_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/mdm_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/srl_fifo.vhd" in Library mdm_v1_00_d.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/family.vhd" in Library proc_common_v1_00_c.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/jtag_control.vhd" in Library mdm_v1_00_d.
Entity <JTAG_CONTROL> compiled.
Entity <JTAG_CONTROL> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_c.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/mdm_core.vhd" in Library mdm_v1_00_d.
Entity <MDM_Core> compiled.
Entity <MDM_Core> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/bscan_virtex.vhd" in Library mdm_v1_00_d.
Entity <BSCAN_VIRTEX> compiled.
Entity <BSCAN_VIRTEX> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/mdm.vhd" in Library mdm_v1_00_d.
Entity <MDM> compiled.
Entity <MDM> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/mdm_0_wrapper.vhd" in Library work.
Entity <mdm_0_wrapper> compiled.
Entity <mdm_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mdm_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <mdm> in library <mdm_v1_00_d> (architecture <IMP>) with generics.
	C_BASEADDR = "10000001001000010000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001001000010000000011111111"
	C_INTERCONNECT = 1
	C_JTAG_CHAIN = 2
	C_MB_DBG_PORTS = 3
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 1
	C_UART_WIDTH = 8
	C_USE_UART = 1
	C_WRITE_FSL_PORTS = 0

Analyzing hierarchy for entity <MDM_Core> in library <mdm_v1_00_d> (architecture <IMP>) with generics.
	C_BASEADDR = "10000001001000010000000000000000"
	C_FSL_DATA_SIZE = 32
	C_HIGHADDR = "10000001001000010000000011111111"
	C_INTERCONNECT = 1
	C_MB_DBG_PORTS = 3
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 1
	C_UART_WIDTH = 8
	C_USE_FSL = 0
	C_USE_UART = 1

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_c> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "10000001001000010000000000000000"

Analyzing hierarchy for entity <JTAG_CONTROL> in library <mdm_v1_00_d> (architecture <IMP>) with generics.
	C_EN_WIDTH = 3
	C_FSL_DATA_SIZE = 32
	C_MB_DBG_PORTS = 3
	C_UART_WIDTH = 8
	C_USE_FSL = 0
	C_USE_UART = 1

Analyzing hierarchy for entity <SRL_FIFO> in library <mdm_v1_00_d> (architecture <IMP>) with generics.
	C_DATA_BITS = 8
	C_DEPTH = 16

WARNING:Xst:2592 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/jtag_control.vhd" line 536: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.
WARNING:Xst:2592 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/jtag_control.vhd" line 550: generic/parameter on instance <INIT> overrides attribute on instance. Attribute is ignored.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mdm_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <mdm_0_wrapper> analyzed. Unit <mdm_0_wrapper> generated.

Analyzing generic Entity <mdm> in library <mdm_v1_00_d> (Architecture <IMP>).
	C_BASEADDR = "10000001001000010000000000000000"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "10000001001000010000000011111111"
	C_INTERCONNECT = 1
	C_JTAG_CHAIN = 2
	C_MB_DBG_PORTS = 3
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 1
	C_UART_WIDTH = 8
	C_USE_UART = 1
	C_WRITE_FSL_PORTS = 0
    Set user-defined property "PERIOD =  200 ns" for signal <update>.
    Set property "buffer_type = none" for signal <update>.
    Set property "buffer_type = none" for signal <update_i>.
    Set user-defined property "JTAG_CHAIN =  2" for instance <Use_Virtex5.BSCAN_VIRTEX5_I> in unit <mdm>.
    Set user-defined property "buffer_type =  none" for instance <MDM_Core_I1> in unit <mdm>.
Entity <mdm> analyzed. Unit <mdm> generated.

Analyzing generic Entity <MDM_Core> in library <mdm_v1_00_d> (Architecture <IMP>).
	C_BASEADDR = "10000001001000010000000000000000"
	C_FSL_DATA_SIZE = 32
	C_HIGHADDR = "10000001001000010000000011111111"
	C_INTERCONNECT = 1
	C_MB_DBG_PORTS = 3
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SUPPORT_BURSTS = 1
	C_UART_WIDTH = 8
	C_USE_FSL = 0
	C_USE_UART = 1
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.TX_Buffer_Empty_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
    Set user-defined property "INIT =  0" for instance <PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE> in unit <MDM_Core>.
Entity <MDM_Core> analyzed. Unit <MDM_Core> generated.

Analyzing generic Entity <pselect> in library <proc_common_v1_00_c> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "10000001001000010000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <JTAG_CONTROL> in library <mdm_v1_00_d> (Architecture <IMP>).
	C_EN_WIDTH = 3
	C_FSL_DATA_SIZE = 32
	C_MB_DBG_PORTS = 3
	C_UART_WIDTH = 8
	C_USE_FSL = 0
	C_USE_UART = 1
    Set user-defined property "INIT =  0" for instance <FDC_I> in unit <JTAG_CONTROL>.
    Set user-defined property "INIT =  0" for instance <SYNC_FDRE> in unit <JTAG_CONTROL>.
    Set user-defined property "INIT =  0305" for instance <SRL16E_1> in unit <JTAG_CONTROL>.
    Set user-defined property "INIT =  4227" for instance <SRL16E_2> in unit <JTAG_CONTROL>.
    Set user-defined property "INIT =  4443" for instance <SRL16E_ID_1> in unit <JTAG_CONTROL>.
    Set user-defined property "INIT =  584D" for instance <SRL16E_ID_2> in unit <JTAG_CONTROL>.
WARNING:Xst:819 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/jtag_control.vhd" line 658: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <command>
    Set user-defined property "INIT =  0" for instance <Ext_BRK_FDRSE> in unit <JTAG_CONTROL>.
Entity <JTAG_CONTROL> analyzed. Unit <JTAG_CONTROL> generated.

Analyzing generic Entity <SRL_FIFO> in library <mdm_v1_00_d> (Architecture <IMP>).
	C_DATA_BITS = 8
	C_DEPTH = 16
    Set user-defined property "INIT =  0" for instance <Addr_Counters[0].FDRE_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0" for instance <Addr_Counters[1].FDRE_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0" for instance <Addr_Counters[2].FDRE_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0" for instance <Addr_Counters[3].FDRE_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[0].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[1].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[2].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[3].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[4].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[5].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[6].SRL16E_I> in unit <SRL_FIFO>.
    Set user-defined property "INIT =  0000" for instance <FIFO_RAM[7].SRL16E_I> in unit <SRL_FIFO>.
Entity <SRL_FIFO> analyzed. Unit <SRL_FIFO> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pselect>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_c/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect> synthesized.


Synthesizing Unit <SRL_FIFO>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/srl_fifo.vhd".
    Found 1-bit register for signal <data_Exists_I>.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 139.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 139.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 139.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 139.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SRL_FIFO> synthesized.


Synthesizing Unit <JTAG_CONTROL>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/jtag_control.vhd".
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sync_word_shift> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sync_word> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <load_Command> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_Din<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Which_MB_Reg_En> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Which_MB_Reg<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <New_FSL_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <execute>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit register for signal <command>.
    Found 5-bit register for signal <command_1>.
    Found 1-bit register for signal <Debug_Rst_i>.
    Found 1-bit register for signal <Debug_SYS_Rst_i>.
    Found 1-bit register for signal <execute_1>.
    Found 1-bit register for signal <execute_2>.
    Found 1-bit register for signal <Ext_NM_BRK_i>.
    Found 8-bit register for signal <fifo_Din<0:7>>.
    Found 1-bit register for signal <fifo_Read>.
    Found 1-bit register for signal <fifo_Write>.
    Found 1-bit register for signal <set_Ext_BRK>.
    Found 5-bit up counter for signal <shift_Count>.
    Found 8-bit register for signal <tdi_shifter>.
    Found 8-bit register for signal <tdo_reg>.
    Found 8-bit register for signal <Which_MB_Reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
Unit <JTAG_CONTROL> synthesized.


Synthesizing Unit <MDM_Core>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/mdm_core.vhd".
WARNING:Xst:1305 - Output <MDM_toutSup> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MDM_errAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MDM_xferAck> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <PLB_masterID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_Rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<0:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MDM_retry> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <OPB_select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <MDM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_type> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <xfer_Ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <opb_RNW_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mdm_Dbus_i<0:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mdm_CS_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mdm_CS_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mdm_CS_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <JTAG_Dec_Sel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dbg_TDO_I<3:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Dbg_TDI_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Dbg_Rst_I<3:7>> is used but never assigned. This sourceless signal will be automatically connected to value 00000.
WARNING:Xst:1781 - Signal <Dbg_Reg_En_I<3:7>> is used but never assigned. Tied to default value.
    Register <valid_access_1> equivalent to <Sl_addrAck> has been removed
    Found 1-bit register for signal <Sl_addrAck>.
    Found 2-bit register for signal <abus>.
    Found 1-bit register for signal <clear_Ext_BRK>.
    Found 32-bit register for signal <Config_Reg>.
    Found 1-bit register for signal <enable_interrupts>.
    Found 4-bit register for signal <PORT_Selector>.
    Found 4-bit register for signal <PORT_Selector_1>.
    Found 1-bit register for signal <reading>.
    Found 1-bit register for signal <reset_RX_FIFO>.
    Found 1-bit register for signal <reset_TX_FIFO>.
    Found 1-bit register for signal <sl_rdDAck_i>.
    Found 1-bit register for signal <sl_wrDAck_i>.
    Found 4-bit register for signal <TDI_Shifter>.
    Found 1-bit register for signal <valid_access_2>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <MDM_Core> synthesized.


Synthesizing Unit <mdm>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/hdl/vhdl/mdm.vhd".
WARNING:Xst:646 - Signal <tdo1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <mdm> synthesized.


Synthesizing Unit <mdm_0_wrapper>.
    Related source file is "/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_icache_shared_data/design/hdl/mdm_0_wrapper.vhd".
Unit <mdm_0_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 37
 1-bit register                                        : 27
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 5-bit register                                        : 2
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vfx70t.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.
WARNING:Xst:2677 - Node <Which_MB_Reg_3> of sequential type is unconnected in block <JTAG_CONTROL>.
WARNING:Xst:2677 - Node <Which_MB_Reg_4> of sequential type is unconnected in block <JTAG_CONTROL>.
WARNING:Xst:2677 - Node <Which_MB_Reg_5> of sequential type is unconnected in block <JTAG_CONTROL>.
WARNING:Xst:2677 - Node <Which_MB_Reg_6> of sequential type is unconnected in block <JTAG_CONTROL>.
WARNING:Xst:2677 - Node <Which_MB_Reg_7> of sequential type is unconnected in block <JTAG_CONTROL>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 122
 Flip-Flops                                            : 122
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <Config_Reg_31> has a constant value of 0 in block <MDM_Core>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mdm_0_wrapper> ...

Optimizing unit <pselect> ...

Optimizing unit <SRL_FIFO> ...

Optimizing unit <JTAG_CONTROL> ...

Optimizing unit <MDM_Core> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

Processing Unit <mdm_0/MDM_Core_I1> :
	Found 4-bit shift register for signal <Config_Reg_26>.
	Found 15-bit shift register for signal <Config_Reg_10>.
	Found 6-bit shift register for signal <Config_Reg_3>.
Unit <mdm_0/MDM_Core_I1> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 101
 Flip-Flops                                            : 101
# Shift Registers                                      : 3
 15-bit shift register                                 : 1
 4-bit shift register                                  : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/mdm_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 728

Cell Usage :
# BELS                             : 134
#      GND                         : 2
#      INV                         : 5
#      LUT2                        : 13
#      LUT3                        : 20
#      LUT4                        : 22
#      LUT5                        : 12
#      LUT6                        : 35
#      MUXCY                       : 6
#      MUXCY_L                     : 6
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 122
#      FD                          : 2
#      FDC                         : 3
#      FDC_1                       : 5
#      FDCE                        : 25
#      FDE                         : 37
#      FDE_1                       : 8
#      FDP                         : 5
#      FDR                         : 12
#      FDRE                        : 20
#      FDRE_1                      : 1
#      FDRSE                       : 1
#      FDS                         : 2
#      LDC                         : 1
# Shift Registers                  : 23
#      SRL16E                      : 20
#      SRLC16E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# Others                           : 1
#      BSCAN_VIRTEX5               : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx70tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             122  out of  44800     0%  
 Number of Slice LUTs:                  130  out of  44800     0%  
    Number used as Logic:               107  out of  44800     0%  
    Number used as Memory:               23  out of  13120     0%  
       Number used as SRL:               23

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    209
   Number with an unused Flip Flop:      87  out of    209    41%  
   Number with an unused LUT:            79  out of    209    37%  
   Number of fully used LUT-FF pairs:    43  out of    209    20%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                         728
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                  | Load  |
-----------------------------------+------------------------------------------------------------------------+-------+
mdm_0/update                       | NONE(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i)| 27    |
SPLB_Clk                           | NONE(mdm_0/MDM_Core_I1/abus_1)                                         | 51    |
mdm_0/drck_i                       | BUFG                                                                   | 67    |
-----------------------------------+------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                     | Buffer(FF name)                                                                           | Load  |
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+
mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                              | NONE(mdm_0/MDM_Core_I1/Config_Reg_Acst_inv_shift2)                                        | 23    |
mdm_0/MDM_Core_I1/SEL_inv(mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                      | NONE(mdm_0/MDM_Core_I1/PORT_Selector_1_3)                                                 | 12    |
mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n1_INV_0:O)| NONE(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                           | 1     |
mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n1:O)                | NONE(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                             | 1     |
mdm_0/MDM_Core_I1/reset_RX_FIFO(mdm_0/MDM_Core_I1/reset_RX_FIFO:Q)                                                                 | NONE(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)| 1     |
mdm_0/MDM_Core_I1/reset_TX_FIFO(mdm_0/MDM_Core_I1/reset_TX_FIFO:Q)                                                                 | NONE(mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)| 1     |
-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.446ns (Maximum Frequency: 183.621MHz)
   Minimum input arrival time before clock: 2.909ns
   Maximum output required time after clock: 3.739ns
   Maximum combinational path delay: 1.614ns

=========================================================================
Timing constraint: NET mdm_0/update PERIOD = 200 nS HIGH 100 nS
  Clock period: 4.522ns (frequency: 221.141MHz)
  Total number of paths / destination ports: 129 / 32
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  195.478ns
  Source:               mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_3 (FF)
  Destination:          mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i (FF)
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Source Clock:         mdm_0/update falling at 100.000ns
  Destination Clock:    mdm_0/update rising at 200.000ns

  Data Path: mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_3 (FF) to mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           13   0.467   1.135  PLB_Interconnect.JTAG_CONTROL_I/command_3 (PLB_Interconnect.JTAG_CONTROL_I/command_3)
     LUT6:I0->O            4   0.094   0.352  PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i_and00001 (PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i_and0000)
     FDE:CE                    0.213          PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i
    ----------------------------------------
    Total                      2.261ns (0.774ns logic, 1.487ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
WARNING:Xst:616 - Invalid property "buffer_type none": Did not attach to mdm_0/MDM_Core_I1.


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 14.90 secs
 
--> 


Total memory usage is 699748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   76 (   0 filtered)
Number of infos    :    1 (   0 filtered)

