WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500147 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000147 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250153 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250153 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8391753 heartbeat IPC: 2.948 cumulative IPC: 2.335 (Simulation time: 00 hr 00 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 12687885 heartbeat IPC: 2.328 cumulative IPC: 2.33 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 17027568 heartbeat IPC: 2.304 cumulative IPC: 2.32 (Simulation time: 00 hr 01 min 51 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 21292673 heartbeat IPC: 2.345 cumulative IPC: 2.327 (Simulation time: 00 hr 02 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 25581660 heartbeat IPC: 2.332 cumulative IPC: 2.328 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 29919188 heartbeat IPC: 2.305 cumulative IPC: 2.324 (Simulation time: 00 hr 03 min 08 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 34198547 heartbeat IPC: 2.337 cumulative IPC: 2.326 (Simulation time: 00 hr 03 min 34 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 38469799 heartbeat IPC: 2.341 cumulative IPC: 2.328 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 42812455 heartbeat IPC: 2.303 cumulative IPC: 2.325 (Simulation time: 00 hr 04 min 25 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 47097919 heartbeat IPC: 2.333 cumulative IPC: 2.326 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 42985423 cumulative IPC: 2.326 (Simulation time: 00 hr 05 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 42985423 cumulative IPC: 2.326 (Simulation time: 00 hr 05 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_33.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.326 instructions: 100000000 cycles: 42985423
CPU 0 Branch Prediction Accuracy: 77.7% MPKI: 12.42 Average ROB Occupancy at Mispredict: 28.97
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 6.86
BRANCH_CONDITIONAL: 4.25
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 1.31
BRANCH_RETURN: 0.00012

L1D TOTAL        ACCESS:   22341147 HIT:   22274808 MISS:      66339
L1D LOAD         ACCESS:   14305080 HIT:   14269941 MISS:      35139
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    8036048 HIT:    8004862 MISS:      31186
L1D TRANSLATION  ACCESS:         19 HIT:          5 MISS:         14
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.167 cycles
L1I TOTAL        ACCESS:    2588723 HIT:    2098280 MISS:     490443
L1I LOAD         ACCESS:    2588723 HIT:    2098280 MISS:     490443
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 5.42 cycles
L2C TOTAL        ACCESS:     372138 HIT:     369900 MISS:       2238
L2C LOAD         ACCESS:     330289 HIT:     329068 MISS:       1221
L2C RFO          ACCESS:      18872 HIT:      17922 MISS:        950
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      22964 HIT:      22901 MISS:         63
L2C TRANSLATION  ACCESS:         13 HIT:          9 MISS:          4
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 66.13 cycles
LLC TOTAL        ACCESS:       2794 HIT:       2152 MISS:        642
LLC LOAD         ACCESS:       1221 HIT:       1031 MISS:        190
LLC RFO          ACCESS:        950 HIT:        502 MISS:        448
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        619 HIT:        619 MISS:          0
LLC TRANSLATION  ACCESS:          4 HIT:          0 MISS:          4
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 161.8 cycles
cpu0_DTLB TOTAL        ACCESS:   16557516 HIT:   16523275 MISS:      34241
cpu0_DTLB LOAD         ACCESS:   16557516 HIT:   16523275 MISS:      34241
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.299 cycles
cpu0_ITLB TOTAL        ACCESS:    2216664 HIT:    2216106 MISS:        558
cpu0_ITLB LOAD         ACCESS:    2216664 HIT:    2216106 MISS:        558
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.606 cycles
cpu0_STLB TOTAL        ACCESS:      21202 HIT:      21183 MISS:         19
cpu0_STLB LOAD         ACCESS:      21202 HIT:      21183 MISS:         19
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 276.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        365
  ROW_BUFFER_MISS:        277
 AVG DBUS CONGESTED CYCLE: 3.873
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
