ARM GAS  /tmp/ccP4LniU.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_hal_msp.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.HAL_MspInit,"ax",%progbits
  17              		.align	1
  18              		.global	HAL_MspInit
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	HAL_MspInit:
  26              	.LFB144:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** 
  27:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccP4LniU.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32h7xx_hal_msp.c **** 
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_hal_msp.c **** 
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_hal_msp.c **** 
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32h7xx_hal_msp.c **** 
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** 
  61:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32h7xx_hal_msp.c ****                     /**
  63:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32h7xx_hal_msp.c ****   */
  65:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 66 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32h7xx_hal_msp.c **** 
  71:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 71 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 71 3 view .LVU2
  42              		.loc 1 71 3 view .LVU3
  43 0004 0A4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
ARM GAS  /tmp/ccP4LniU.s 			page 3


  45 000a 42F00202 		orr	r2, r2, #2
  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 71 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 71 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32h7xx_hal_msp.c **** 
  73:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  55              		.loc 1 75 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 0F21     		movs	r1, #15
  58 0022 6FF00100 		mvn	r0, #1
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  76:Core/Src/stm32h7xx_hal_msp.c **** 
  77:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32h7xx_hal_msp.c **** }
  61              		.loc 1 80 1 is_stmt 0 view .LVU8
  62 002a 03B0     		add	sp, sp, #12
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		@ sp needed
  66 002c 5DF804FB 		ldr	pc, [sp], #4
  67              	.L4:
  68              		.align	2
  69              	.L3:
  70 0030 00440258 		.word	1476543488
  71              		.cfi_endproc
  72              	.LFE144:
  74              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  75              		.align	1
  76              		.global	HAL_TIM_Base_MspInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu fpv5-d16
  82              	HAL_TIM_Base_MspInit:
  83              	.LVL1:
  84              	.LFB145:
  81:Core/Src/stm32h7xx_hal_msp.c **** 
  82:Core/Src/stm32h7xx_hal_msp.c **** /**
  83:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32h7xx_hal_msp.c **** */
  88:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32h7xx_hal_msp.c **** {
  85              		.loc 1 89 1 is_stmt 1 view -0
ARM GAS  /tmp/ccP4LniU.s 			page 4


  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 8
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
  90:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  90              		.loc 1 90 3 view .LVU10
  91              		.loc 1 90 15 is_stmt 0 view .LVU11
  92 0000 0368     		ldr	r3, [r0]
  93              		.loc 1 90 5 view .LVU12
  94 0002 B3F1804F 		cmp	r3, #1073741824
  95 0006 00D0     		beq	.L11
  96 0008 7047     		bx	lr
  97              	.L11:
  89:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
  98              		.loc 1 89 1 view .LVU13
  99 000a 82B0     		sub	sp, sp, #8
 100              	.LCFI3:
 101              		.cfi_def_cfa_offset 8
  91:Core/Src/stm32h7xx_hal_msp.c ****   {
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  93:Core/Src/stm32h7xx_hal_msp.c **** 
  94:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  95:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 102              		.loc 1 96 5 is_stmt 1 view .LVU14
 103              	.LBB3:
 104              		.loc 1 96 5 view .LVU15
 105              		.loc 1 96 5 view .LVU16
 106 000c 074B     		ldr	r3, .L12
 107 000e D3F8E820 		ldr	r2, [r3, #232]
 108 0012 42F00102 		orr	r2, r2, #1
 109 0016 C3F8E820 		str	r2, [r3, #232]
 110              		.loc 1 96 5 view .LVU17
 111 001a D3F8E830 		ldr	r3, [r3, #232]
 112 001e 03F00103 		and	r3, r3, #1
 113 0022 0193     		str	r3, [sp, #4]
 114              		.loc 1 96 5 view .LVU18
 115 0024 019B     		ldr	r3, [sp, #4]
 116              	.LBE3:
 117              		.loc 1 96 5 view .LVU19
  97:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  98:Core/Src/stm32h7xx_hal_msp.c **** 
  99:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 100:Core/Src/stm32h7xx_hal_msp.c ****   }
 101:Core/Src/stm32h7xx_hal_msp.c **** 
 102:Core/Src/stm32h7xx_hal_msp.c **** }
 118              		.loc 1 102 1 is_stmt 0 view .LVU20
 119 0026 02B0     		add	sp, sp, #8
 120              	.LCFI4:
 121              		.cfi_def_cfa_offset 0
 122              		@ sp needed
 123 0028 7047     		bx	lr
 124              	.L13:
 125 002a 00BF     		.align	2
 126              	.L12:
 127 002c 00440258 		.word	1476543488
 128              		.cfi_endproc
ARM GAS  /tmp/ccP4LniU.s 			page 5


 129              	.LFE145:
 131              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 132              		.align	1
 133              		.global	HAL_TIM_MspPostInit
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 137              		.fpu fpv5-d16
 139              	HAL_TIM_MspPostInit:
 140              	.LVL2:
 141              	.LFB146:
 103:Core/Src/stm32h7xx_hal_msp.c **** 
 104:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 105:Core/Src/stm32h7xx_hal_msp.c **** {
 142              		.loc 1 105 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 24
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		.loc 1 105 1 is_stmt 0 view .LVU22
 147 0000 00B5     		push	{lr}
 148              	.LCFI5:
 149              		.cfi_def_cfa_offset 4
 150              		.cfi_offset 14, -4
 151 0002 87B0     		sub	sp, sp, #28
 152              	.LCFI6:
 153              		.cfi_def_cfa_offset 32
 106:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 154              		.loc 1 106 3 is_stmt 1 view .LVU23
 155              		.loc 1 106 20 is_stmt 0 view .LVU24
 156 0004 0023     		movs	r3, #0
 157 0006 0193     		str	r3, [sp, #4]
 158 0008 0293     		str	r3, [sp, #8]
 159 000a 0393     		str	r3, [sp, #12]
 160 000c 0493     		str	r3, [sp, #16]
 161 000e 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32h7xx_hal_msp.c ****   if(htim->Instance==TIM2)
 162              		.loc 1 107 3 is_stmt 1 view .LVU25
 163              		.loc 1 107 10 is_stmt 0 view .LVU26
 164 0010 0368     		ldr	r3, [r0]
 165              		.loc 1 107 5 view .LVU27
 166 0012 B3F1804F 		cmp	r3, #1073741824
 167 0016 02D0     		beq	.L17
 168              	.LVL3:
 169              	.L14:
 108:Core/Src/stm32h7xx_hal_msp.c ****   {
 109:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 110:Core/Src/stm32h7xx_hal_msp.c **** 
 111:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 112:Core/Src/stm32h7xx_hal_msp.c **** 
 113:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 114:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 115:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 116:Core/Src/stm32h7xx_hal_msp.c ****     */
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 118:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 119:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccP4LniU.s 			page 6


 121:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 122:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 123:Core/Src/stm32h7xx_hal_msp.c **** 
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 125:Core/Src/stm32h7xx_hal_msp.c **** 
 126:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 127:Core/Src/stm32h7xx_hal_msp.c ****   }
 128:Core/Src/stm32h7xx_hal_msp.c **** 
 129:Core/Src/stm32h7xx_hal_msp.c **** }
 170              		.loc 1 129 1 view .LVU28
 171 0018 07B0     		add	sp, sp, #28
 172              	.LCFI7:
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 4
 175              		@ sp needed
 176 001a 5DF804FB 		ldr	pc, [sp], #4
 177              	.LVL4:
 178              	.L17:
 179              	.LCFI8:
 180              		.cfi_restore_state
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 181              		.loc 1 113 5 is_stmt 1 view .LVU29
 182              	.LBB4:
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 183              		.loc 1 113 5 view .LVU30
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 184              		.loc 1 113 5 view .LVU31
 185 001e 0B4B     		ldr	r3, .L18
 186 0020 D3F8E020 		ldr	r2, [r3, #224]
 187 0024 42F00102 		orr	r2, r2, #1
 188 0028 C3F8E020 		str	r2, [r3, #224]
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 189              		.loc 1 113 5 view .LVU32
 190 002c D3F8E030 		ldr	r3, [r3, #224]
 191 0030 03F00103 		and	r3, r3, #1
 192 0034 0093     		str	r3, [sp]
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 193              		.loc 1 113 5 view .LVU33
 194 0036 009B     		ldr	r3, [sp]
 195              	.LBE4:
 113:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 196              		.loc 1 113 5 view .LVU34
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 117 5 view .LVU35
 117:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198              		.loc 1 117 25 is_stmt 0 view .LVU36
 199 0038 0123     		movs	r3, #1
 200 003a 0193     		str	r3, [sp, #4]
 118:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 118 5 is_stmt 1 view .LVU37
 118:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 118 26 is_stmt 0 view .LVU38
 203 003c 0222     		movs	r2, #2
 204 003e 0292     		str	r2, [sp, #8]
 119:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 205              		.loc 1 119 5 is_stmt 1 view .LVU39
 120:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
ARM GAS  /tmp/ccP4LniU.s 			page 7


 206              		.loc 1 120 5 view .LVU40
 121:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207              		.loc 1 121 5 view .LVU41
 121:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208              		.loc 1 121 31 is_stmt 0 view .LVU42
 209 0040 0593     		str	r3, [sp, #20]
 122:Core/Src/stm32h7xx_hal_msp.c **** 
 210              		.loc 1 122 5 is_stmt 1 view .LVU43
 211 0042 01A9     		add	r1, sp, #4
 212 0044 0248     		ldr	r0, .L18+4
 213              	.LVL5:
 122:Core/Src/stm32h7xx_hal_msp.c **** 
 214              		.loc 1 122 5 is_stmt 0 view .LVU44
 215 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL6:
 217              		.loc 1 129 1 view .LVU45
 218 004a E5E7     		b	.L14
 219              	.L19:
 220              		.align	2
 221              	.L18:
 222 004c 00440258 		.word	1476543488
 223 0050 00000258 		.word	1476526080
 224              		.cfi_endproc
 225              	.LFE146:
 227              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 228              		.align	1
 229              		.global	HAL_TIM_Base_MspDeInit
 230              		.syntax unified
 231              		.thumb
 232              		.thumb_func
 233              		.fpu fpv5-d16
 235              	HAL_TIM_Base_MspDeInit:
 236              	.LVL7:
 237              	.LFB147:
 130:Core/Src/stm32h7xx_hal_msp.c **** /**
 131:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 132:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 133:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 134:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 135:Core/Src/stm32h7xx_hal_msp.c **** */
 136:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 137:Core/Src/stm32h7xx_hal_msp.c **** {
 238              		.loc 1 137 1 is_stmt 1 view -0
 239              		.cfi_startproc
 240              		@ args = 0, pretend = 0, frame = 0
 241              		@ frame_needed = 0, uses_anonymous_args = 0
 242              		@ link register save eliminated.
 138:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 243              		.loc 1 138 3 view .LVU47
 244              		.loc 1 138 15 is_stmt 0 view .LVU48
 245 0000 0368     		ldr	r3, [r0]
 246              		.loc 1 138 5 view .LVU49
 247 0002 B3F1804F 		cmp	r3, #1073741824
 248 0006 00D0     		beq	.L22
 249              	.L20:
 139:Core/Src/stm32h7xx_hal_msp.c ****   {
 140:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
ARM GAS  /tmp/ccP4LniU.s 			page 8


 141:Core/Src/stm32h7xx_hal_msp.c **** 
 142:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 143:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 144:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 145:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 146:Core/Src/stm32h7xx_hal_msp.c **** 
 147:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 148:Core/Src/stm32h7xx_hal_msp.c ****   }
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 150:Core/Src/stm32h7xx_hal_msp.c **** }
 250              		.loc 1 150 1 view .LVU50
 251 0008 7047     		bx	lr
 252              	.L22:
 144:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 253              		.loc 1 144 5 is_stmt 1 view .LVU51
 254 000a 044A     		ldr	r2, .L23
 255 000c D2F8E830 		ldr	r3, [r2, #232]
 256 0010 23F00103 		bic	r3, r3, #1
 257 0014 C2F8E830 		str	r3, [r2, #232]
 258              		.loc 1 150 1 is_stmt 0 view .LVU52
 259 0018 F6E7     		b	.L20
 260              	.L24:
 261 001a 00BF     		.align	2
 262              	.L23:
 263 001c 00440258 		.word	1476543488
 264              		.cfi_endproc
 265              	.LFE147:
 267              		.text
 268              	.Letext0:
 269              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 270              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h733xx.h"
 271              		.file 4 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 272              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 273              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 274              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 275              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/ccP4LniU.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_hal_msp.c
     /tmp/ccP4LniU.s:17     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccP4LniU.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccP4LniU.s:70     .text.HAL_MspInit:0000000000000030 $d
     /tmp/ccP4LniU.s:75     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccP4LniU.s:82     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccP4LniU.s:127    .text.HAL_TIM_Base_MspInit:000000000000002c $d
     /tmp/ccP4LniU.s:132    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccP4LniU.s:139    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccP4LniU.s:222    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/ccP4LniU.s:228    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccP4LniU.s:235    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccP4LniU.s:263    .text.HAL_TIM_Base_MspDeInit:000000000000001c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
