//----------------------------------
//Module: D Flip Flop
//Designed by: Grant Maiden, Dang Le
//Purpose: DFF for 371 labs
//----------------------------------


module DFF (
d, //d input
q, //q output
clk); //clock

	input logic d, f, clk;
	
	always_ff @(posedge clk)
		if (reset)
			d <= 0;
		else
			q <= d;
	end
	
endmodule

module DFF_testbench();

	logic d, f, clk; 

	DFF dflipflop(d, f, clk);

// Set up the clock.
	parameter CLOCK_PERIOD=100;
	initial begin
		clk <= 0;
		forever #(CLOCK_PERIOD/2) clk <= ~clk;	
	end
	
	// Set up the inputs to the design. Each line is a clock cycle.
	initial begin
									@(posedge clk);
		reset <= 1; 			@(posedge clk);
		reset <= 0; 			@(posedge clk);
									@(posedge clk);
									@(posedge clk);
		q <= 1;					@(posedge clk);
		
		$stop; // End the simulation.
	end

endmodule
