ECE 174 5 stage pipelined MIPS processor.

•	Arithmetic/ logic: and, or, nor, add, sub, slt, addi, div, mult
•	Data movement: lw, sw, mfhi, mflo
•	Flow control: beq, j

Provided instruction memories perform all instructions shown above. Second one might have an error in branch address calculation.
Swap out the files in the top modules' local param to run different programs, as well as corresponding data memory files.
