`timescale 1ns/100ps

`include "defines.svh"
`include "ram_interface.sv"
`include "single_port_ram.sv"
`include "ram_package.sv"

module top( );
  //Importing the ram package
    import ram_pkg ::*; 
  //Declaring variables for clock and reset
    bit clk;
    bit reset;

  //Generating the clock
  initial
    begin
     forever #10 clk=~clk;
    end
  //Asserting and de-asserting the reset
  initial
    begin
      @(posedge clk);
      reset=0;
      repeat(1)@(posedge clk);
      reset=1;
      repeat(1)@(posedge clk);
      reset=0;
      repeat(1)@(posedge clk);
      reset=1;
    end
 
  //Instantiating the interface
    ram_if intrf(clk,reset);
  //Instantiating the DUV
    RAM DUV(.data_in(intrf.data_in),
            .write_enb(intrf.write_enb),
            .read_enb(intrf.read_enb),
            .data_out(intrf.data_out),
            .address(intrf.address),
            .clk(clk),
            .reset(reset)
           );
  //Instantiating the Test 
    ram_test tb= new(intrf.DRV,intrf.MON,intrf.REF_SB);
    test1 tb1= new(intrf.DRV,intrf.MON,intrf.REF_SB);
    test2 tb2= new(intrf.DRV,intrf.MON,intrf.REF_SB);
    test3 tb3= new(intrf.DRV,intrf.MON,intrf.REF_SB);
    test4 tb4= new(intrf.DRV,intrf.MON,intrf.REF_SB);
    test_regression tb_regression= new(intrf.DRV,intrf.MON,intrf.REF_SB);

//Calling the test's run task which starts the execution of the testbench architecture 
  initial
   begin
    tb_regression.run();
    tb.run();
    tb1.run();
    tb2.run();
    tb3.run();
    tb4.run();
    $finish();
   end
endmodule


