Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/39-openroad-repairantennas/1-diodeinsertion/shifter.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shifter
Die area:                 ( 0 0 ) ( 279495 290215 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2217
Number of terminals:      260
Number of snets:          2
Number of nets:           1036

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 46.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 37137.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 8091.
[INFO DRT-0033] via shape region query size = 990.
[INFO DRT-0033] met2 shape region query size = 850.
[INFO DRT-0033] via2 shape region query size = 792.
[INFO DRT-0033] met3 shape region query size = 596.
[INFO DRT-0033] via3 shape region query size = 792.
[INFO DRT-0033] met4 shape region query size = 214.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 92 pins.
[INFO DRT-0081]   Complete 40 unique inst patterns.
[INFO DRT-0084]   Complete 633 groups.
#scanned instances     = 2217
#unique  instances     = 46
#stdCellGenAp          = 970
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 598
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2516
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 125.64 (MB), peak = 125.64 (MB)

Number of guides:     6773

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 40 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 42 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 2035.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1769.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1048.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 145.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 57.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 3140 vertical wires in 1 frboxes and 1914 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 185 vertical wires in 1 frboxes and 388 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 140.23 (MB), peak = 140.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 140.23 (MB), peak = 140.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 193.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 178.77 (MB).
    Completing 30% with 89 violations.
    elapsed time = 00:00:01, memory = 205.26 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:01, memory = 209.13 (MB).
    Completing 50% with 89 violations.
    elapsed time = 00:00:03, memory = 213.51 (MB).
    Completing 60% with 109 violations.
    elapsed time = 00:00:03, memory = 244.49 (MB).
    Completing 70% with 109 violations.
    elapsed time = 00:00:04, memory = 242.96 (MB).
    Completing 80% with 201 violations.
    elapsed time = 00:00:04, memory = 259.60 (MB).
    Completing 90% with 201 violations.
    elapsed time = 00:00:04, memory = 260.63 (MB).
    Completing 100% with 218 violations.
    elapsed time = 00:00:05, memory = 261.92 (MB).
[INFO DRT-0199]   Number of violations = 398.
Viol/Layer         li1   met1    via   met2   met3   met4
Metal Spacing        2     56      0     23      1      0
Recheck              0    119      0     46     14      1
Short                0    119      1     16      0      0
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:05, memory = 610.46 (MB), peak = 610.46 (MB)
Total wire length = 36679 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11037 um.
Total wire length on LAYER met2 = 22369 um.
Total wire length on LAYER met3 = 781 um.
Total wire length on LAYER met4 = 2490 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4925.
Up-via summary (total 4925):.

-----------------------
 FR_MASTERSLICE       0
            li1    2281
           met1    2422
           met2     148
           met3      74
           met4       0
-----------------------
                   4925


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 398 violations.
    elapsed time = 00:00:00, memory = 620.19 (MB).
    Completing 20% with 398 violations.
    elapsed time = 00:00:00, memory = 629.15 (MB).
    Completing 30% with 320 violations.
    elapsed time = 00:00:00, memory = 637.01 (MB).
    Completing 40% with 320 violations.
    elapsed time = 00:00:00, memory = 637.01 (MB).
    Completing 50% with 320 violations.
    elapsed time = 00:00:01, memory = 637.01 (MB).
    Completing 60% with 267 violations.
    elapsed time = 00:00:01, memory = 637.01 (MB).
    Completing 70% with 267 violations.
    elapsed time = 00:00:01, memory = 638.55 (MB).
    Completing 80% with 127 violations.
    elapsed time = 00:00:02, memory = 647.96 (MB).
    Completing 90% with 127 violations.
    elapsed time = 00:00:02, memory = 651.57 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:02, memory = 655.18 (MB).
[INFO DRT-0199]   Number of violations = 62.
Viol/Layer        met1   met2
Metal Spacing        8      4
Short               40     10
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:02, memory = 658.37 (MB), peak = 658.37 (MB)
Total wire length = 36462 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10997 um.
Total wire length on LAYER met2 = 22233 um.
Total wire length on LAYER met3 = 694 um.
Total wire length on LAYER met4 = 2536 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4925.
Up-via summary (total 4925):.

-----------------------
 FR_MASTERSLICE       0
            li1    2279
           met1    2440
           met2     130
           met3      76
           met4       0
-----------------------
                   4925


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 62 violations.
    elapsed time = 00:00:00, memory = 658.37 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 658.37 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:00, memory = 658.63 (MB).
    Completing 40% with 53 violations.
    elapsed time = 00:00:00, memory = 660.18 (MB).
    Completing 50% with 53 violations.
    elapsed time = 00:00:00, memory = 661.21 (MB).
    Completing 60% with 55 violations.
    elapsed time = 00:00:01, memory = 666.85 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:01, memory = 666.85 (MB).
    Completing 80% with 55 violations.
    elapsed time = 00:00:01, memory = 671.16 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:01, memory = 671.16 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:02, memory = 671.52 (MB).
[INFO DRT-0199]   Number of violations = 49.
Viol/Layer        met1   met2
Metal Spacing        5      7
Short               27     10
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:02, memory = 671.52 (MB), peak = 689.00 (MB)
Total wire length = 36388 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10922 um.
Total wire length on LAYER met2 = 22228 um.
Total wire length on LAYER met3 = 716 um.
Total wire length on LAYER met4 = 2521 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4915.
Up-via summary (total 4915):.

-----------------------
 FR_MASTERSLICE       0
            li1    2279
           met1    2432
           met2     130
           met3      74
           met4       0
-----------------------
                   4915


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 49 violations.
    elapsed time = 00:00:00, memory = 671.52 (MB).
    Completing 20% with 49 violations.
    elapsed time = 00:00:00, memory = 672.55 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 674.87 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 674.87 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 679.96 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:00, memory = 679.96 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:01, memory = 691.16 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:01, memory = 691.16 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:01, memory = 691.16 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:01, memory = 691.16 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1   met2
Metal Spacing        1      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 691.16 (MB), peak = 691.16 (MB)
Total wire length = 36384 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10900 um.
Total wire length on LAYER met2 = 22205 um.
Total wire length on LAYER met3 = 717 um.
Total wire length on LAYER met4 = 2560 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4955.
Up-via summary (total 4955):.

-----------------------
 FR_MASTERSLICE       0
            li1    2279
           met1    2460
           met2     136
           met3      80
           met4       0
-----------------------
                   4955


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 691.16 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 693.74 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 693.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 693.74 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 693.74 (MB), peak = 693.74 (MB)
Total wire length = 36384 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10914 um.
Total wire length on LAYER met2 = 22208 um.
Total wire length on LAYER met3 = 715 um.
Total wire length on LAYER met4 = 2545 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4953.
Up-via summary (total 4953):.

-----------------------
 FR_MASTERSLICE       0
            li1    2279
           met1    2462
           met2     134
           met3      78
           met4       0
-----------------------
                   4953


[INFO DRT-0198] Complete detail routing.
Total wire length = 36384 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10914 um.
Total wire length on LAYER met2 = 22208 um.
Total wire length on LAYER met3 = 715 um.
Total wire length on LAYER met4 = 2545 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 4953.
Up-via summary (total 4953):.

-----------------------
 FR_MASTERSLICE       0
            li1    2279
           met1    2462
           met2     134
           met3      78
           met4       0
-----------------------
                   4953


[INFO DRT-0267] cpu time = 00:01:11, elapsed time = 00:00:12, memory = 693.74 (MB), peak = 693.74 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/41-openroad-detailedrouting/shifter.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/41-openroad-detailedrouting/shifter.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/41-openroad-detailedrouting/shifter.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/41-openroad-detailedrouting/shifter.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/shifter/runs/RUN_2024-06-17_07-29-35/41-openroad-detailedrouting/shifter.sdc'…
