<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 4119, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1315, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   833, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   873, user inline pragmas are applied</column>
            <column name="">(4) simplification,   863, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   815, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   815, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   815, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   815, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   873, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   873, loop and instruction simplification</column>
            <column name="">(2) parallelization,   843, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   815, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   815, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   863, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   891, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="fmm_reduce_kernel" col1="fmm_hls_greedy_potential.cpp:279" col2="4119" col3="863" col4="873" col5="815" col6="891">
                    <row id="7" col0="load_matrix_from_dram_safe" col1="fmm_hls_greedy_potential.cpp:42" col2="142" col3="49" col4="47" col5="45" col6=""/>
                    <row id="9" col0="greedy_potential_reduce_with_debug" col1="fmm_hls_greedy_potential.cpp:241" col2="3886" col3="745" col4="757" col5="703" col6="">
                        <row id="5" col0="num_additions" col1="fmm_hls_greedy_potential.cpp:99" col2="154" col2_disp=" 154 (2 calls)" col3="" col4="" col5="" col6="">
                            <row id="1" col0="column_weight" col1="fmm_hls_greedy_potential.cpp:88" col2="106" col2_disp=" 106 (2 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="11" col0="find_best_move" col1="fmm_hls_greedy_potential.cpp:219" col2="3237" col3="" col4="" col5="" col6="">
                            <row id="2" col0="compute_pp_nn" col1="fmm_hls_greedy_potential.cpp:111" col2="241" col3="" col4="" col5="" col6=""/>
                            <row id="10" col0="compute_greedy_potential_score" col1="fmm_hls_greedy_potential.cpp:203" col2="2930" col2_disp="2,930 (2 calls)" col3="" col4="" col5="" col6="">
                                <row id="2" col0="compute_pp_nn" col1="fmm_hls_greedy_potential.cpp:111" col2="482" col2_disp=" 482 (2 calls)" col3="" col4="" col5="" col6=""/>
                                <row id="8" col0="reduction_move" col1="fmm_hls_greedy_potential.cpp:127" col2="780" col2_disp=" 780 (2 calls)" col3="" col4="" col5="" col6=""/>
                                <row id="6" col0="total_potential" col1="fmm_hls_greedy_potential.cpp:187" col2="594" col2_disp=" 594 (2 calls)" col3="" col4="" col5="" col6="">
                                    <row id="2" col0="compute_pp_nn" col1="fmm_hls_greedy_potential.cpp:111" col2="482" col2_disp=" 482 (2 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                                <row id="4" col0="reduction_move_undo" col1="fmm_hls_greedy_potential.cpp:150" col2="1002" col2_disp="1,002 (2 calls)" col3="" col4="" col5="" col6=""/>
                            </row>
                        </row>
                        <row id="8" col0="reduction_move" col1="fmm_hls_greedy_potential.cpp:127" col2="390" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="3" col0="store_matrix_to_dram_safe" col1="fmm_hls_greedy_potential.cpp:71" col2="48" col3="34" col4="32" col5="30" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

