<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Experience / Service</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Reza Nazar Shahsavani</div>
<div class="menu-item"><a href="index.html">Home</a></div>
<div class="menu-item"><a href="projects.html">Projects</a></div>
<div class="menu-item"><a href="experience.html" class="current">Exp</a></div>
<div class="menu-item"><a href="./resume.pdf" target="blank">Resume</a></div>
<div class="menu-category">External Links</div>
<div class="menu-item"><a href="https://ir.linkedin.com/in/rezanazarshahsavani">LinkedIn</a></div>
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Experience / Service</h1>
</div>
<h2>Experience</h2>
<ul>
<li><p><b>Incoming Software Engineer Intern</b> (May &#8201;&mdash;&#8201; Aug. 2020)<br />
<b><a href="https://www.microsoft.com/en-us/" target=&ldquo;blank&rdquo;>Microsoft</a>, Redmond, WA, USA</b></p>
</li>
</ul>
<ul>
<li><p><b>Software Engineer Intern</b> (Jun. &#8201;&mdash;&#8201; Aug. 2016) <br />
<b><a href="https://www.cadence.com/en_US/home.html" target=&ldquo;blank&rdquo;>Cadence Design System</a>, San Jose, CA, USA</b><br />
<b>preCTS Optimization, Cadence Innovus Team</b></p>
<ul>
<li><p>Conducted research on various pre clock tree synthesis (preCTS) optimization algorithms.</p>
</li>
<li><p>Developed an efficient algorithm to improve the worst negative slack (WNS) and total negative slack (TNS) during pre clock tree synthesis step using TCL.</p>
</li>
</ul>

</li>
</ul>
<ul>
<li><p><b>Research Assistant</b><br />
<b><a href="http://sportlab.usc.edu" target=&ldquo;blank&rdquo;>SPORT lab</a></b> at University of Southern California (Aug. 2015 &#8201;&mdash;&#8201; Present)</p>
<ul>
<li><p>qPlace: Implemented an efficient Placement tool for VLSI circuits using C++.
Extended this tool to handle placement of single 
flux quantum (SFQ) logic circuits considering constraints such as routability, timing, and area.</p>
</li>
<li><p>qCTS: Implemented a clock tree synthesis tool for superconducting circuits aimed at minimizing the clock skew considering placement blockages and timing uncertainties using a linear programming algorithm.</p>
</li>
<li><p>qMC: Implemented a margin calculation tool for single flux quantum (SFQ) logic cells using Python.
Developed novel algorithms to model the parametric yield of SFQ logic cells.</p>
</li>
</ul>

</li>
</ul>
<h2>Professional Service</h2>
<ul>
<li><p>Reviewer, <a href="http://www.dac.com/" target=&ldquo;blank&rdquo;>Design Automation Conference (DAC)</a>, 2020</p>
</li>
<li><p>Reviewer, <a href="https://www.computer.org/csdl/journal/tc" target=&ldquo;blank&rdquo;>IEEE Transactions on Computers</a>, 2019&#8201;&mdash;&#8201;2020</p>
</li>
<li><p>Reviewer, <a href="https://ieee-ceda.org/publication/ieee-transactions-computer-aided-design-integrated-circuits-systems-tcad" target=&ldquo;blank&rdquo;>IEEE Transactions on Computer Aided Design of Integrated Circuits &amp; Systems (TCAD)</a>, 2020</p>
</li>
<li><p>Reviewer, <a href="https://dl.acm.org/journal/todaes" target=&ldquo;blank&rdquo;>ACM Transactions on Design Automation of Electronic Systems (TODAES)</a>, 2019</p>
</li>
<li><p>Reviewer, <a href="https://www.journals.elsevier.com/integration" target=&ldquo;blank&rdquo;>Elsevier Integration, the VLSI Journal</a>, 2019&#8201;&mdash;&#8201;2020</p>
</li>
</ul>
<div id="footer">
<div id="footer-text">
Page generated 2021-08-15 09:12:45 PDT, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
