# Automatic-_washing_machine
This project proposes to demonstrate the capabilities and scope of Verilog HDL by implementing the control system of an automatic washing machine. The above mentioned objective is achieved by implementing the Control System of an automatic washing using the Finite State Machine model. The washing machine control system generates all the control signals required for the operation of washing machine and is designed using Verilog HDL.

////////FSM//////////////////////////////////////////////////////////////////////////////

![state_diagram_syn](https://github.com/user-attachments/assets/3d0394a4-37d8-4b8a-9c3b-4a4514593db1)

/////////////////////////condition///////////////////////////////////////////////////////

<img width="1308" height="459" alt="image" src="https://github.com/user-attachments/assets/ffef523a-2467-4136-ae34-b04ce280f523" />


/////////////////////synthesis/////////////////////////////////////////////////////////////

![synthesis_final](https://github.com/user-attachments/assets/6a75d172-71d7-4a00-abb1-53a732e13157)
