library ieee;
use ieee.std_logic_1164.all;

entity Q2 is
port(

);
end;

architecture one of Q2 is
begin

end;