
GPIO4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002fc  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004a4  080004ac  000104ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004a4  080004a4  000104ac  2**0
                  CONTENTS
  4 .ARM          00000000  080004a4  080004a4  000104ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004a4  080004ac  000104ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004a4  080004a4  000104a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004a8  080004a8  000104a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000104ac  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  000104ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000d6f  00000000  00000000  000104d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000003b2  00000000  00000000  00011245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e0  00000000  00000000  000115f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000098  00000000  00000000  000116d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018276  00000000  00000000  00011770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001459  00000000  00000000  000299e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bc9e  00000000  00000000  0002ae3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b6add  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001e4  00000000  00000000  000b6b30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	0800048c 	.word	0x0800048c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	0800048c 	.word	0x0800048c

080001e8 <led_init>:
 *      Author: sunbeam
 */
#include"led.h"

void led_init(uint8_t pin)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
	//	12 - 24 & 25	//	pin * 2 & pin * 2 + 1
	//	13 - 26 & 27
	//1. Clock Enable
	RCC->AHB1ENR |= BV(GPIOD_CLK_EN);
 80001f2:	4b29      	ldr	r3, [pc, #164]	; (8000298 <led_init+0xb0>)
 80001f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f6:	4a28      	ldr	r2, [pc, #160]	; (8000298 <led_init+0xb0>)
 80001f8:	f043 0308 	orr.w	r3, r3, #8
 80001fc:	6313      	str	r3, [r2, #48]	; 0x30
	//2. Mode - output
	LED_GPIO->MODER |= BV(pin * 2);
 80001fe:	4b27      	ldr	r3, [pc, #156]	; (800029c <led_init+0xb4>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	79fa      	ldrb	r2, [r7, #7]
 8000204:	0052      	lsls	r2, r2, #1
 8000206:	2101      	movs	r1, #1
 8000208:	fa01 f202 	lsl.w	r2, r1, r2
 800020c:	4611      	mov	r1, r2
 800020e:	4a23      	ldr	r2, [pc, #140]	; (800029c <led_init+0xb4>)
 8000210:	430b      	orrs	r3, r1
 8000212:	6013      	str	r3, [r2, #0]
	LED_GPIO->MODER &= ~BV(pin * 2 + 1);
 8000214:	4b21      	ldr	r3, [pc, #132]	; (800029c <led_init+0xb4>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	79fa      	ldrb	r2, [r7, #7]
 800021a:	0052      	lsls	r2, r2, #1
 800021c:	3201      	adds	r2, #1
 800021e:	2101      	movs	r1, #1
 8000220:	fa01 f202 	lsl.w	r2, r1, r2
 8000224:	43d2      	mvns	r2, r2
 8000226:	4611      	mov	r1, r2
 8000228:	4a1c      	ldr	r2, [pc, #112]	; (800029c <led_init+0xb4>)
 800022a:	400b      	ands	r3, r1
 800022c:	6013      	str	r3, [r2, #0]
	//3. Output Type - push pull
	LED_GPIO->OTYPER &= ~BV(pin);
 800022e:	4b1b      	ldr	r3, [pc, #108]	; (800029c <led_init+0xb4>)
 8000230:	685b      	ldr	r3, [r3, #4]
 8000232:	79fa      	ldrb	r2, [r7, #7]
 8000234:	2101      	movs	r1, #1
 8000236:	fa01 f202 	lsl.w	r2, r1, r2
 800023a:	43d2      	mvns	r2, r2
 800023c:	4611      	mov	r1, r2
 800023e:	4a17      	ldr	r2, [pc, #92]	; (800029c <led_init+0xb4>)
 8000240:	400b      	ands	r3, r1
 8000242:	6053      	str	r3, [r2, #4]
	//4. Output Speed - low
	LED_GPIO->OSPEEDR &= ~(BV(pin * 2) | BV(pin * 2 + 1));
 8000244:	4b15      	ldr	r3, [pc, #84]	; (800029c <led_init+0xb4>)
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	79fa      	ldrb	r2, [r7, #7]
 800024a:	0052      	lsls	r2, r2, #1
 800024c:	2101      	movs	r1, #1
 800024e:	4091      	lsls	r1, r2
 8000250:	79fa      	ldrb	r2, [r7, #7]
 8000252:	0052      	lsls	r2, r2, #1
 8000254:	3201      	adds	r2, #1
 8000256:	2001      	movs	r0, #1
 8000258:	fa00 f202 	lsl.w	r2, r0, r2
 800025c:	430a      	orrs	r2, r1
 800025e:	43d2      	mvns	r2, r2
 8000260:	4611      	mov	r1, r2
 8000262:	4a0e      	ldr	r2, [pc, #56]	; (800029c <led_init+0xb4>)
 8000264:	400b      	ands	r3, r1
 8000266:	6093      	str	r3, [r2, #8]
	//5. pull up/down - no
	LED_GPIO->PUPDR &= ~(BV(pin * 2) | BV(pin * 2 + 1));
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <led_init+0xb4>)
 800026a:	68db      	ldr	r3, [r3, #12]
 800026c:	79fa      	ldrb	r2, [r7, #7]
 800026e:	0052      	lsls	r2, r2, #1
 8000270:	2101      	movs	r1, #1
 8000272:	4091      	lsls	r1, r2
 8000274:	79fa      	ldrb	r2, [r7, #7]
 8000276:	0052      	lsls	r2, r2, #1
 8000278:	3201      	adds	r2, #1
 800027a:	2001      	movs	r0, #1
 800027c:	fa00 f202 	lsl.w	r2, r0, r2
 8000280:	430a      	orrs	r2, r1
 8000282:	43d2      	mvns	r2, r2
 8000284:	4611      	mov	r1, r2
 8000286:	4a05      	ldr	r2, [pc, #20]	; (800029c <led_init+0xb4>)
 8000288:	400b      	ands	r3, r1
 800028a:	60d3      	str	r3, [r2, #12]
}
 800028c:	bf00      	nop
 800028e:	370c      	adds	r7, #12
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	40023800 	.word	0x40023800
 800029c:	40020c00 	.word	0x40020c00

080002a0 <led_toggle>:
{
	LED_GPIO->ODR &= ~BV(pin);
}

void led_toggle(uint8_t pin)
{
 80002a0:	b480      	push	{r7}
 80002a2:	b083      	sub	sp, #12
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	4603      	mov	r3, r0
 80002a8:	71fb      	strb	r3, [r7, #7]
	LED_GPIO->ODR ^= BV(pin);
 80002aa:	4b07      	ldr	r3, [pc, #28]	; (80002c8 <led_toggle+0x28>)
 80002ac:	695b      	ldr	r3, [r3, #20]
 80002ae:	79fa      	ldrb	r2, [r7, #7]
 80002b0:	2101      	movs	r1, #1
 80002b2:	fa01 f202 	lsl.w	r2, r1, r2
 80002b6:	4611      	mov	r1, r2
 80002b8:	4a03      	ldr	r2, [pc, #12]	; (80002c8 <led_toggle+0x28>)
 80002ba:	404b      	eors	r3, r1
 80002bc:	6153      	str	r3, [r2, #20]
}
 80002be:	bf00      	nop
 80002c0:	370c      	adds	r7, #12
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40020c00 	.word	0x40020c00

080002cc <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	led_init(LED_RED);
 80002d0:	200e      	movs	r0, #14
 80002d2:	f7ff ff89 	bl	80001e8 <led_init>
	switch_init(SWITCH_PIN);
 80002d6:	2000      	movs	r0, #0
 80002d8:	f000 f80a 	bl	80002f0 <switch_init>

	while(1){
		if(switch_status() == 1)
 80002dc:	f000 f840 	bl	8000360 <switch_status>
 80002e0:	4603      	mov	r3, r0
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	d1fa      	bne.n	80002dc <main+0x10>
			led_toggle(LED_RED);
 80002e6:	200e      	movs	r0, #14
 80002e8:	f7ff ffda 	bl	80002a0 <led_toggle>
		if(switch_status() == 1)
 80002ec:	e7f6      	b.n	80002dc <main+0x10>
	...

080002f0 <switch_init>:
 */

#include"switch.h"

void switch_init(uint8_t pin)
{
 80002f0:	b480      	push	{r7}
 80002f2:	b083      	sub	sp, #12
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	4603      	mov	r3, r0
 80002f8:	71fb      	strb	r3, [r7, #7]
	//1. Enable clock for Switch GPIO
	RCC->AHB1ENR |= BV(SWITCH_CLK_EN);
 80002fa:	4b17      	ldr	r3, [pc, #92]	; (8000358 <switch_init+0x68>)
 80002fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002fe:	4a16      	ldr	r2, [pc, #88]	; (8000358 <switch_init+0x68>)
 8000300:	f043 0301 	orr.w	r3, r3, #1
 8000304:	6313      	str	r3, [r2, #48]	; 0x30
	//2. Mode - input
	SWITCH_GPIO->MODER &= ~(BV(pin * 2) | BV(pin * 2 + 1));
 8000306:	4b15      	ldr	r3, [pc, #84]	; (800035c <switch_init+0x6c>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	79fa      	ldrb	r2, [r7, #7]
 800030c:	0052      	lsls	r2, r2, #1
 800030e:	2101      	movs	r1, #1
 8000310:	4091      	lsls	r1, r2
 8000312:	79fa      	ldrb	r2, [r7, #7]
 8000314:	0052      	lsls	r2, r2, #1
 8000316:	3201      	adds	r2, #1
 8000318:	2001      	movs	r0, #1
 800031a:	fa00 f202 	lsl.w	r2, r0, r2
 800031e:	430a      	orrs	r2, r1
 8000320:	43d2      	mvns	r2, r2
 8000322:	4611      	mov	r1, r2
 8000324:	4a0d      	ldr	r2, [pc, #52]	; (800035c <switch_init+0x6c>)
 8000326:	400b      	ands	r3, r1
 8000328:	6013      	str	r3, [r2, #0]
	//3. pull up/down - no
	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2) | BV(pin * 2 + 1));
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <switch_init+0x6c>)
 800032c:	68db      	ldr	r3, [r3, #12]
 800032e:	79fa      	ldrb	r2, [r7, #7]
 8000330:	0052      	lsls	r2, r2, #1
 8000332:	2101      	movs	r1, #1
 8000334:	4091      	lsls	r1, r2
 8000336:	79fa      	ldrb	r2, [r7, #7]
 8000338:	0052      	lsls	r2, r2, #1
 800033a:	3201      	adds	r2, #1
 800033c:	2001      	movs	r0, #1
 800033e:	fa00 f202 	lsl.w	r2, r0, r2
 8000342:	430a      	orrs	r2, r1
 8000344:	43d2      	mvns	r2, r2
 8000346:	4611      	mov	r1, r2
 8000348:	4a04      	ldr	r2, [pc, #16]	; (800035c <switch_init+0x6c>)
 800034a:	400b      	ands	r3, r1
 800034c:	60d3      	str	r3, [r2, #12]
}
 800034e:	bf00      	nop
 8000350:	370c      	adds	r7, #12
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr
 8000358:	40023800 	.word	0x40023800
 800035c:	40020000 	.word	0x40020000

08000360 <switch_status>:

uint8_t switch_status(void)
{
 8000360:	b480      	push	{r7}
 8000362:	af00      	add	r7, sp, #0
	return SWITCH_GPIO->IDR & BV(SWITCH_PIN) ? 1 : 0;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <switch_status+0x20>)
 8000366:	691b      	ldr	r3, [r3, #16]
 8000368:	f003 0301 	and.w	r3, r3, #1
 800036c:	2b00      	cmp	r3, #0
 800036e:	bf14      	ite	ne
 8000370:	2301      	movne	r3, #1
 8000372:	2300      	moveq	r3, #0
 8000374:	b2db      	uxtb	r3, r3
}
 8000376:	4618      	mov	r0, r3
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40020000 	.word	0x40020000

08000384 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000388:	f000 f802 	bl	8000390 <DWT_Init>
}
 800038c:	bf00      	nop
 800038e:	bd80      	pop	{r7, pc}

08000390 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000394:	4b14      	ldr	r3, [pc, #80]	; (80003e8 <DWT_Init+0x58>)
 8000396:	68db      	ldr	r3, [r3, #12]
 8000398:	4a13      	ldr	r2, [pc, #76]	; (80003e8 <DWT_Init+0x58>)
 800039a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800039e:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80003a0:	4b11      	ldr	r3, [pc, #68]	; (80003e8 <DWT_Init+0x58>)
 80003a2:	68db      	ldr	r3, [r3, #12]
 80003a4:	4a10      	ldr	r2, [pc, #64]	; (80003e8 <DWT_Init+0x58>)
 80003a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80003aa:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80003ac:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <DWT_Init+0x5c>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a0e      	ldr	r2, [pc, #56]	; (80003ec <DWT_Init+0x5c>)
 80003b2:	f023 0301 	bic.w	r3, r3, #1
 80003b6:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80003b8:	4b0c      	ldr	r3, [pc, #48]	; (80003ec <DWT_Init+0x5c>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a0b      	ldr	r2, [pc, #44]	; (80003ec <DWT_Init+0x5c>)
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003c4:	4b09      	ldr	r3, [pc, #36]	; (80003ec <DWT_Init+0x5c>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003ca:	bf00      	nop
    __ASM volatile ("NOP");
 80003cc:	bf00      	nop
    __ASM volatile ("NOP");
 80003ce:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80003d0:	4b06      	ldr	r3, [pc, #24]	; (80003ec <DWT_Init+0x5c>)
 80003d2:	685b      	ldr	r3, [r3, #4]
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	bf0c      	ite	eq
 80003d8:	2301      	moveq	r3, #1
 80003da:	2300      	movne	r3, #0
 80003dc:	b2db      	uxtb	r3, r3
}
 80003de:	4618      	mov	r0, r3
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	e000edf0 	.word	0xe000edf0
 80003ec:	e0001000 	.word	0xe0001000

080003f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003f4:	f7ff ffc6 	bl	8000384 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003f8:	480c      	ldr	r0, [pc, #48]	; (800042c <LoopForever+0x6>)
  ldr r1, =_edata
 80003fa:	490d      	ldr	r1, [pc, #52]	; (8000430 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003fc:	4a0d      	ldr	r2, [pc, #52]	; (8000434 <LoopForever+0xe>)
  movs r3, #0
 80003fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000400:	e002      	b.n	8000408 <LoopCopyDataInit>

08000402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000406:	3304      	adds	r3, #4

08000408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800040a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800040c:	d3f9      	bcc.n	8000402 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800040e:	4a0a      	ldr	r2, [pc, #40]	; (8000438 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000410:	4c0a      	ldr	r4, [pc, #40]	; (800043c <LoopForever+0x16>)
  movs r3, #0
 8000412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000414:	e001      	b.n	800041a <LoopFillZerobss>

08000416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000418:	3204      	adds	r2, #4

0800041a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800041a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800041c:	d3fb      	bcc.n	8000416 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800041e:	f000 f811 	bl	8000444 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000422:	f7ff ff53 	bl	80002cc <main>

08000426 <LoopForever>:

LoopForever:
    b LoopForever
 8000426:	e7fe      	b.n	8000426 <LoopForever>
  ldr   r0, =_estack
 8000428:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800042c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000430:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000434:	080004ac 	.word	0x080004ac
  ldr r2, =_sbss
 8000438:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800043c:	2000001c 	.word	0x2000001c

08000440 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC_IRQHandler>
	...

08000444 <__libc_init_array>:
 8000444:	b570      	push	{r4, r5, r6, lr}
 8000446:	4d0d      	ldr	r5, [pc, #52]	; (800047c <__libc_init_array+0x38>)
 8000448:	4c0d      	ldr	r4, [pc, #52]	; (8000480 <__libc_init_array+0x3c>)
 800044a:	1b64      	subs	r4, r4, r5
 800044c:	10a4      	asrs	r4, r4, #2
 800044e:	2600      	movs	r6, #0
 8000450:	42a6      	cmp	r6, r4
 8000452:	d109      	bne.n	8000468 <__libc_init_array+0x24>
 8000454:	4d0b      	ldr	r5, [pc, #44]	; (8000484 <__libc_init_array+0x40>)
 8000456:	4c0c      	ldr	r4, [pc, #48]	; (8000488 <__libc_init_array+0x44>)
 8000458:	f000 f818 	bl	800048c <_init>
 800045c:	1b64      	subs	r4, r4, r5
 800045e:	10a4      	asrs	r4, r4, #2
 8000460:	2600      	movs	r6, #0
 8000462:	42a6      	cmp	r6, r4
 8000464:	d105      	bne.n	8000472 <__libc_init_array+0x2e>
 8000466:	bd70      	pop	{r4, r5, r6, pc}
 8000468:	f855 3b04 	ldr.w	r3, [r5], #4
 800046c:	4798      	blx	r3
 800046e:	3601      	adds	r6, #1
 8000470:	e7ee      	b.n	8000450 <__libc_init_array+0xc>
 8000472:	f855 3b04 	ldr.w	r3, [r5], #4
 8000476:	4798      	blx	r3
 8000478:	3601      	adds	r6, #1
 800047a:	e7f2      	b.n	8000462 <__libc_init_array+0x1e>
 800047c:	080004a4 	.word	0x080004a4
 8000480:	080004a4 	.word	0x080004a4
 8000484:	080004a4 	.word	0x080004a4
 8000488:	080004a8 	.word	0x080004a8

0800048c <_init>:
 800048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048e:	bf00      	nop
 8000490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000492:	bc08      	pop	{r3}
 8000494:	469e      	mov	lr, r3
 8000496:	4770      	bx	lr

08000498 <_fini>:
 8000498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049a:	bf00      	nop
 800049c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800049e:	bc08      	pop	{r3}
 80004a0:	469e      	mov	lr, r3
 80004a2:	4770      	bx	lr
