// Seed: 2479808833
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input tri0 id_3,
    output tri0 id_4,
    input logic id_5,
    output logic id_6,
    input tri0 id_7
);
  assign id_4 = 1;
  always @(*) begin
    id_2 <= 1'b0 && ~((id_1));
    id_6 <= id_5;
  end
  wire id_9, id_10;
  module_0(
      id_10, id_10, id_10
  ); specify
    (id_11 => id_12[1]) = 1;
  endspecify
endmodule
