#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe23cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe23e80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe162d0 .functor NOT 1, L_0xe75440, C4<0>, C4<0>, C4<0>;
L_0xe75220 .functor XOR 2, L_0xe750c0, L_0xe75180, C4<00>, C4<00>;
L_0xe75330 .functor XOR 2, L_0xe75220, L_0xe75290, C4<00>, C4<00>;
v0xe700e0_0 .net *"_ivl_10", 1 0, L_0xe75290;  1 drivers
v0xe701e0_0 .net *"_ivl_12", 1 0, L_0xe75330;  1 drivers
v0xe702c0_0 .net *"_ivl_2", 1 0, L_0xe734a0;  1 drivers
v0xe70380_0 .net *"_ivl_4", 1 0, L_0xe750c0;  1 drivers
v0xe70460_0 .net *"_ivl_6", 1 0, L_0xe75180;  1 drivers
v0xe70590_0 .net *"_ivl_8", 1 0, L_0xe75220;  1 drivers
v0xe70670_0 .net "a", 0 0, v0xe6c950_0;  1 drivers
v0xe70710_0 .net "b", 0 0, v0xe6c9f0_0;  1 drivers
v0xe707b0_0 .net "c", 0 0, v0xe6ca90_0;  1 drivers
v0xe70850_0 .var "clk", 0 0;
v0xe708f0_0 .net "d", 0 0, v0xe6cbd0_0;  1 drivers
v0xe70990_0 .net "out_pos_dut", 0 0, L_0xe74f60;  1 drivers
v0xe70a30_0 .net "out_pos_ref", 0 0, L_0xe71f60;  1 drivers
v0xe70ad0_0 .net "out_sop_dut", 0 0, L_0xe73960;  1 drivers
v0xe70b70_0 .net "out_sop_ref", 0 0, L_0xe47100;  1 drivers
v0xe70c10_0 .var/2u "stats1", 223 0;
v0xe70cb0_0 .var/2u "strobe", 0 0;
v0xe70d50_0 .net "tb_match", 0 0, L_0xe75440;  1 drivers
v0xe70e20_0 .net "tb_mismatch", 0 0, L_0xe162d0;  1 drivers
v0xe70ec0_0 .net "wavedrom_enable", 0 0, v0xe6cea0_0;  1 drivers
v0xe70f90_0 .net "wavedrom_title", 511 0, v0xe6cf40_0;  1 drivers
L_0xe734a0 .concat [ 1 1 0 0], L_0xe71f60, L_0xe47100;
L_0xe750c0 .concat [ 1 1 0 0], L_0xe71f60, L_0xe47100;
L_0xe75180 .concat [ 1 1 0 0], L_0xe74f60, L_0xe73960;
L_0xe75290 .concat [ 1 1 0 0], L_0xe71f60, L_0xe47100;
L_0xe75440 .cmp/eeq 2, L_0xe734a0, L_0xe75330;
S_0xe24010 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe23e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe166b0 .functor AND 1, v0xe6ca90_0, v0xe6cbd0_0, C4<1>, C4<1>;
L_0xe16a90 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe16e70 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe170f0 .functor AND 1, L_0xe16a90, L_0xe16e70, C4<1>, C4<1>;
L_0xe2e880 .functor AND 1, L_0xe170f0, v0xe6ca90_0, C4<1>, C4<1>;
L_0xe47100 .functor OR 1, L_0xe166b0, L_0xe2e880, C4<0>, C4<0>;
L_0xe713e0 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe71450 .functor OR 1, L_0xe713e0, v0xe6cbd0_0, C4<0>, C4<0>;
L_0xe71560 .functor AND 1, v0xe6ca90_0, L_0xe71450, C4<1>, C4<1>;
L_0xe71620 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe716f0 .functor OR 1, L_0xe71620, v0xe6c9f0_0, C4<0>, C4<0>;
L_0xe71760 .functor AND 1, L_0xe71560, L_0xe716f0, C4<1>, C4<1>;
L_0xe718e0 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe71950 .functor OR 1, L_0xe718e0, v0xe6cbd0_0, C4<0>, C4<0>;
L_0xe71870 .functor AND 1, v0xe6ca90_0, L_0xe71950, C4<1>, C4<1>;
L_0xe71ae0 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe71be0 .functor OR 1, L_0xe71ae0, v0xe6cbd0_0, C4<0>, C4<0>;
L_0xe71ca0 .functor AND 1, L_0xe71870, L_0xe71be0, C4<1>, C4<1>;
L_0xe71e50 .functor XNOR 1, L_0xe71760, L_0xe71ca0, C4<0>, C4<0>;
v0xe15c00_0 .net *"_ivl_0", 0 0, L_0xe166b0;  1 drivers
v0xe16000_0 .net *"_ivl_12", 0 0, L_0xe713e0;  1 drivers
v0xe163e0_0 .net *"_ivl_14", 0 0, L_0xe71450;  1 drivers
v0xe167c0_0 .net *"_ivl_16", 0 0, L_0xe71560;  1 drivers
v0xe16ba0_0 .net *"_ivl_18", 0 0, L_0xe71620;  1 drivers
v0xe16f80_0 .net *"_ivl_2", 0 0, L_0xe16a90;  1 drivers
v0xe17200_0 .net *"_ivl_20", 0 0, L_0xe716f0;  1 drivers
v0xe6aec0_0 .net *"_ivl_24", 0 0, L_0xe718e0;  1 drivers
v0xe6afa0_0 .net *"_ivl_26", 0 0, L_0xe71950;  1 drivers
v0xe6b080_0 .net *"_ivl_28", 0 0, L_0xe71870;  1 drivers
v0xe6b160_0 .net *"_ivl_30", 0 0, L_0xe71ae0;  1 drivers
v0xe6b240_0 .net *"_ivl_32", 0 0, L_0xe71be0;  1 drivers
v0xe6b320_0 .net *"_ivl_36", 0 0, L_0xe71e50;  1 drivers
L_0x7f089f9f8018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe6b3e0_0 .net *"_ivl_38", 0 0, L_0x7f089f9f8018;  1 drivers
v0xe6b4c0_0 .net *"_ivl_4", 0 0, L_0xe16e70;  1 drivers
v0xe6b5a0_0 .net *"_ivl_6", 0 0, L_0xe170f0;  1 drivers
v0xe6b680_0 .net *"_ivl_8", 0 0, L_0xe2e880;  1 drivers
v0xe6b760_0 .net "a", 0 0, v0xe6c950_0;  alias, 1 drivers
v0xe6b820_0 .net "b", 0 0, v0xe6c9f0_0;  alias, 1 drivers
v0xe6b8e0_0 .net "c", 0 0, v0xe6ca90_0;  alias, 1 drivers
v0xe6b9a0_0 .net "d", 0 0, v0xe6cbd0_0;  alias, 1 drivers
v0xe6ba60_0 .net "out_pos", 0 0, L_0xe71f60;  alias, 1 drivers
v0xe6bb20_0 .net "out_sop", 0 0, L_0xe47100;  alias, 1 drivers
v0xe6bbe0_0 .net "pos0", 0 0, L_0xe71760;  1 drivers
v0xe6bca0_0 .net "pos1", 0 0, L_0xe71ca0;  1 drivers
L_0xe71f60 .functor MUXZ 1, L_0x7f089f9f8018, L_0xe71760, L_0xe71e50, C4<>;
S_0xe6be20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe23e80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe6c950_0 .var "a", 0 0;
v0xe6c9f0_0 .var "b", 0 0;
v0xe6ca90_0 .var "c", 0 0;
v0xe6cb30_0 .net "clk", 0 0, v0xe70850_0;  1 drivers
v0xe6cbd0_0 .var "d", 0 0;
v0xe6ccc0_0 .var/2u "fail", 0 0;
v0xe6cd60_0 .var/2u "fail1", 0 0;
v0xe6ce00_0 .net "tb_match", 0 0, L_0xe75440;  alias, 1 drivers
v0xe6cea0_0 .var "wavedrom_enable", 0 0;
v0xe6cf40_0 .var "wavedrom_title", 511 0;
E_0xe22660/0 .event negedge, v0xe6cb30_0;
E_0xe22660/1 .event posedge, v0xe6cb30_0;
E_0xe22660 .event/or E_0xe22660/0, E_0xe22660/1;
S_0xe6c150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe6be20;
 .timescale -12 -12;
v0xe6c390_0 .var/2s "i", 31 0;
E_0xe22500 .event posedge, v0xe6cb30_0;
S_0xe6c490 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe6be20;
 .timescale -12 -12;
v0xe6c690_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe6c770 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe6be20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe6d120 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe23e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe72110 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe721a0 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe72340 .functor AND 1, L_0xe72110, L_0xe721a0, C4<1>, C4<1>;
L_0xe72450 .functor NOT 1, v0xe6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xe72600 .functor AND 1, L_0xe72340, L_0xe72450, C4<1>, C4<1>;
L_0xe72710 .functor NOT 1, v0xe6cbd0_0, C4<0>, C4<0>, C4<0>;
L_0xe728d0 .functor AND 1, L_0xe72600, L_0xe72710, C4<1>, C4<1>;
L_0xe729e0 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe72bb0 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe72c20 .functor AND 1, L_0xe729e0, L_0xe72bb0, C4<1>, C4<1>;
L_0xe72d90 .functor AND 1, L_0xe72c20, v0xe6ca90_0, C4<1>, C4<1>;
L_0xe72e00 .functor NOT 1, v0xe6cbd0_0, C4<0>, C4<0>, C4<0>;
L_0xe72ee0 .functor AND 1, L_0xe72d90, L_0xe72e00, C4<1>, C4<1>;
L_0xe72ff0 .functor OR 1, L_0xe728d0, L_0xe72ee0, C4<0>, C4<0>;
L_0xe72e70 .functor AND 1, v0xe6c950_0, v0xe6c9f0_0, C4<1>, C4<1>;
L_0xe73180 .functor AND 1, L_0xe72e70, v0xe6ca90_0, C4<1>, C4<1>;
L_0xe732d0 .functor AND 1, L_0xe73180, v0xe6cbd0_0, C4<1>, C4<1>;
L_0xe73390 .functor OR 1, L_0xe72ff0, L_0xe732d0, C4<0>, C4<0>;
L_0xe73540 .functor AND 1, v0xe6c950_0, v0xe6c9f0_0, C4<1>, C4<1>;
L_0xe735b0 .functor AND 1, L_0xe73540, v0xe6ca90_0, C4<1>, C4<1>;
L_0xe73720 .functor NOT 1, v0xe6cbd0_0, C4<0>, C4<0>, C4<0>;
L_0xe73790 .functor AND 1, L_0xe735b0, L_0xe73720, C4<1>, C4<1>;
L_0xe73960 .functor OR 1, L_0xe73390, L_0xe73790, C4<0>, C4<0>;
L_0xe73ac0 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe73c00 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe73c70 .functor OR 1, L_0xe73ac0, L_0xe73c00, C4<0>, C4<0>;
L_0xe73e60 .functor NOT 1, v0xe6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xe73ed0 .functor OR 1, L_0xe73c70, L_0xe73e60, C4<0>, C4<0>;
L_0xe740d0 .functor NOT 1, v0xe6cbd0_0, C4<0>, C4<0>, C4<0>;
L_0xe74140 .functor OR 1, L_0xe73ed0, L_0xe740d0, C4<0>, C4<0>;
L_0xe74350 .functor NOT 1, v0xe6c950_0, C4<0>, C4<0>, C4<0>;
L_0xe743c0 .functor NOT 1, v0xe6c9f0_0, C4<0>, C4<0>, C4<0>;
L_0xe74540 .functor OR 1, L_0xe74350, L_0xe743c0, C4<0>, C4<0>;
L_0xe74650 .functor OR 1, L_0xe74540, v0xe6ca90_0, C4<0>, C4<0>;
L_0xe74830 .functor OR 1, L_0xe74650, v0xe6cbd0_0, C4<0>, C4<0>;
L_0xe748f0 .functor AND 1, L_0xe74140, L_0xe74830, C4<1>, C4<1>;
L_0xe74b30 .functor OR 1, v0xe6c950_0, v0xe6c9f0_0, C4<0>, C4<0>;
L_0xe74ba0 .functor NOT 1, v0xe6ca90_0, C4<0>, C4<0>, C4<0>;
L_0xe74a00 .functor OR 1, L_0xe74b30, L_0xe74ba0, C4<0>, C4<0>;
L_0xe74d50 .functor OR 1, L_0xe74a00, v0xe6cbd0_0, C4<0>, C4<0>;
L_0xe74f60 .functor AND 1, L_0xe748f0, L_0xe74d50, C4<1>, C4<1>;
v0xe6d2e0_0 .net *"_ivl_0", 0 0, L_0xe72110;  1 drivers
v0xe6d3c0_0 .net *"_ivl_10", 0 0, L_0xe72710;  1 drivers
v0xe6d4a0_0 .net *"_ivl_12", 0 0, L_0xe728d0;  1 drivers
v0xe6d590_0 .net *"_ivl_14", 0 0, L_0xe729e0;  1 drivers
v0xe6d670_0 .net *"_ivl_16", 0 0, L_0xe72bb0;  1 drivers
v0xe6d7a0_0 .net *"_ivl_18", 0 0, L_0xe72c20;  1 drivers
v0xe6d880_0 .net *"_ivl_2", 0 0, L_0xe721a0;  1 drivers
v0xe6d960_0 .net *"_ivl_20", 0 0, L_0xe72d90;  1 drivers
v0xe6da40_0 .net *"_ivl_22", 0 0, L_0xe72e00;  1 drivers
v0xe6dbb0_0 .net *"_ivl_24", 0 0, L_0xe72ee0;  1 drivers
v0xe6dc90_0 .net *"_ivl_26", 0 0, L_0xe72ff0;  1 drivers
v0xe6dd70_0 .net *"_ivl_28", 0 0, L_0xe72e70;  1 drivers
v0xe6de50_0 .net *"_ivl_30", 0 0, L_0xe73180;  1 drivers
v0xe6df30_0 .net *"_ivl_32", 0 0, L_0xe732d0;  1 drivers
v0xe6e010_0 .net *"_ivl_34", 0 0, L_0xe73390;  1 drivers
v0xe6e0f0_0 .net *"_ivl_36", 0 0, L_0xe73540;  1 drivers
v0xe6e1d0_0 .net *"_ivl_38", 0 0, L_0xe735b0;  1 drivers
v0xe6e3c0_0 .net *"_ivl_4", 0 0, L_0xe72340;  1 drivers
v0xe6e4a0_0 .net *"_ivl_40", 0 0, L_0xe73720;  1 drivers
v0xe6e580_0 .net *"_ivl_42", 0 0, L_0xe73790;  1 drivers
v0xe6e660_0 .net *"_ivl_46", 0 0, L_0xe73ac0;  1 drivers
v0xe6e740_0 .net *"_ivl_48", 0 0, L_0xe73c00;  1 drivers
v0xe6e820_0 .net *"_ivl_50", 0 0, L_0xe73c70;  1 drivers
v0xe6e900_0 .net *"_ivl_52", 0 0, L_0xe73e60;  1 drivers
v0xe6e9e0_0 .net *"_ivl_54", 0 0, L_0xe73ed0;  1 drivers
v0xe6eac0_0 .net *"_ivl_56", 0 0, L_0xe740d0;  1 drivers
v0xe6eba0_0 .net *"_ivl_58", 0 0, L_0xe74140;  1 drivers
v0xe6ec80_0 .net *"_ivl_6", 0 0, L_0xe72450;  1 drivers
v0xe6ed60_0 .net *"_ivl_60", 0 0, L_0xe74350;  1 drivers
v0xe6ee40_0 .net *"_ivl_62", 0 0, L_0xe743c0;  1 drivers
v0xe6ef20_0 .net *"_ivl_64", 0 0, L_0xe74540;  1 drivers
v0xe6f000_0 .net *"_ivl_66", 0 0, L_0xe74650;  1 drivers
v0xe6f0e0_0 .net *"_ivl_68", 0 0, L_0xe74830;  1 drivers
v0xe6f3d0_0 .net *"_ivl_70", 0 0, L_0xe748f0;  1 drivers
v0xe6f4b0_0 .net *"_ivl_72", 0 0, L_0xe74b30;  1 drivers
v0xe6f590_0 .net *"_ivl_74", 0 0, L_0xe74ba0;  1 drivers
v0xe6f670_0 .net *"_ivl_76", 0 0, L_0xe74a00;  1 drivers
v0xe6f750_0 .net *"_ivl_78", 0 0, L_0xe74d50;  1 drivers
v0xe6f830_0 .net *"_ivl_8", 0 0, L_0xe72600;  1 drivers
v0xe6f910_0 .net "a", 0 0, v0xe6c950_0;  alias, 1 drivers
v0xe6f9b0_0 .net "b", 0 0, v0xe6c9f0_0;  alias, 1 drivers
v0xe6faa0_0 .net "c", 0 0, v0xe6ca90_0;  alias, 1 drivers
v0xe6fb90_0 .net "d", 0 0, v0xe6cbd0_0;  alias, 1 drivers
v0xe6fc80_0 .net "out_pos", 0 0, L_0xe74f60;  alias, 1 drivers
v0xe6fd40_0 .net "out_sop", 0 0, L_0xe73960;  alias, 1 drivers
S_0xe6fec0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe23e80;
 .timescale -12 -12;
E_0xe0b9f0 .event anyedge, v0xe70cb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe70cb0_0;
    %nor/r;
    %assign/vec4 v0xe70cb0_0, 0;
    %wait E_0xe0b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe6be20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6ccc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe6cd60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe6be20;
T_4 ;
    %wait E_0xe22660;
    %load/vec4 v0xe6ce00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe6ccc0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe6be20;
T_5 ;
    %wait E_0xe22500;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %wait E_0xe22500;
    %load/vec4 v0xe6ccc0_0;
    %store/vec4 v0xe6cd60_0, 0, 1;
    %fork t_1, S_0xe6c150;
    %jmp t_0;
    .scope S_0xe6c150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe6c390_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe6c390_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe22500;
    %load/vec4 v0xe6c390_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe6c390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe6c390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe6be20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe22660;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe6cbd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6ca90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe6c9f0_0, 0;
    %assign/vec4 v0xe6c950_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe6ccc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe6cd60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe23e80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe70850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe70cb0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe23e80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe70850_0;
    %inv;
    %store/vec4 v0xe70850_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe23e80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe6cb30_0, v0xe70e20_0, v0xe70670_0, v0xe70710_0, v0xe707b0_0, v0xe708f0_0, v0xe70b70_0, v0xe70ad0_0, v0xe70a30_0, v0xe70990_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe23e80;
T_9 ;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe23e80;
T_10 ;
    %wait E_0xe22660;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe70c10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
    %load/vec4 v0xe70d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe70c10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe70b70_0;
    %load/vec4 v0xe70b70_0;
    %load/vec4 v0xe70ad0_0;
    %xor;
    %load/vec4 v0xe70b70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe70a30_0;
    %load/vec4 v0xe70a30_0;
    %load/vec4 v0xe70990_0;
    %xor;
    %load/vec4 v0xe70a30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe70c10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe70c10_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter8/response4/top_module.sv";
