// Seed: 1751293832
module module_0 (
    input wor id_0
);
  initial @(posedge 1 or id_0);
  wire id_2["" : 1];
  assign id_2 = ~id_2;
  id_3 :
  assert property (@(1) (1))
  else;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri0 id_2
);
  initial begin : LABEL_0
    if (1)
      @(-1'd0 or posedge id_2) begin : LABEL_1
        id_0 <= id_1;
      end
  end
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
