
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Tue Apr 29 21:09:24 2025

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
############################  Search PATH ################################
set top_module cv32e40p_top
cv32e40p_top
set rtl       "/home/IC/ITI/PnR_Grad/rtl"
/home/IC/ITI/PnR_Grad/rtl
set LIB_PATH  "/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs"
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs
lappend search_path $LIB_PATH
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs
lappend search_path $rtl
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/IC/ITI/PnR_Grad/rtl
lappend search_path "/home/IC/ITI/PnR_Grad/dft"
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/IC/ITI/PnR_Grad/rtl /home/IC/ITI/PnR_Grad/dft
lappend search_path "/home/IC/ITI/PnR_Grad/rtl/include"
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/IC/ITI/PnR_Grad/rtl /home/IC/ITI/PnR_Grad/dft /home/IC/ITI/PnR_Grad/rtl/include
lappend search_path "/home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src"
/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs /home/IC/ITI/PnR_Grad/rtl /home/IC/ITI/PnR_Grad/dft /home/IC/ITI/PnR_Grad/rtl/include /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src
####################### Read Reference tech libs ########################
set SSLIB "saed14hvt_ss0p6v125c.db" 
saed14hvt_ss0p6v125c.db
set TTLIB "saed14hvt_tt0p6v25c.db"
saed14hvt_tt0p6v25c.db
set FFLIB "saed14hvt_ff0p88v125c.db"
saed14hvt_ff0p88v125c.db
######################### Formality Setup File ###########################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf $top_module.svf
Warning: Can't open file /home/synopsys/syn/O-2018.06-SP1/packages/dware/src/DWpackages.vhd (FM-140)
Info:  $hdlin_dwroot not set.
SVF set to '/home/IC/ITI/PnR_Grad/dft/cv32e40p_top.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
read_sverilog  -container Ref cv32e40p_pkg.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/include/cv32e40p_pkg.sv'
Created container 'Ref'
Current container set to 'Ref'
1
read_sverilog  -container Ref cv32e40p_fpu_pkg.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/include/cv32e40p_fpu_pkg.sv'
1
read_sverilog  -container Ref cv32e40p_apu_core_pkg.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/include/cv32e40p_apu_core_pkg.sv'
1
read_sverilog  -container Ref fpnew_pkg.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv'
Warning: Use of signed'() and unsigned'() may cause a simulation and synthesis mismatch. (Signal: <unknown> Block: /fpnew_pkg/max_fp_width File: /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv Line: 313)  (FMR_VLOG-089)
Warning: Use of signed'() and unsigned'() may cause a simulation and synthesis mismatch. (Signal: <unknown> Block: /fpnew_pkg/min_fp_width File: /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv Line: 322)  (FMR_VLOG-089)
Warning: Use of signed'() and unsigned'() may cause a simulation and synthesis mismatch. (Signal: <unknown> Block: /fpnew_pkg/bias File: /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv Line: 338)  (FMR_VLOG-089)
Warning: Use of signed'() and unsigned'() may cause a simulation and synthesis mismatch. (Signal: <unknown> Block: /fpnew_pkg/super_format File: /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv Line: 346)  (FMR_VLOG-089)
Warning: Use of signed'() and unsigned'() may cause a simulation and synthesis mismatch. (Signal: <unknown> Block: /fpnew_pkg/super_format File: /home/IC/ITI/PnR_Grad/rtl/vendor/pulp_platform_fpnew/src/fpnew_pkg.sv Line: 347)  (FMR_VLOG-089)
   ATTENTION: RTL interpretation messages were produced during read.
              Verification results may disagree with a logic simulator.
1
read_sverilog  -container Ref cv32e40p_aligner.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_aligner.sv'
1
read_sverilog  -container Ref cv32e40p_alu.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv'
Warning: Vector reference made with the scalar variable 'operator_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 909)  (FMR_VLOG-068)
1
read_sverilog  -container Ref cv32e40p_alu_div.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu_div.sv'
1
read_sverilog  -container Ref cv32e40p_apu_disp.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_apu_disp.sv'
1
read_sverilog  -container Ref cv32e40p_compressed_decoder.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_compressed_decoder.sv'
1
read_sverilog  -container Ref cv32e40p_controller.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv'
1
read_sverilog  -container Ref cv32e40p_core.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_core.sv'
1
read_sverilog  -container Ref cv32e40p_cs_registers.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv'
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 382)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 404)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 416)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 436)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 549)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 571)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 583)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 744)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 745)  (FMR_VLOG-068)
Warning: Vector reference made with the scalar variable 'csr_addr_i'. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 1405)  (FMR_VLOG-068)
1
read_sverilog  -container Ref cv32e40p_decoder.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_decoder.sv'
1
read_sverilog  -container Ref cv32e40p_ex_stage.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_ex_stage.sv'
1
read_sverilog  -container Ref cv32e40p_ff_one.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_ff_one.sv'
1
read_sverilog  -container Ref cv32e40p_fifo.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv'
1
read_sverilog  -container Ref cv32e40p_fp_wrapper.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_fp_wrapper.sv'
1
read_sverilog  -container Ref cv32e40p_hwloop_regs.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_hwloop_regs.sv'
1
read_sverilog  -container Ref cv32e40p_id_stage.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_id_stage.sv'
1
read_sverilog  -container Ref cv32e40p_if_stage.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_if_stage.sv'
1
read_sverilog  -container Ref cv32e40p_int_controller.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_int_controller.sv'
1
read_sverilog  -container Ref cv32e40p_load_store_unit.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_load_store_unit.sv'
1
read_sverilog  -container Ref cv32e40p_mult.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv'
1
read_sverilog  -container Ref cv32e40p_obi_interface.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_obi_interface.sv'
1
read_sverilog  -container Ref cv32e40p_popcnt.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_popcnt.sv'
1
read_sverilog  -container Ref cv32e40p_prefetch_buffer.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_prefetch_buffer.sv'
1
read_sverilog  -container Ref cv32e40p_prefetch_controller.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_prefetch_controller.sv'
1
read_sverilog  -container Ref cv32e40p_register_file_ff.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_register_file_ff.sv'
1
read_sverilog  -container Ref cv32e40p_sleep_unit.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_sleep_unit.sv'
1
read_sverilog  -container Ref cv32e40p_clock_gate.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_clock_gate.sv'
1
read_sverilog  -container Ref cv32e40p_top.sv
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/rtl/cv32e40p_top.sv'
1
# Read Reference technology libraries
read_db -container Ref [list $TTLIB]
Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db'
1
# set the top Reference Design
set_reference_design cv32e40p_top
Reference design set to 'Ref:/WORK/cv32e40p_top'
1
set_top cv32e40p_top
Setting top design to 'Ref:/WORK/cv32e40p_top'
Status:   Elaborating design cv32e40p_top   ...  
Status:   Elaborating design cv32e40p_core  COREV_PULP=0, COREV_CLUSTER=0, FPU=0, FPU_ADDMUL_LAT=0, FPU_OTHERS_LAT=0, ZFINX=0, NUM_MHPMCOUNTERS=1 ...  
Information: Created design named 'cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_sleep_unit  COREV_CLUSTER=0 ...  
Information: Created design named 'cv32e40p_sleep_unit_COREV_CLUSTER0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_clock_gate   ...  
Status:   Elaborating design cv32e40p_if_stage  COREV_PULP=0, PULP_OBI=0, PULP_SECURE=0, FPU=0, ZFINX=0 ...  
Information: Created design named 'cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_prefetch_buffer  PULP_OBI=0, COREV_PULP=0 ...  
Information: Created design named 'cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_prefetch_controller  PULP_OBI=0, COREV_PULP=0, DEPTH=2 ...  
Information: Created design named 'cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_fifo  FALL_THROUGH=1'b0, DATA_WIDTH=32, DEPTH=2 ...  
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_fifo File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_fifo.sv Line: 117)  (FMR_ELAB-116)
Information: Created design named 'cv32e40p_fifo_0_32_2'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_obi_interface  TRANS_STABLE=0 ...  
Information: Created design named 'cv32e40p_obi_interface_TRANS_STABLE0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_aligner   ...  
Status:   Elaborating design cv32e40p_compressed_decoder  FPU=0, ZFINX=0 ...  
Information: Created design named 'cv32e40p_compressed_decoder_FPU0_ZFINX0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_id_stage  COREV_PULP=0, COREV_CLUSTER=0, N_HWLP=2, PULP_SECURE=0, USE_PMP=0, A_EXTENSION=0, APU=0, FPU=0, FPU_ADDMUL_LAT=0, FPU_OTHERS_LAT=0, ZFINX=0, APU_NARGS_CPU=3, APU_WOP_CPU=6, APU_NDSFLAGS_CPU=15, APU_NUSFLAGS_CPU=5, DEBUG_TRIGGER_EN=1 ...  
Information: Created design named 'cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_register_file  ADDR_WIDTH=6, DATA_WIDTH=32, FPU=0, ZFINX=0 ...  
Information: Created design named 'cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_decoder  COREV_PULP=0, COREV_CLUSTER=0, A_EXTENSION=0, FPU=0, FPU_ADDMUL_LAT=0, FPU_OTHERS_LAT=0, ZFINX=0, PULP_SECURE=0, USE_PMP=0, APU_WOP_CPU=6, DEBUG_TRIGGER_EN=1 ...  
Information: Created design named 'cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_controller  COREV_CLUSTER=0, COREV_PULP=0, FPU=0 ...  
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_controller/blk_decode_level1 File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv Line: 541)  (FMR_ELAB-116)
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_controller/blk_decode_level1 File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv Line: 677)  (FMR_ELAB-116)
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_controller File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv Line: 932)  (FMR_ELAB-116)
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_controller File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv Line: 1054)  (FMR_ELAB-116)
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_controller File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_controller.sv Line: 1122)  (FMR_ELAB-116)
Information: Created design named 'cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_int_controller  PULP_SECURE=0 ...  
Information: Created design named 'cv32e40p_int_controller_PULP_SECURE0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_ex_stage  COREV_PULP=0, FPU=0, APU_NARGS_CPU=3, APU_WOP_CPU=6, APU_NDSFLAGS_CPU=15, APU_NUSFLAGS_CPU=5 ...  
Information: Created design named 'cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_alu   ...  
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 275)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 278)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 284)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 287)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 290)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 293)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_alu.sv Line: 168)  (FMR_VLOG-063)
Status:   Elaborating design cv32e40p_popcnt   ...  
Status:   Elaborating design cv32e40p_ff_one   ...  
Status:   Elaborating design cv32e40p_alu_div   ...  
Status:   Elaborating design cv32e40p_mult   ...  
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 108)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 110)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 111)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 114)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 224)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 266)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 267)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 268)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 269)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 271)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 299)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 300)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 302)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 305)  (FMR_VLOG-063)
Warning: Signed to unsigned assignment occurs. (File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_mult.sv Line: 312)  (FMR_VLOG-063)
Status:   Elaborating design cv32e40p_load_store_unit  PULP_OBI=0 ...  
Information: Created design named 'cv32e40p_load_store_unit_PULP_OBI0'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_obi_interface  TRANS_STABLE=1 ...  
Information: Created design named 'cv32e40p_obi_interface_TRANS_STABLE1'. (FE-LINK-13)
Status:   Elaborating design cv32e40p_cs_registers  N_HWLP=2, APU=0, A_EXTENSION=0, FPU=0, ZFINX=0, PULP_SECURE=0, USE_PMP=0, N_PMP_ENTRIES=16, NUM_MHPMCOUNTERS=1, COREV_PULP=0, COREV_CLUSTER=0, DEBUG_TRIGGER_EN=1 ...  
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_cs_registers File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 1041)  (FMR_ELAB-116)
Warning: You are using the parallel_case directive but some items may overlap. (Signal: <unknown> Block: /cv32e40p_cs_registers File: /home/IC/ITI/PnR_Grad/rtl/cv32e40p_cs_registers.sv Line: 1044)  (FMR_ELAB-116)
Information: Created design named 'cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1'. (FE-LINK-13)
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  62 unlinked power cell(s) with unread pg pins.
Warning:  845 unlinked power cell(s) with no power down functions on outputs.
Warning:  2 unlinked power cell(s) with unread backup pg pins.
Warning:  238 unlinked power cell(s) with no power down function on an ff or latch.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/cv32e40p_top' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/cv32e40p_top
8 FMR_ELAB-116 messages produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/cv32e40p_top'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Implementation Design Files
read_verilog -container Imp -netlist "/home/IC/ITI/PnR_Grad/dft/netlists/cv32e40p_top.sv"
No target library specified, default is WORK
Loading verilog file '/home/IC/ITI/PnR_Grad/dft/netlists/cv32e40p_top.sv'
Created container 'Imp'
Current container set to 'Imp'
1
# Read Implementation technology libraries
read_db -container Imp [list $TTLIB]
Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_tt0p6v25c.db'
1
# set the top Implementation Design
set_implementation_design cv32e40p_top
Implementation design set to 'Imp:/WORK/cv32e40p_top'
1
set_top cv32e40p_top
Setting top design to 'Imp:/WORK/cv32e40p_top'
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  62 unlinked power cell(s) with unread pg pins.
Warning:  845 unlinked power cell(s) with no power down functions on outputs.
Warning:  2 unlinked power cell(s) with unread backup pg pins.
Warning:  238 unlinked power cell(s) with no power down function on an ff or latch.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design successfully set to 'Imp:/WORK/cv32e40p_top'
Implementation design set to 'Imp:/WORK/cv32e40p_top'
1
########################## Don't verify ###########################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#scan in
set_dont_verify_points -type port Ref:/WORK/*/SI
Error: Unknown name: 'Ref:/WORK/*/SI' (FM-036)
0
set_dont_verify_points -type port Imp:/WORK/*/SI
Error: Unknown name: 'Imp:/WORK/*/SI' (FM-036)
0
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/SO
Error: Unknown name: 'Ref:/WORK/*/SO' (FM-036)
0
set_dont_verify_points -type port Imp:/WORK/*/SO
Error: Unknown name: 'Imp:/WORK/*/SO' (FM-036)
0
############################### contants ##########################
# all atpg enable (test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/test_mode 0
Error: Unknown name: 'Ref:/WORK/*/test_mode' (FM-036)
0
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/cv32e40p_top/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/SE 0
Error: Unknown name: 'Ref:/WORK/*/SE' (FM-036)
0
set_constant Imp:/WORK/*/SE 0
Set 'Imp:/WORK/cv32e40p_top/SE' to constant 0
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/cv32e40p_top'
Implementation design is 'Imp:/WORK/cv32e40p_top'
Status:  Checking designs...
    Warning: 0 (128) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...
Warning:  Starting up fm_e1_exec... FAILED
.
    Set 'Imp:/WORK/cv32e40p_top/SE' to constant 0    
    Set 'Imp:/WORK/cv32e40p_top/test_mode' to constant 1    

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          2          0          0          0          2
instance_map        :         24          1          0          0         25
mark                :         32          0          0          0         32
multiplier          :          8          1          0          0          9
reg_constant        :        355          0          0          0        355
replace             :          0          2          0          0          2
scan_input          :          2          0          0          0          2
transformation
   map              :        144          0          0          0        144
   share            :          4          0          0          0          4
   tree             :          0         10          0          0         10
uniquify            :         18         12          0          0         30
ununiquify          :          0          1          0          0          1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/ITI/PnR_Grad/dft/cv32e40p_top.svf

SVF files produced:
  /home/IC/ITI/PnR_Grad/dft_fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 2246 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 238 Matched primary inputs, black-box outputs    
 0(5) Unmatched reference(implementation) compare points    
 0(6) Unmatched reference(implementation) primary inputs, black-box outputs    
 356(2) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           6    
 Output ports (Port)                                                       0           5    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/cv32e40p_top'
Implementation design is 'Imp:/WORK/cv32e40p_top'
    
*********************************** Matching Results ***********************************    
 2246 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 238 Matched primary inputs, black-box outputs    
 0(5) Unmatched reference(implementation) compare points    
 0(6) Unmatched reference(implementation) primary inputs, black-box outputs    
 356(2) Unmatched reference(implementation) unread points    
----------------------------------------------------------------------------------------    
Unmatched Objects                                                        REF        IMPL    
----------------------------------------------------------------------------------------    
 Input ports (Port)                                                        0           6    
 Output ports (Port)                                                       0           5    
****************************************************************************************

Status:  Verifying...
.
    Compare point core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate failed (is not equivalent)

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/cv32e40p_top
8 FMR_ELAB-116 messages produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************


***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   Constants set on:
     cv32e40p_top/SE
     cv32e40p_top/test_mode
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification FAILED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference design.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/cv32e40p_top
 Implementation design: Imp:/WORK/cv32e40p_top
 2245 Passing compare points
 1 Failing compare points
 0 Aborted compare points
 0 Unverified compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0     113    2132       0    2245
Failing (not equivalent)       0       0       0       0       0       0       1       1
Not Compared
  Constant reg                                                        86       0      86
  Unread                       0       0       0       0       0      39       0      39
****************************************************************************************
Info:  Try the analyze_points command to see if Formality can determine potential
causes, or suggest next steps for a FAILED or INCONCLUSIVE verification.
See the man page for analyze_points usage and options.
0
if {!$successful} {
diagnose
analyze_points -failing
}
Status:  Diagnosing Imp:/WORK/cv32e40p_top vs Ref:/WORK/cv32e40p_top...
Status:  Diagnosis initializing...
Status:  Analyzing patterns...
    Single error detected in implementation design.
    Number of error candidates: 3
    Analysis completed
Status:  Finding matching regions in reference design...
    Single matching region detected in reference design.
Diagnosis completed
Found 1 Unmatched Cone Input
--------------------------------
Unmatched cone inputs result either from mismatched compare points
or from differences in the logic within the cones. Only unmatched
inputs that are suspected of contributing to verification failures
are included in the report.
The source of the matching or logical differences may be determined
using the schematic, cone and source views.
--------------------------------
Imp:/WORK/cv32e40p_top/scan_clk
    Is globally unmatched affecting 1 compare point(s):
        Ref:/WORK/cv32e40p_top/core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate

-----------
--------------------------------
Found 1 Required Input
--------------------------------
A required input is one that is designated as required
for all failing patterns for one or more cpoints and fans out 
to more failing than passing points.
This implies that it may be driving downstream logic that is related to
the failure(s)
--------------------------------
Imp:/WORK/cv32e40p_top/test_mode
    Fans out to 0 failing and 0 passing points and has
    logic value '0' for 1 compare point(s):
        Imp:/WORK/cv32e40p_top/core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate

-----------
--------------------------------
****************************************************************************************
Analysis Completed
1
########################### Reporting ############################# 
report_passing_points > "passing_points.rpt"
report_failing_points > "failing_points.rpt"
report_aborted_points > "aborted_points.rpt"
report_unverified_points > "unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 