
*** Running vivado
    with args -log seven_seg_birthday.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_seg_birthday.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source seven_seg_birthday.tcl -notrace
Command: synth_design -top seven_seg_birthday -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14152 
WARNING: [Synth 8-1935] empty port in module declaration [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 386.973 ; gain = 104.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seven_seg_birthday' [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:1]
WARNING: [Synth 8-567] referenced signal 'mod' should be on the sensitivity list [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:35]
WARNING: [Synth 8-567] referenced signal 'cnt' should be on the sensitivity list [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:35]
WARNING: [Synth 8-308] ignoring empty port [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:20]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_birthday' (1#1) [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:1]
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN0 driven by constant 0
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN1 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN3 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN4 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN5 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN6 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN7 driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 412.648 ; gain = 130.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 412.648 ; gain = 130.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/constrs_1/imports/birth_display/Nexys4.xdc]
Finished Parsing XDC File [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/constrs_1/imports/birth_display/Nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/constrs_1/imports/birth_display/Nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_seg_birthday_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_seg_birthday_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 735.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_2hz_reg was removed.  [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seven_seg_birthday 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_2hz_reg was removed.  [D:/DDLAB/DDLab5/Lab5/Lab5.srcs/sources_1/imports/demo/birth_display_fpga.v:54]
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN0 driven by constant 0
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN1 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN2 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN3 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN4 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN5 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN6 driven by constant 1
WARNING: [Synth 8-3917] design seven_seg_birthday has port AN7 driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_2/cnt_2hz_reg[31]' (FDC) to 'i_2/cnt_2hz_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_2/cnt_2hz_reg[30]' (FDC) to 'i_2/cnt_2hz_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_2/cnt_2hz_reg[28]' (FDC) to 'i_2/cnt_2hz_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_2/cnt_2hz_reg[26]' (FDC) to 'i_2/cnt_2hz_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_2/cnt_2hz_reg[27]' (FDC) to 'i_2/cnt_2hz_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\cnt_2hz_reg[29] )
WARNING: [Synth 8-3332] Sequential element (cnt_2hz_reg[29]) is unused and will be removed from module seven_seg_birthday.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |     9|
|7     |LUT5   |     1|
|8     |LUT6   |    29|
|9     |FDCE   |    30|
|10    |FDRE   |     7|
|11    |IBUF   |     3|
|12    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   107|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 735.828 ; gain = 130.426
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 735.828 ; gain = 453.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 735.828 ; gain = 466.133
INFO: [Common 17-1381] The checkpoint 'D:/DDLAB/DDLab5/Lab5/Lab5.runs/synth_1/seven_seg_birthday.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seven_seg_birthday_utilization_synth.rpt -pb seven_seg_birthday_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 735.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 11:45:19 2020...
