tst r0, r1 
mvnne r0, r1 
orr r2, r0, #4 
bic r0, r2, #6 
add r3, r0, #9 
mov r0, r3 
ror r3, r0, #13 
