============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.24 - v14.20-s034_1
  Generated on:           Jul 01 2016  06:50:01 pm
  Module:                 spc2
  Technology library:     h18_CORELIB_HV_WC revision 2.2
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin                Type       Fanout  Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock Clk)               launch                                125000 F 
RE_reg/CP                                              0        125000 R 
RE_reg/Q                  DFCX3_HV          1 255.4 1849 +1589  126589 R 
RE                        out port                          +2  126590 R 
(spc2.sdc_line_11_17_1)   ext delay                      +4000  130590 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock Clk)               capture                               250000 R 
                          uncertainty                     -100  249900 R 
-------------------------------------------------------------------------
Cost Group   : 'Clk' (path_group 'Clk')
Timing slack :  119310ps 
Start-point  : RE_reg/CP
End-point    : RE
