#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May 12 09:07:13 2025
# Process ID: 13348
# Current directory: C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.runs/synth_1
# Command line: vivado.exe -log Top_Level_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_Module.tcl
# Log file: C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.runs/synth_1/Top_Level_Module.vds
# Journal file: C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level_Module.tcl -notrace
Command: synth_design -top Top_Level_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24880
WARNING: [Synth 8-2611] redeclaration of ansi port clk_d is not allowed [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/clock_divider.v:8]
WARNING: [Synth 8-2611] redeclaration of ansi port h_count is not allowed [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/h_counter.v:9]
WARNING: [Synth 8-2611] redeclaration of ansi port trig_v is not allowed [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/h_counter.v:10]
WARNING: [Synth 8-6901] identifier 'S2_stable' is used before its declaration [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:37]
WARNING: [Synth 8-6901] identifier 'S2_prev' is used before its declaration [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:37]
WARNING: [Synth 8-6901] identifier 'S3_stable' is used before its declaration [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:37]
WARNING: [Synth 8-6901] identifier 'S3_prev' is used before its declaration [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level_Module' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/top_level_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/clock_divider.v:3]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/h_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (2#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/h_counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (3#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/v_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/vga_sync.v:1]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 20 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (4#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_start_screen_hs' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_startscreen_hs.v:3]
	Parameter ON_TIME bound to: 26'b01000111100001101000110000 
	Parameter TOTAL_CYCLE bound to: 26'b01110111001101011001010000 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_start_screen_hs' (5#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_startscreen_hs.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_game_screen' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:3]
	Parameter COLOR_CYCLE bound to: 28'b0111011100110101100101000000 
	Parameter PHASE_STEP bound to: 28'b0000000001110111001101011001 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_game_screen' (6#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_game_screen.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_endscreen' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_endscreen.v:3]
	Parameter ON_TIME bound to: 26'b01000111100001101000110000 
	Parameter TOTAL_CYCLE bound to: 26'b01110111001101011001010000 
	Parameter COLOR_CYCLE bound to: 28'b0111011100110101100101000000 
	Parameter PHASE_STEP bound to: 28'b0000000001110111001101011001 
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_endscreen' (7#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_endscreen.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_gen_countdown' [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_countdown.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pixel_gen_countdown' (8#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/pixel_gen_countdown.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level_Module' (9#1) [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/sources_1/new/top_level_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.789 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.789 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1029.789 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/constrs_1/new/test_top.xdc]
Finished Parsing XDC File [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/constrs_1/new/test_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.srcs/constrs_1/new/test_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1067.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1067.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.922 ; gain = 38.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.922 ; gain = 38.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1067.922 ; gain = 38.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'countdown_state_reg' in module 'Top_Level_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE2 |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
*
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'countdown_state_reg' using encoding 'one-hot' in module 'Top_Level_Module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1067.922 ; gain = 38.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   2 Input   25 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	              32x32  Multipliers := 1     
	               3x32  Multipliers := 10    
+---Muxes : 
	   8 Input   17 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   8 Input   15 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 20    
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP green3, operation Mode is: A*B.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: Generating DSP green3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: Generating DSP green3, operation Mode is: A*B.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: Generating DSP green3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: operator green3 is absorbed into DSP green3.
DSP Report: Generating DSP green2, operation Mode is: C+(D+(A:0x140))*B.
DSP Report: operator green2 is absorbed into DSP green2.
DSP Report: operator green3 is absorbed into DSP green2.
DSP Report: operator green4 is absorbed into DSP green2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1175.945 ; gain = 146.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pixel_gen_start_screen_hs | A*B               | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_start_screen_hs | (PCIN>>17)+A*B    | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_start_screen_hs | A*B               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_start_screen_hs | (PCIN>>17)+A*B    | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|pixel_gen_start_screen_hs | C+(D+(A:0x140))*B | 9      | 11     | 32     | 10     | 32     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+--------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1175.945 ; gain = 146.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1175.945 ; gain = 146.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1318.633 ; gain = 288.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   306|
|3     |DSP48E1 |     4|
|5     |LUT1    |    56|
|6     |LUT2    |   597|
|7     |LUT3    |   436|
|8     |LUT4    |   500|
|9     |LUT5    |   316|
|10    |LUT6    |  1196|
|11    |MUXF7   |     9|
|12    |FDRE    |   309|
|13    |FDSE    |    35|
|14    |IBUF    |     5|
|15    |OBUF    |    14|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1324.336 ; gain = 294.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1324.336 ; gain = 256.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1324.336 ; gain = 294.547
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1324.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1324.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:59 . Memory (MB): peak = 1324.336 ; gain = 294.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/raufa/OneDrive/Desktop/Skeeball_project/Skeeball_project.runs/synth_1/Top_Level_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Level_Module_utilization_synth.rpt -pb Top_Level_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 12 09:08:16 2025...
