$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module tb_MUX4T1 $end
  $var wire 32 # D0 [31:0] $end
  $var wire 32 $ D1 [31:0] $end
  $var wire 32 % D2 [31:0] $end
  $var wire 32 & D3 [31:0] $end
  $var wire 2 ' SEL [1:0] $end
  $scope module UUT $end
   $var wire 32 ) n [31:0] $end
   $var wire 2 ' SEL [1:0] $end
   $var wire 32 # D0 [31:0] $end
   $var wire 32 $ D1 [31:0] $end
   $var wire 32 % D2 [31:0] $end
   $var wire 32 & D3 [31:0] $end
   $var wire 32 ( DOUT [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
b00 '
b00000000000000000000000000000000 (
b00000000000000000000000000100000 )
#10000
b11011110101011011011111011101111 #
b11111110111011011111111011101101 $
b10101010101010101101110111011101 %
b11011010110110101101101011011010 &
b11011110101011011011111011101111 (
#20000
b01 '
b11111110111011011111111011101101 (
#30000
b10 '
b10101010101010101101110111011101 (
#40000
b11 '
b11011010110110101101101011011010 (
#50000
