[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9265       tick       4229707       1640956       1597703       4229707 
      2   9265       tick       6678567       2729798       2711967       6678567 
      3   9265       tick       6661553       2717485       2698791       6661553 
      4   9265       tick       6652530       2711798       2684662       6652530 
      5   9265       tick       6644864       2712380       2694500       6644864 
      6   9265       tick       6658056       2717388       2701016       6658056 
      7   9265       tick       6645189       2712658       2694292       6645189 
      8   9265       tick       6636557       2712046       2691561       6636557 
      9   9265       tick       6649053       2717311       2698241       6649053 
     10   9265       tick       6646406       2712806       2692420       6646406 
     11   9265       tick       6621711       2710346       2685998       6621711 
     12   9265       tick       6642288       2712351       2693279       6642288 
     13   9265       tick       6640880       2712099       2692366       6640880 
     14   9265       tick       6641051       2711223       2690906       6641051 
     15   9265       tick       6627501       2706621       2687238       6627501 
     16   9265       tick       6457583       2636745       2620290       6457583 
     17   9265       tick       6809069       2778301       2743728       6809069 
     18   9265       tick       6629011       2706402       2674514       6629011 
     19   9265       tick       6610966       2698549       2655053       6610966 
     20   9265       exit       2687695       1097256       1075287       2687695 
