Classic Timing Analyzer report for projetoHardware
Mon May 08 17:13:46 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                         ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 36.450 ns                        ; unidadeControle:unidadeControle|state.Decode ; WriteDataReg[11]             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.15 MHz ( period = 30.166 ns ) ; unidadeControle:unidadeControle|state.Decode ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                              ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.15 MHz ( period = 30.166 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.978 ns               ;
; N/A                                     ; 33.18 MHz ( period = 30.136 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.954 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.114 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.932 ns               ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.930 ns               ;
; N/A                                     ; 33.25 MHz ( period = 30.075 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.893 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.025 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.843 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.997 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.815 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.995 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.813 ns               ;
; N/A                                     ; 33.40 MHz ( period = 29.941 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.760 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.923 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.741 ns               ;
; N/A                                     ; 33.45 MHz ( period = 29.892 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.710 ns               ;
; N/A                                     ; 33.51 MHz ( period = 29.843 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.661 ns               ;
; N/A                                     ; 33.54 MHz ( period = 29.811 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.629 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.785 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.603 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.780 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.614 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.776 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.595 ns               ;
; N/A                                     ; 33.61 MHz ( period = 29.754 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.588 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.729 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.547 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.667 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.485 ns               ;
; N/A                                     ; 33.71 MHz ( period = 29.662 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.496 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.641 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.459 ns               ;
; N/A                                     ; 33.77 MHz ( period = 29.613 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.420 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.598 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.416 ns               ;
; N/A                                     ; 33.80 MHz ( period = 29.585 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.397 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.578 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.397 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.555 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.373 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.533 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.351 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.531 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.349 ns               ;
; N/A                                     ; 33.87 MHz ( period = 29.527 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.345 ns               ;
; N/A                                     ; 33.88 MHz ( period = 29.514 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.332 ns               ;
; N/A                                     ; 33.91 MHz ( period = 29.494 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.312 ns               ;
; N/A                                     ; 33.95 MHz ( period = 29.454 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.273 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.262 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.434 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.241 ns               ;
; N/A                                     ; 33.99 MHz ( period = 29.423 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.242 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.416 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.234 ns               ;
; N/A                                     ; 34.00 MHz ( period = 29.414 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.232 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.360 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.179 ns               ;
; N/A                                     ; 34.08 MHz ( period = 29.342 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.160 ns               ;
; N/A                                     ; 34.12 MHz ( period = 29.311 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.129 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.304 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.122 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.262 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.080 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.236 ns )                    ; Registrador:A|Saida[1]                               ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 29.059 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.230 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.048 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.204 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.022 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.199 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.033 ns               ;
; N/A                                     ; 34.25 MHz ( period = 29.195 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.014 ns               ;
; N/A                                     ; 34.28 MHz ( period = 29.173 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 29.007 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.148 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.966 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.141 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 28.953 ns               ;
; N/A                                     ; 34.37 MHz ( period = 29.097 ns )                    ; unidadeControle:unidadeControle|state.IRWrite        ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 28.909 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.086 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.904 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.081 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.915 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; unidadeControle:unidadeControle|state.Lui            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.878 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.032 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSll    ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.839 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.017 ns )                    ; unidadeControle:unidadeControle|state.Xor            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.835 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.787 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.787 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.997 ns )                    ; unidadeControle:unidadeControle|state.SltWrite       ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.816 ns               ;
; N/A                                     ; 34.50 MHz ( period = 28.982 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead     ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 28.794 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.979 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.763 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.979 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.763 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.741 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.957 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.741 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.739 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.739 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; unidadeControle:unidadeControle|state.SW_step2       ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.764 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.933 ns )                    ; unidadeControle:unidadeControle|state.ShiftCarrega   ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.751 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.918 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.702 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.918 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.702 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.916 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 28.735 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.893 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.680 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.890 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.677 ns               ;
; N/A                                     ; 34.63 MHz ( period = 28.873 ns )                    ; unidadeControle:unidadeControle|state.Jal            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.692 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.652 ns               ;
; N/A                                     ; 34.64 MHz ( period = 28.868 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.652 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.863 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.656 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.860 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.653 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.853 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.660 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.842 ns )                    ; unidadeControle:unidadeControle|state.JR             ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.661 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.841 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.634 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.840 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.624 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.840 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.624 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.839 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.632 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.838 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.631 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.838 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.622 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.838 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.622 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.836 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.629 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.825 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.674 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.821 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.670 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.802 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.595 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.799 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.592 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.798 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.641 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.795 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.650 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.791 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.646 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.784 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.784 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.569 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.773 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.628 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.771 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.626 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.769 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.624 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.617 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.767 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.622 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.766 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.550 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.766 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.550 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.545 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.749 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.542 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.746 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.595 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.744 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.593 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.744 ns )                    ; Registrador:B|Saida[1]                               ; Banco_reg:BancoReg|Reg13[11] ; clock      ; clock    ; None                        ; None                      ; 28.559 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.735 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.519 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.735 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.519 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.589 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.730 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.585 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.724 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.517 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.723 ns )                    ; unidadeControle:unidadeControle|state.Slt            ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.541 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.722 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.515 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.721 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.514 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.719 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.512 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.707 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.556 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.686 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.470 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.686 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.470 ns               ;
; N/A                                     ; 34.86 MHz ( period = 28.684 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.539 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.680 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.535 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.668 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.462 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.665 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.459 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.660 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg9[11]  ; clock      ; clock    ; None                        ; None                      ; 28.456 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.659 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg11[11] ; clock      ; clock    ; None                        ; None                      ; 28.455 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.657 ns )                    ; unidadeControle:unidadeControle|state.LW             ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.656 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.511 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.655 ns )                    ; Registrador:A|Saida[1]                               ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.509 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.438 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.652 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.507 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.650 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.443 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.650 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.505 ns               ;
; N/A                                     ; 34.91 MHz ( period = 28.647 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.440 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.631 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg19[11] ; clock      ; clock    ; None                        ; None                      ; 28.439 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.630 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg9[11]  ; clock      ; clock    ; None                        ; None                      ; 28.432 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.629 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg23[11] ; clock      ; clock    ; None                        ; None                      ; 28.437 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.629 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg11[11] ; clock      ; clock    ; None                        ; None                      ; 28.431 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.629 ns )                    ; unidadeControle:unidadeControle|state.Beq            ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.478 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.628 ns )                    ; unidadeControle:unidadeControle|state.Bne            ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.627 ns )                    ; unidadeControle:unidadeControle|state.Sub            ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.476 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.623 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.623 ns )                    ; unidadeControle:unidadeControle|state.J              ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.412 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; unidadeControle:unidadeControle|state.Break          ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 34.95 MHz ( period = 28.616 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.409 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.608 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg9[11]  ; clock      ; clock    ; None                        ; None                      ; 28.410 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.607 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg11[11] ; clock      ; clock    ; None                        ; None                      ; 28.409 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.606 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg9[11]  ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg11[11] ; clock      ; clock    ; None                        ; None                      ; 28.407 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.601 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg19[11] ; clock      ; clock    ; None                        ; None                      ; 28.415 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.456 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.600 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg2[3]   ; clock      ; clock    ; None                        ; None                      ; 28.428 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.599 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg23[11] ; clock      ; clock    ; None                        ; None                      ; 28.413 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.599 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg18[3]  ; clock      ; clock    ; None                        ; None                      ; 28.427 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.597 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.397 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.597 ns )                    ; unidadeControle:unidadeControle|state.ShiftExeSra    ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.397 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.596 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.452 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.437 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg27[11] ; clock      ; clock    ; None                        ; None                      ; 28.430 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.580 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg29[11] ; clock      ; clock    ; None                        ; None                      ; 28.428 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.579 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg19[11] ; clock      ; clock    ; None                        ; None                      ; 28.393 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.579 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg4[5]   ; clock      ; clock    ; None                        ; None                      ; 28.413 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.579 ns )                    ; unidadeControle:unidadeControle|state.Decode         ; Banco_reg:BancoReg|Reg20[5]  ; clock      ; clock    ; None                        ; None                      ; 28.413 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.578 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.433 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.577 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg23[11] ; clock      ; clock    ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.577 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg19[11] ; clock      ; clock    ; None                        ; None                      ; 28.391 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.575 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg23[11] ; clock      ; clock    ; None                        ; None                      ; 28.389 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.573 ns )                    ; unidadeControle:unidadeControle|state.Nop            ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.572 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg24[11] ; clock      ; clock    ; None                        ; None                      ; 28.356 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.572 ns )                    ; unidadeControle:unidadeControle|state.And            ; Banco_reg:BancoReg|Reg0[11]  ; clock      ; clock    ; None                        ; None                      ; 28.356 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.363 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg2[3]   ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.569 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg9[11]  ; clock      ; clock    ; None                        ; None                      ; 28.371 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.569 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg18[3]  ; clock      ; clock    ; None                        ; None                      ; 28.403 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.568 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg11[11] ; clock      ; clock    ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.567 ns )                    ; unidadeControle:unidadeControle|state.SW             ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.360 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.560 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Banco_reg:BancoReg|Reg5[11]  ; clock      ; clock    ; None                        ; None                      ; 28.372 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.555 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Banco_reg:BancoReg|Reg17[11] ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.552 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg27[11] ; clock      ; clock    ; None                        ; None                      ; 28.406 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.551 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg31[11] ; clock      ; clock    ; None                        ; None                      ; 28.406 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.550 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg29[11] ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.549 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg4[5]   ; clock      ; clock    ; None                        ; None                      ; 28.389 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.549 ns )                    ; unidadeControle:unidadeControle|state.LW_step4       ; Banco_reg:BancoReg|Reg20[5]  ; clock      ; clock    ; None                        ; None                      ; 28.389 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.548 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg2[3]   ; clock      ; clock    ; None                        ; None                      ; 28.382 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.547 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Banco_reg:BancoReg|Reg25[11] ; clock      ; clock    ; None                        ; None                      ; 28.402 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.547 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg18[3]  ; clock      ; clock    ; None                        ; None                      ; 28.381 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.546 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg2[3]   ; clock      ; clock    ; None                        ; None                      ; 28.380 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.545 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31  ; Banco_reg:BancoReg|Reg18[3]  ; clock      ; clock    ; None                        ; None                      ; 28.379 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.540 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg19[11] ; clock      ; clock    ; None                        ; None                      ; 28.354 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.538 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg14[11] ; clock      ; clock    ; None                        ; None                      ; 28.331 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.538 ns )                    ; unidadeControle:unidadeControle|state.LW_step5       ; Banco_reg:BancoReg|Reg23[11] ; clock      ; clock    ; None                        ; None                      ; 28.352 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.535 ns )                    ; unidadeControle:unidadeControle|state.LW_step2       ; Banco_reg:BancoReg|Reg30[11] ; clock      ; clock    ; None                        ; None                      ; 28.328 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.530 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg27[11] ; clock      ; clock    ; None                        ; None                      ; 28.384 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.528 ns )                    ; unidadeControle:unidadeControle|state.Reset          ; Banco_reg:BancoReg|Reg29[11] ; clock      ; clock    ; None                        ; None                      ; 28.382 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 36.450 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.420 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.398 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.396 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.359 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.309 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.281 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.279 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.225 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.207 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.176 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.127 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.095 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.069 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.064 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.060 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.038 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 36.013 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.951 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.946 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.925 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.897 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.882 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.862 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.842 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.812 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.811 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.798 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.790 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.788 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.751 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.738 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.718 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.707 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.701 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.673 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.671 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.617 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.599 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.588 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.568 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.520 ns  ; Registrador:A|Saida[1]                               ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.519 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.487 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.461 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.456 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.452 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.439 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.430 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.425 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.409 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.407 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.405 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.387 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.385 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.381 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.377 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.359 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.355 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.353 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.350 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.348 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.343 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.338 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.329 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.320 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.317 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.316 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.307 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.305 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.298 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.298 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.296 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.289 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.274 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.270 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.268 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.268 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.266 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.266 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.259 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.254 ns  ; unidadeControle:unidadeControle|state.SltWrite       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.238 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.236 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.218 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.214 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.209 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.203 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.200 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrl    ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.196 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.190 ns  ; unidadeControle:unidadeControle|state.ShiftCarrega   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.190 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.189 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.188 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.182 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.181 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.179 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.165 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.164 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.159 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.137 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.135 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.134 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.133 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.130 ns  ; unidadeControle:unidadeControle|state.Jal            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.127 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.125 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.117 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 35.116 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.116 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.110 ns  ; unidadeControle:unidadeControle|state.ShiftExeSllv   ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.107 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.099 ns  ; unidadeControle:unidadeControle|state.JR             ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.098 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.097 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.087 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 35.085 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.084 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.084 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.082 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 35.076 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.075 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.073 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.065 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 35.063 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 35.058 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.053 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.052 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 35.052 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.049 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.048 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.036 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 35.036 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.030 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 35.028 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 35.028 ns  ; Registrador:B|Saida[1]                               ; WriteDataReg[11] ; clock      ;
; N/A                                     ; None                                                ; 35.027 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 35.027 ns  ; unidadeControle:unidadeControle|state.SW             ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 35.026 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 35.026 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.021 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.020 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.018 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.017 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 35.004 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 35.002 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.995 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.995 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.991 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.986 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 34.980 ns  ; unidadeControle:unidadeControle|state.Slt            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.978 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.976 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.973 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.970 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.969 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.969 ns  ; unidadeControle:unidadeControle|state.Bne            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.964 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.964 ns  ; unidadeControle:unidadeControle|state.J              ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.964 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.963 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.960 ns  ; unidadeControle:unidadeControle|state.Break          ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.958 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 34.956 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 34.948 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.947 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.946 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.946 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.941 ns  ; unidadeControle:unidadeControle|state.LW             ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.940 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.938 ns  ; unidadeControle:unidadeControle|state.ShiftExeSra    ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.935 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.934 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.933 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.928 ns  ; unidadeControle:unidadeControle|state.Decode         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.922 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[6]  ; clock      ;
; N/A                                     ; None                                                ; 34.915 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.914 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.913 ns  ; unidadeControle:unidadeControle|state.Beq            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.913 ns  ; unidadeControle:unidadeControle|state.And            ; WriteDataReg[4]  ; clock      ;
; N/A                                     ; None                                                ; 34.912 ns  ; Registrador:A|Saida[1]                               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.912 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.911 ns  ; unidadeControle:unidadeControle|state.Sub            ; WriteDataReg[29] ; clock      ;
; N/A                                     ; None                                                ; 34.911 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.910 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.909 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.908 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.903 ns  ; unidadeControle:unidadeControle|state.ShiftExeSrav   ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.902 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 34.898 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.892 ns  ; unidadeControle:unidadeControle|state.Nop            ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.886 ns  ; unidadeControle:unidadeControle|state.ShiftExeSll    ; WriteDataReg[8]  ; clock      ;
; N/A                                     ; None                                                ; 34.884 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[7]  ; clock      ;
; N/A                                     ; None                                                ; 34.882 ns  ; unidadeControle:unidadeControle|state.Lui            ; WriteDataReg[20] ; clock      ;
; N/A                                     ; None                                                ; 34.876 ns  ; unidadeControle:unidadeControle|state.Reset          ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.874 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; WriteDataReg[26] ; clock      ;
; N/A                                     ; None                                                ; 34.874 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31  ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.873 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.872 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.871 ns  ; unidadeControle:unidadeControle|state.Xor            ; WriteDataReg[8]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 17:13:45 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.15 MHz between source register "unidadeControle:unidadeControle|state.Decode" and destination register "Banco_reg:BancoReg|Reg13[11]" (period= 30.166 ns)
    Info: + Longest register to register delay is 29.978 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 1.496 ns; Loc. = LCCOMB_X47_Y39_N4; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle|WideOr56~1'
        Info: 3: + IC(1.294 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X41_Y36_N16; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 4: + IC(0.475 ns) + CELL(0.275 ns) = 3.690 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~18'
        Info: 5: + IC(0.262 ns) + CELL(0.420 ns) = 4.372 ns; Loc. = LCCOMB_X41_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~20'
        Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.771 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 7: + IC(0.734 ns) + CELL(0.150 ns) = 5.655 ns; Loc. = LCCOMB_X41_Y36_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~48'
        Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 6.052 ns; Loc. = LCCOMB_X41_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 9: + IC(0.966 ns) + CELL(0.150 ns) = 7.168 ns; Loc. = LCCOMB_X45_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~49'
        Info: 10: + IC(0.270 ns) + CELL(0.150 ns) = 7.588 ns; Loc. = LCCOMB_X45_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 7.980 ns; Loc. = LCCOMB_X45_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~50'
        Info: 12: + IC(0.295 ns) + CELL(0.150 ns) = 8.425 ns; Loc. = LCCOMB_X45_Y39_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 13: + IC(1.039 ns) + CELL(0.150 ns) = 9.614 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 10.021 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 10.427 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 17: + IC(0.417 ns) + CELL(0.150 ns) = 11.391 ns; Loc. = LCCOMB_X43_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 18: + IC(0.266 ns) + CELL(0.150 ns) = 11.807 ns; Loc. = LCCOMB_X43_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.200 ns; Loc. = LCCOMB_X43_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 12.597 ns; Loc. = LCCOMB_X43_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 21: + IC(0.754 ns) + CELL(0.150 ns) = 13.501 ns; Loc. = LCCOMB_X44_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.908 ns; Loc. = LCCOMB_X44_Y38_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~29'
        Info: 23: + IC(0.254 ns) + CELL(0.275 ns) = 14.437 ns; Loc. = LCCOMB_X44_Y38_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~56'
        Info: 24: + IC(0.259 ns) + CELL(0.150 ns) = 14.846 ns; Loc. = LCCOMB_X44_Y38_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~31'
        Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 15.384 ns; Loc. = LCCOMB_X44_Y38_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~32'
        Info: 26: + IC(0.269 ns) + CELL(0.150 ns) = 15.803 ns; Loc. = LCCOMB_X44_Y38_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.341 ns; Loc. = LCCOMB_X44_Y38_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~35'
        Info: 28: + IC(0.269 ns) + CELL(0.150 ns) = 16.760 ns; Loc. = LCCOMB_X44_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~36'
        Info: 29: + IC(0.263 ns) + CELL(0.275 ns) = 17.298 ns; Loc. = LCCOMB_X44_Y38_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~38'
        Info: 30: + IC(0.268 ns) + CELL(0.150 ns) = 17.716 ns; Loc. = LCCOMB_X44_Y38_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 31: + IC(0.262 ns) + CELL(0.275 ns) = 18.253 ns; Loc. = LCCOMB_X44_Y38_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~41'
        Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.793 ns; Loc. = LCCOMB_X44_Y38_N2; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~42'
        Info: 33: + IC(0.466 ns) + CELL(0.150 ns) = 19.409 ns; Loc. = LCCOMB_X43_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 34: + IC(1.002 ns) + CELL(0.150 ns) = 20.561 ns; Loc. = LCCOMB_X47_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~45'
        Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 20.955 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~46'
        Info: 36: + IC(0.253 ns) + CELL(0.150 ns) = 21.358 ns; Loc. = LCCOMB_X47_Y35_N4; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|Selector89~1'
        Info: 37: + IC(0.982 ns) + CELL(0.150 ns) = 22.490 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle|Selector89~2'
        Info: 38: + IC(0.802 ns) + CELL(0.271 ns) = 23.563 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~4'
        Info: 39: + IC(0.473 ns) + CELL(0.420 ns) = 24.456 ns; Loc. = LCCOMB_X43_Y35_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~2'
        Info: 40: + IC(0.245 ns) + CELL(0.420 ns) = 25.121 ns; Loc. = LCCOMB_X43_Y35_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~3'
        Info: 41: + IC(0.254 ns) + CELL(0.150 ns) = 25.525 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~4'
        Info: 42: + IC(4.087 ns) + CELL(0.366 ns) = 29.978 ns; Loc. = LCFF_X47_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg13[11]'
        Info: Total cell delay = 8.172 ns ( 27.26 % )
        Info: Total interconnect delay = 21.806 ns ( 72.74 % )
    Info: - Smallest clock skew is 0.026 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.866 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.226 ns) + CELL(0.537 ns) = 2.866 ns; Loc. = LCFF_X47_Y34_N29; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg13[11]'
            Info: Total cell delay = 1.526 ns ( 53.24 % )
            Info: Total interconnect delay = 1.340 ns ( 46.76 % )
        Info: - Longest clock path from clock "clock" to source register is 2.840 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
            Info: Total cell delay = 1.526 ns ( 53.73 % )
            Info: Total interconnect delay = 1.314 ns ( 46.27 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[11]" through register "unidadeControle:unidadeControle|state.Decode" is 36.450 ns
    Info: + Longest clock path from clock "clock" to source register is 2.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1417; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: Total cell delay = 1.526 ns ( 53.73 % )
        Info: Total interconnect delay = 1.314 ns ( 46.27 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 33.360 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y36_N7; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.Decode'
        Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 1.496 ns; Loc. = LCCOMB_X47_Y39_N4; Fanout = 33; COMB Node = 'unidadeControle:unidadeControle|WideOr56~1'
        Info: 3: + IC(1.294 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X41_Y36_N16; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 4: + IC(0.475 ns) + CELL(0.275 ns) = 3.690 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~18'
        Info: 5: + IC(0.262 ns) + CELL(0.420 ns) = 4.372 ns; Loc. = LCCOMB_X41_Y35_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~20'
        Info: 6: + IC(0.249 ns) + CELL(0.150 ns) = 4.771 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~21'
        Info: 7: + IC(0.734 ns) + CELL(0.150 ns) = 5.655 ns; Loc. = LCCOMB_X41_Y36_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~48'
        Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 6.052 ns; Loc. = LCCOMB_X41_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~22'
        Info: 9: + IC(0.966 ns) + CELL(0.150 ns) = 7.168 ns; Loc. = LCCOMB_X45_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~49'
        Info: 10: + IC(0.270 ns) + CELL(0.150 ns) = 7.588 ns; Loc. = LCCOMB_X45_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~23'
        Info: 11: + IC(0.242 ns) + CELL(0.150 ns) = 7.980 ns; Loc. = LCCOMB_X45_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~50'
        Info: 12: + IC(0.295 ns) + CELL(0.150 ns) = 8.425 ns; Loc. = LCCOMB_X45_Y39_N18; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~24'
        Info: 13: + IC(1.039 ns) + CELL(0.150 ns) = 9.614 ns; Loc. = LCCOMB_X44_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 10.021 ns; Loc. = LCCOMB_X44_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~25'
        Info: 15: + IC(0.256 ns) + CELL(0.150 ns) = 10.427 ns; Loc. = LCCOMB_X44_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 16: + IC(0.247 ns) + CELL(0.150 ns) = 10.824 ns; Loc. = LCCOMB_X44_Y34_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~26'
        Info: 17: + IC(0.417 ns) + CELL(0.150 ns) = 11.391 ns; Loc. = LCCOMB_X43_Y34_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 18: + IC(0.266 ns) + CELL(0.150 ns) = 11.807 ns; Loc. = LCCOMB_X43_Y34_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~27'
        Info: 19: + IC(0.243 ns) + CELL(0.150 ns) = 12.200 ns; Loc. = LCCOMB_X43_Y34_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 12.597 ns; Loc. = LCCOMB_X43_Y34_N22; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~28'
        Info: 21: + IC(0.754 ns) + CELL(0.150 ns) = 13.501 ns; Loc. = LCCOMB_X44_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.908 ns; Loc. = LCCOMB_X44_Y38_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~29'
        Info: 23: + IC(0.254 ns) + CELL(0.275 ns) = 14.437 ns; Loc. = LCCOMB_X44_Y38_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~56'
        Info: 24: + IC(0.259 ns) + CELL(0.150 ns) = 14.846 ns; Loc. = LCCOMB_X44_Y38_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~31'
        Info: 25: + IC(0.263 ns) + CELL(0.275 ns) = 15.384 ns; Loc. = LCCOMB_X44_Y38_N30; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~32'
        Info: 26: + IC(0.269 ns) + CELL(0.150 ns) = 15.803 ns; Loc. = LCCOMB_X44_Y38_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~33'
        Info: 27: + IC(0.263 ns) + CELL(0.275 ns) = 16.341 ns; Loc. = LCCOMB_X44_Y38_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~35'
        Info: 28: + IC(0.269 ns) + CELL(0.150 ns) = 16.760 ns; Loc. = LCCOMB_X44_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~36'
        Info: 29: + IC(0.263 ns) + CELL(0.275 ns) = 17.298 ns; Loc. = LCCOMB_X44_Y38_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~38'
        Info: 30: + IC(0.268 ns) + CELL(0.150 ns) = 17.716 ns; Loc. = LCCOMB_X44_Y38_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~39'
        Info: 31: + IC(0.262 ns) + CELL(0.275 ns) = 18.253 ns; Loc. = LCCOMB_X44_Y38_N24; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~41'
        Info: 32: + IC(0.265 ns) + CELL(0.275 ns) = 18.793 ns; Loc. = LCCOMB_X44_Y38_N2; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~42'
        Info: 33: + IC(0.466 ns) + CELL(0.150 ns) = 19.409 ns; Loc. = LCCOMB_X43_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~44'
        Info: 34: + IC(1.002 ns) + CELL(0.150 ns) = 20.561 ns; Loc. = LCCOMB_X47_Y35_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~45'
        Info: 35: + IC(0.244 ns) + CELL(0.150 ns) = 20.955 ns; Loc. = LCCOMB_X47_Y35_N0; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~46'
        Info: 36: + IC(0.253 ns) + CELL(0.150 ns) = 21.358 ns; Loc. = LCCOMB_X47_Y35_N4; Fanout = 2; COMB Node = 'unidadeControle:unidadeControle|Selector89~1'
        Info: 37: + IC(0.982 ns) + CELL(0.150 ns) = 22.490 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 21; COMB Node = 'unidadeControle:unidadeControle|Selector89~2'
        Info: 38: + IC(0.802 ns) + CELL(0.271 ns) = 23.563 ns; Loc. = LCCOMB_X44_Y35_N28; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux21~4'
        Info: 39: + IC(0.473 ns) + CELL(0.420 ns) = 24.456 ns; Loc. = LCCOMB_X43_Y35_N8; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~2'
        Info: 40: + IC(0.245 ns) + CELL(0.420 ns) = 25.121 ns; Loc. = LCCOMB_X43_Y35_N22; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~3'
        Info: 41: + IC(0.254 ns) + CELL(0.150 ns) = 25.525 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux20~4'
        Info: 42: + IC(5.047 ns) + CELL(2.788 ns) = 33.360 ns; Loc. = PIN_C15; Fanout = 0; PIN Node = 'WriteDataReg[11]'
        Info: Total cell delay = 10.594 ns ( 31.76 % )
        Info: Total interconnect delay = 22.766 ns ( 68.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Mon May 08 17:13:47 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


