

================================================================
== Vitis HLS Report for 'hls_object_green_classification'
================================================================
* Date:           Mon Nov 17 11:04:01 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                  |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- PASS_1          |        ?|           ?|          ?|          -|          -|      76800|        no|
        |- PASS1_5_Outer   |    82586|       82586|        347|          -|          -|        238|        no|
        |- PASS2           |        ?|           ?|          ?|          -|          -|  0 ~ 65535|        no|
        |- PASS_3_5_2_out  |        3|  4295491564|  3 ~ 65546|          -|          -|  1 ~ 65534|        no|
        +------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 91
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 57 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 40 
39 --> 55 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 55 
45 --> 46 
46 --> 47 
47 --> 48 55 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 3 
57 --> 58 70 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 57 
70 --> 71 77 
71 --> 72 76 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 70 
77 --> 78 
78 --> 79 
79 --> 80 81 
80 --> 81 
81 --> 82 86 
82 --> 83 85 
83 --> 84 
84 --> 85 
85 --> 81 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 92 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 93 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 94 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_0178769 = alloca i32 1"   --->   Operation 95 'alloca' 'p_0_0_0178769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_0_01787_171 = alloca i32 1"   --->   Operation 96 'alloca' 'p_0_0_01787_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_0_01787_273 = alloca i32 1"   --->   Operation 97 'alloca' 'p_0_0_01787_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%lbl = alloca i32 1"   --->   Operation 98 'alloca' 'lbl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%top_2 = alloca i32 1"   --->   Operation 99 'alloca' 'top_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%middle_2 = alloca i32 1"   --->   Operation 100 'alloca' 'middle_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%gray_pix_1 = alloca i32 1"   --->   Operation 101 'alloca' 'gray_pix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 102 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%root_loc = alloca i64 1"   --->   Operation 103 'alloca' 'root_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln349_2_loc = alloca i64 1"   --->   Operation 104 'alloca' 'zext_ln349_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%rb_1_loc = alloca i64 1"   --->   Operation 105 'alloca' 'rb_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%ra_1_loc = alloca i64 1"   --->   Operation 106 'alloca' 'ra_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln445 = store i16 1, i16 %lbl" [obj_detect.cpp:445]   --->   Operation 108 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln445 = store i32 0, i32 %row" [obj_detect.cpp:445]   --->   Operation 109 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln445 = store i32 0, i32 %col" [obj_detect.cpp:445]   --->   Operation 110 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln445 = store i17 0, i17 %i_2" [obj_detect.cpp:445]   --->   Operation 111 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%spectopmodule_ln368 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [obj_detect.cpp:368]   --->   Operation 112 'spectopmodule' 'spectopmodule_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_1, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_x"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_y"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_27, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_15, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %obj_is_green"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %object_count"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln395 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:395]   --->   Operation 145 'specmemcore' 'specmemcore_ln395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln396 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:396]   --->   Operation 146 'specmemcore' 'specmemcore_ln396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln397 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:397]   --->   Operation 147 'specmemcore' 'specmemcore_ln397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 148 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 149 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 150 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 151 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 152 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 153 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 154 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 155 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln401 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:401]   --->   Operation 156 'specmemcore' 'specmemcore_ln401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln405 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:405]   --->   Operation 157 'specmemcore' 'specmemcore_ln405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln409 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:409]   --->   Operation 158 'specmemcore' 'specmemcore_ln409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln418 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:418]   --->   Operation 159 'specmemcore' 'specmemcore_ln418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln419 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:419]   --->   Operation 160 'specmemcore' 'specmemcore_ln419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln420 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:420]   --->   Operation 161 'specmemcore' 'specmemcore_ln420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln421 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:421]   --->   Operation 162 'specmemcore' 'specmemcore_ln421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:422]   --->   Operation 163 'specmemcore' 'specmemcore_ln422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln425 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_16" [obj_detect.cpp:425]   --->   Operation 164 'specaxissidechannel' 'specaxissidechannel_ln425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln425 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_17" [obj_detect.cpp:425]   --->   Operation 165 'specaxissidechannel' 'specaxissidechannel_ln425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc223" [obj_detect.cpp:445]   --->   Operation 167 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%i = load i17 %i_2" [obj_detect.cpp:445]   --->   Operation 168 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [obj_detect.cpp:466]   --->   Operation 169 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%top_2_load = load i8 %top_2" [obj_detect.cpp:478]   --->   Operation 170 'load' 'top_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%middle_2_load = load i8 %middle_2"   --->   Operation 171 'load' 'middle_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%gray_pix_1_load = load i8 %gray_pix_1" [obj_detect.cpp:478]   --->   Operation 172 'load' 'gray_pix_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln445 = trunc i32 %row_2" [obj_detect.cpp:445]   --->   Operation 173 'trunc' 'trunc_ln445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln445_1 = trunc i32 %row_2" [obj_detect.cpp:445]   --->   Operation 174 'trunc' 'trunc_ln445_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (2.10ns)   --->   "%icmp_ln445 = icmp_eq  i17 %i, i17 76800" [obj_detect.cpp:445]   --->   Operation 175 'icmp' 'icmp_ln445' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (2.10ns)   --->   "%i_9 = add i17 %i, i17 1" [obj_detect.cpp:445]   --->   Operation 176 'add' 'i_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln445 = br i1 %icmp_ln445, void %for.inc223.split_ifconv, void %Pass1_5_inner0.preheader" [obj_detect.cpp:445]   --->   Operation 177 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%col_load_1 = load i32 %col" [obj_detect.cpp:453]   --->   Operation 178 'load' 'col_load_1' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln445_3 = trunc i32 %col_load_1" [obj_detect.cpp:445]   --->   Operation 179 'trunc' 'trunc_ln445_3' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln445_1, i8 0" [obj_detect.cpp:455]   --->   Operation 180 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln445, i6 0" [obj_detect.cpp:455]   --->   Operation 181 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.10ns)   --->   "%add_ln455 = add i17 %tmp_s, i17 %tmp_31" [obj_detect.cpp:455]   --->   Operation 182 'add' 'add_ln455' <Predicate = (!icmp_ln445)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln453)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:453]   --->   Operation 183 'bitselect' 'tmp_36' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln453)   --->   "%select_ln453_2 = select i1 %tmp_36, i32 4294967295, i32 0" [obj_detect.cpp:453]   --->   Operation 184 'select' 'select_ln453_2' <Predicate = (!icmp_ln445)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln453 = xor i32 %row_2, i32 %select_ln453_2" [obj_detect.cpp:453]   --->   Operation 185 'xor' 'xor_ln453' <Predicate = (!icmp_ln445)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [36/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 186 'urem' 'urem_ln453' <Predicate = (!icmp_ln445)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:453]   --->   Operation 187 'bitselect' 'tmp_37' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln453_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:453]   --->   Operation 188 'bitselect' 'tmp_38' <Predicate = (!icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln453_1)   --->   "%select_ln453_3 = select i1 %tmp_38, i32 4294967295, i32 0" [obj_detect.cpp:453]   --->   Operation 189 'select' 'select_ln453_3' <Predicate = (!icmp_ln445)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln453_1 = xor i32 %col_load_1, i32 %select_ln453_3" [obj_detect.cpp:453]   --->   Operation 190 'xor' 'xor_ln453_1' <Predicate = (!icmp_ln445)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [36/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 191 'urem' 'urem_ln453_1' <Predicate = (!icmp_ln445)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 192 'alloca' 'y' <Predicate = (icmp_ln445)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln502 = store i8 1, i8 %y" [obj_detect.cpp:502]   --->   Operation 193 'store' 'store_ln502' <Predicate = (icmp_ln445)> <Delay = 1.58>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln502 = br void %Pass1_5_inner0" [obj_detect.cpp:502]   --->   Operation 194 'br' 'br_ln502' <Predicate = (icmp_ln445)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 195 [35/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 195 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [35/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 196 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 197 [34/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 197 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [34/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 198 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 199 [33/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 199 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [33/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 200 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 201 [32/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 201 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [32/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 202 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 203 [31/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 203 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [31/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 204 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 205 [30/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 205 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [30/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 206 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 207 [29/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 207 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [29/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 208 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 209 [28/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 209 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [28/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 210 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 211 [27/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 211 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [27/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 212 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 213 [26/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 213 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [26/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 214 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 215 [25/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 215 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [25/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 216 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 217 [24/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 217 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [24/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 218 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 219 [23/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 219 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [23/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 220 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 221 [22/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 221 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [22/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 222 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 223 [21/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 223 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [21/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 224 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 225 [20/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 225 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [20/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 226 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 227 [19/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 227 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [19/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 228 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 229 [18/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 229 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [18/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 230 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 231 [17/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 231 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [17/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 232 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 233 [16/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 233 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [16/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 234 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 235 [15/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 235 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [15/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 236 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 237 [14/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 237 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [14/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 238 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 239 [13/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 239 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [13/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 240 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 241 [12/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 241 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [12/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 242 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 243 [11/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 243 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [11/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 244 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 245 [10/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 245 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [10/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 246 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [obj_detect.cpp:448]   --->   Operation 247 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%in_pix_data_V = extractvalue i34 %empty" [obj_detect.cpp:448]   --->   Operation 248 'extractvalue' 'in_pix_data_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%R = trunc i24 %in_pix_data_V" [obj_detect.cpp:449]   --->   Operation 249 'trunc' 'R' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15" [obj_detect.cpp:450]   --->   Operation 250 'partselect' 'G' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23" [obj_detect.cpp:451]   --->   Operation 251 'partselect' 'B' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 252 [9/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 252 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 253 [9/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 253 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln457_2 = zext i8 %G" [obj_detect.cpp:457]   --->   Operation 254 'zext' 'zext_ln457_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 255 [3/3] (1.05ns) (grouped into DSP with root node add_ln457)   --->   "%mul_ln457 = mul i14 %zext_ln457_2, i14 59" [obj_detect.cpp:457]   --->   Operation 255 'mul' 'mul_ln457' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 256 [8/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 256 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 257 [8/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 257 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node add_ln457)   --->   "%mul_ln457 = mul i14 %zext_ln457_2, i14 59" [obj_detect.cpp:457]   --->   Operation 258 'mul' 'mul_ln457' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln457_5 = zext i8 %B" [obj_detect.cpp:457]   --->   Operation 259 'zext' 'zext_ln457_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln457_1)   --->   "%mul_ln457_1 = mul i12 %zext_ln457_5, i12 11" [obj_detect.cpp:457]   --->   Operation 260 'mul' 'mul_ln457_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.36>
ST_32 : Operation 261 [7/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 261 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (2.10ns)   --->   "%add_ln455_1 = add i17 %add_ln455, i17 %trunc_ln445_3" [obj_detect.cpp:455]   --->   Operation 262 'add' 'add_ln455_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i17 %add_ln455_1" [obj_detect.cpp:455]   --->   Operation 263 'zext' 'zext_ln455' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln455" [obj_detect.cpp:455]   --->   Operation 264 'getelementptr' 'imgB_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln455" [obj_detect.cpp:454]   --->   Operation 265 'getelementptr' 'imgG_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln455" [obj_detect.cpp:453]   --->   Operation 266 'getelementptr' 'imgR_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln455" [obj_detect.cpp:494]   --->   Operation 267 'getelementptr' 'label_map_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 268 [7/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 268 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln453 = store i8 %R, i17 %imgR_addr" [obj_detect.cpp:453]   --->   Operation 269 'store' 'store_ln453' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln454 = store i8 %G, i17 %imgG_addr" [obj_detect.cpp:454]   --->   Operation 270 'store' 'store_ln454' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln455 = store i8 %B, i17 %imgB_addr" [obj_detect.cpp:455]   --->   Operation 271 'store' 'store_ln455' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0" [obj_detect.cpp:457]   --->   Operation 272 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln457 = zext i13 %shl_ln" [obj_detect.cpp:457]   --->   Operation 273 'zext' 'zext_ln457' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln457_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [obj_detect.cpp:457]   --->   Operation 274 'bitconcatenate' 'shl_ln457_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln457_1 = zext i9 %shl_ln457_1" [obj_detect.cpp:457]   --->   Operation 275 'zext' 'zext_ln457_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (1.67ns)   --->   "%sub_ln457 = sub i14 %zext_ln457, i14 %zext_ln457_1" [obj_detect.cpp:457]   --->   Operation 276 'sub' 'sub_ln457' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node add_ln457)   --->   "%mul_ln457 = mul i14 %zext_ln457_2, i14 59" [obj_detect.cpp:457]   --->   Operation 277 'mul' 'mul_ln457' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln457 = sext i14 %sub_ln457" [obj_detect.cpp:457]   --->   Operation 278 'sext' 'sext_ln457' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln457_4 = zext i40 %sext_ln457" [obj_detect.cpp:457]   --->   Operation 279 'zext' 'zext_ln457_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns) (grouped into DSP with root node add_ln457)   --->   "%zext_ln457_3 = zext i14 %mul_ln457" [obj_detect.cpp:457]   --->   Operation 280 'zext' 'zext_ln457_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln457 = add i41 %zext_ln457_3, i41 %zext_ln457_4" [obj_detect.cpp:457]   --->   Operation 281 'add' 'add_ln457' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 282 [2/3] (1.05ns) (grouped into DSP with root node add_ln457_1)   --->   "%mul_ln457_1 = mul i12 %zext_ln457_5, i12 11" [obj_detect.cpp:457]   --->   Operation 282 'mul' 'mul_ln457_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln453 = zext i32 %row_2" [obj_detect.cpp:453]   --->   Operation 283 'zext' 'zext_ln453' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.58ns)   --->   Input mux for Operation 284 '%mul_ln453 = mul i65 %zext_ln453, i65 5726623062'
ST_33 : Operation 284 [2/2] (5.32ns)   --->   "%mul_ln453 = mul i65 %zext_ln453, i65 5726623062" [obj_detect.cpp:453]   --->   Operation 284 'mul' 'mul_ln453' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 285 [6/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 285 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [6/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 286 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln457 = add i41 %zext_ln457_3, i41 %zext_ln457_4" [obj_detect.cpp:457]   --->   Operation 287 'add' 'add_ln457' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node add_ln457_1)   --->   "%mul_ln457_1 = mul i12 %zext_ln457_5, i12 11" [obj_detect.cpp:457]   --->   Operation 288 'mul' 'mul_ln457_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node add_ln457_1)   --->   "%zext_ln457_6 = zext i12 %mul_ln457_1" [obj_detect.cpp:457]   --->   Operation 289 'zext' 'zext_ln457_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln457_1 = add i41 %add_ln457, i41 %zext_ln457_6" [obj_detect.cpp:457]   --->   Operation 290 'add' 'add_ln457_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 291 [1/2] (6.91ns)   --->   "%mul_ln453 = mul i65 %zext_ln453, i65 5726623062" [obj_detect.cpp:453]   --->   Operation 291 'mul' 'mul_ln453' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln453, i32 34, i32 47" [obj_detect.cpp:482]   --->   Operation 292 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 293 [5/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 293 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 294 [5/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 294 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln457_1 = add i41 %add_ln457, i41 %zext_ln457_6" [obj_detect.cpp:457]   --->   Operation 295 'add' 'add_ln457_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.08>
ST_35 : Operation 296 [3/3] (1.05ns) (grouped into DSP with root node add_ln482)   --->   "%mul_ln482 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:482]   --->   Operation 296 'mul' 'mul_ln482' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 297 [4/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 297 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln453_1 = zext i32 %col_load_1" [obj_detect.cpp:453]   --->   Operation 298 'zext' 'zext_ln453_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln453_2 = zext i32 %col_load_1" [obj_detect.cpp:453]   --->   Operation 299 'zext' 'zext_ln453_2' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (1.58ns)   --->   Input mux for Operation 300 '%mul_ln453_1 = mul i65 %zext_ln453_2, i65 5726623062'
ST_35 : Operation 300 [2/2] (5.32ns)   --->   "%mul_ln453_1 = mul i65 %zext_ln453_2, i65 5726623062" [obj_detect.cpp:453]   --->   Operation 300 'mul' 'mul_ln453_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [4/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 301 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln457_7 = zext i41 %add_ln457_1" [obj_detect.cpp:457]   --->   Operation 302 'zext' 'zext_ln457_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 303 [3/3] (7.08ns)   --->   "%mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107" [obj_detect.cpp:457]   --->   Operation 303 'mul' 'mul_ln457_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2 = getelementptr i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1, i64 0, i64 %zext_ln453_1" [obj_detect.cpp:472]   --->   Operation 304 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3 = getelementptr i8 %hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint, i64 0, i64 %zext_ln453_1" [obj_detect.cpp:472]   --->   Operation 305 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.08>
ST_36 : Operation 306 [2/3] (1.05ns) (grouped into DSP with root node add_ln482)   --->   "%mul_ln482 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:482]   --->   Operation 306 'mul' 'mul_ln482' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 307 [3/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 307 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 308 [1/2] (6.91ns)   --->   "%mul_ln453_1 = mul i65 %zext_ln453_2, i65 5726623062" [obj_detect.cpp:453]   --->   Operation 308 'mul' 'mul_ln453_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%udiv_ln453_1_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln453_1, i32 34, i32 47" [obj_detect.cpp:482]   --->   Operation 309 'partselect' 'udiv_ln453_1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 310 [3/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 310 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 311 [2/3] (7.08ns)   --->   "%mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107" [obj_detect.cpp:457]   --->   Operation 311 'mul' 'mul_ln457_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.08>
ST_37 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln482)   --->   "%mul_ln482 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:482]   --->   Operation 312 'mul' 'mul_ln482' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 313 [2/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 313 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln482 = add i14 %mul_ln482, i14 %udiv_ln453_1_cast" [obj_detect.cpp:482]   --->   Operation 314 'add' 'add_ln482' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 315 [2/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 315 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/3] (7.08ns)   --->   "%mul_ln457_2 = mul i56 %zext_ln457_7, i56 2814749767107" [obj_detect.cpp:457]   --->   Operation 316 'mul' 'mul_ln457_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%gray_pix = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln457_2, i32 48, i32 55" [obj_detect.cpp:457]   --->   Operation 317 'partselect' 'gray_pix' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:466]   --->   Operation 318 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_37 : Operation 319 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:466]   --->   Operation 319 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 38 <SV = 37> <Delay = 6.69>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln445_2 = trunc i32 %row_2" [obj_detect.cpp:445]   --->   Operation 320 'trunc' 'trunc_ln445_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln445_4 = trunc i32 %row_2" [obj_detect.cpp:445]   --->   Operation 321 'trunc' 'trunc_ln445_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%speclooptripcount_ln448 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800" [obj_detect.cpp:448]   --->   Operation 322 'speclooptripcount' 'speclooptripcount_ln448' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [obj_detect.cpp:445]   --->   Operation 323 'specloopname' 'specloopname_ln445' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:453]   --->   Operation 324 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 325 [1/36] (4.13ns)   --->   "%urem_ln453 = urem i32 %xor_ln453, i32 3" [obj_detect.cpp:453]   --->   Operation 325 'urem' 'urem_ln453' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln453 = trunc i2 %urem_ln453" [obj_detect.cpp:453]   --->   Operation 326 'trunc' 'trunc_ln453' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (1.56ns)   --->   "%sub_ln453 = sub i2 2, i2 %trunc_ln453" [obj_detect.cpp:453]   --->   Operation 327 'sub' 'sub_ln453' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 328 [1/1] (0.99ns)   --->   "%select_ln453 = select i1 %tmp_35, i2 %sub_ln453, i2 %trunc_ln453" [obj_detect.cpp:453]   --->   Operation 328 'select' 'select_ln453' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 329 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln482 = add i14 %mul_ln482, i14 %udiv_ln453_1_cast" [obj_detect.cpp:482]   --->   Operation 329 'add' 'add_ln482' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i14 %add_ln482" [obj_detect.cpp:482]   --->   Operation 330 'zext' 'zext_ln482' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 331 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 332 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 333 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 334 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 335 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 336 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 337 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 338 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln482" [obj_detect.cpp:482]   --->   Operation 339 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 340 [1/36] (4.13ns)   --->   "%urem_ln453_1 = urem i32 %xor_ln453_1, i32 3" [obj_detect.cpp:453]   --->   Operation 340 'urem' 'urem_ln453_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 2> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln453_1 = trunc i2 %urem_ln453_1" [obj_detect.cpp:453]   --->   Operation 341 'trunc' 'trunc_ln453_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 342 [1/1] (1.56ns)   --->   "%sub_ln453_1 = sub i2 2, i2 %trunc_ln453_1" [obj_detect.cpp:453]   --->   Operation 342 'sub' 'sub_ln453_1' <Predicate = (tmp_37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 343 [1/1] (0.99ns)   --->   "%select_ln453_1 = select i1 %tmp_37, i2 %sub_ln453_1, i2 %trunc_ln453_1" [obj_detect.cpp:453]   --->   Operation 343 'select' 'select_ln453_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31" [obj_detect.cpp:466]   --->   Operation 344 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 345 [1/1] (2.52ns)   --->   "%icmp_ln466 = icmp_sgt  i31 %tmp_39, i31 0" [obj_detect.cpp:466]   --->   Operation 345 'icmp' 'icmp_ln466' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:466]   --->   Operation 346 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 347 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:466]   --->   Operation 347 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 348 [1/1] (1.58ns)   --->   "%top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i1 %trunc_ln445_4" [obj_detect.cpp:466]   --->   Operation 348 'mux' 'top' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 349 [1/1] (1.24ns)   --->   "%top_3 = select i1 %icmp_ln466, i8 %top, i8 0" [obj_detect.cpp:466]   --->   Operation 349 'select' 'top_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 350 [1/1] (2.55ns)   --->   "%icmp_ln467 = icmp_sgt  i32 %row_2, i32 0" [obj_detect.cpp:467]   --->   Operation 350 'icmp' 'icmp_ln467' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [1/1] (1.58ns)   --->   "%middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i1 %trunc_ln445_4" [obj_detect.cpp:467]   --->   Operation 351 'mux' 'middle' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [1/1] (1.24ns)   --->   "%middle_3 = select i1 %icmp_ln467, i8 %middle, i8 0" [obj_detect.cpp:467]   --->   Operation 352 'select' 'middle_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln472 = br i1 %trunc_ln445_4, void %arrayidx25120.case.0, void %arrayidx25120.case.1" [obj_detect.cpp:472]   --->   Operation 353 'br' 'br_ln472' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 354 [1/1] (3.25ns)   --->   "%store_ln472 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:472]   --->   Operation 354 'store' 'store_ln472' <Predicate = (!trunc_ln445_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln472 = br void %arrayidx25120.exit" [obj_detect.cpp:472]   --->   Operation 355 'br' 'br_ln472' <Predicate = (!trunc_ln445_4)> <Delay = 0.00>
ST_38 : Operation 356 [1/1] (3.25ns)   --->   "%store_ln472 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:472]   --->   Operation 356 'store' 'store_ln472' <Predicate = (trunc_ln445_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln472 = br void %arrayidx25120.exit" [obj_detect.cpp:472]   --->   Operation 357 'br' 'br_ln472' <Predicate = (trunc_ln445_4)> <Delay = 0.00>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [obj_detect.cpp:476]   --->   Operation 358 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31" [obj_detect.cpp:476]   --->   Operation 359 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (2.52ns)   --->   "%icmp_ln476 = icmp_sgt  i31 %tmp_44, i31 0" [obj_detect.cpp:476]   --->   Operation 360 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 361 [1/1] (0.97ns)   --->   "%and_ln476 = and i1 %icmp_ln466, i1 %icmp_ln476" [obj_detect.cpp:476]   --->   Operation 361 'and' 'and_ln476' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %and_ln476, void %if.end299, void %if.then" [obj_detect.cpp:476]   --->   Operation 362 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%p_0_0_01787_171_load = load i8 %p_0_0_01787_171" [obj_detect.cpp:477]   --->   Operation 363 'load' 'p_0_0_01787_171_load' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%p_0_0_01787_273_load = load i8 %p_0_0_01787_273" [obj_detect.cpp:477]   --->   Operation 364 'load' 'p_0_0_01787_273_load' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01787_171_load, i1 0" [obj_detect.cpp:477]   --->   Operation 365 'bitconcatenate' 'shl_ln1' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln477_2 = zext i9 %shl_ln1" [obj_detect.cpp:477]   --->   Operation 366 'zext' 'zext_ln477_2' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln477_4 = zext i8 %p_0_0_01787_273_load" [obj_detect.cpp:477]   --->   Operation 367 'zext' 'zext_ln477_4' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (1.82ns)   --->   "%add_ln477 = add i10 %zext_ln477_2, i10 %zext_ln477_4" [obj_detect.cpp:477]   --->   Operation 368 'add' 'add_ln477' <Predicate = (and_ln476)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln478_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_pix_1_load, i1 0" [obj_detect.cpp:478]   --->   Operation 369 'bitconcatenate' 'shl_ln478_1' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln478_2 = zext i9 %shl_ln478_1" [obj_detect.cpp:478]   --->   Operation 370 'zext' 'zext_ln478_2' <Predicate = (and_ln476)> <Delay = 0.00>
ST_38 : Operation 371 [1/1] (1.82ns)   --->   "%add_ln478 = add i10 %zext_ln478_2, i10 %zext_ln477_4" [obj_detect.cpp:478]   --->   Operation 371 'add' 'add_ln478' <Predicate = (and_ln476)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 372 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453, void %arrayidx30321125.case.2, i2 0, void %arrayidx30321125.case.0, i2 1, void %arrayidx30321125.case.1" [obj_detect.cpp:482]   --->   Operation 372 'switch' 'switch_ln482' <Predicate = true> <Delay = 1.86>
ST_39 : Operation 373 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2136, i2 0, void %arrayidx30321125.case.0134, i2 1, void %arrayidx30321125.case.1135" [obj_detect.cpp:482]   --->   Operation 373 'switch' 'switch_ln482' <Predicate = (select_ln453 == 1)> <Delay = 1.86>
ST_39 : Operation 374 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:482]   --->   Operation 374 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit133" [obj_detect.cpp:482]   --->   Operation 375 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 1)> <Delay = 0.00>
ST_39 : Operation 376 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:482]   --->   Operation 376 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit133" [obj_detect.cpp:482]   --->   Operation 377 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 0)> <Delay = 0.00>
ST_39 : Operation 378 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:482]   --->   Operation 378 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit133" [obj_detect.cpp:482]   --->   Operation 379 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit" [obj_detect.cpp:482]   --->   Operation 380 'br' 'br_ln482' <Predicate = (select_ln453 == 1)> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2131, i2 0, void %arrayidx30321125.case.0129, i2 1, void %arrayidx30321125.case.1130" [obj_detect.cpp:482]   --->   Operation 381 'switch' 'switch_ln482' <Predicate = (select_ln453 == 0)> <Delay = 1.86>
ST_39 : Operation 382 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:482]   --->   Operation 382 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit128" [obj_detect.cpp:482]   --->   Operation 383 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 1)> <Delay = 0.00>
ST_39 : Operation 384 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:482]   --->   Operation 384 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit128" [obj_detect.cpp:482]   --->   Operation 385 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 0)> <Delay = 0.00>
ST_39 : Operation 386 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:482]   --->   Operation 386 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit128" [obj_detect.cpp:482]   --->   Operation 387 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_39 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit" [obj_detect.cpp:482]   --->   Operation 388 'br' 'br_ln482' <Predicate = (select_ln453 == 0)> <Delay = 0.00>
ST_39 : Operation 389 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2141, i2 0, void %arrayidx30321125.case.0139, i2 1, void %arrayidx30321125.case.1140" [obj_detect.cpp:482]   --->   Operation 389 'switch' 'switch_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1)> <Delay = 1.86>
ST_39 : Operation 390 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:482]   --->   Operation 390 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 391 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit138" [obj_detect.cpp:482]   --->   Operation 391 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 1)> <Delay = 0.00>
ST_39 : Operation 392 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:482]   --->   Operation 392 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit138" [obj_detect.cpp:482]   --->   Operation 393 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 0)> <Delay = 0.00>
ST_39 : Operation 394 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:482]   --->   Operation 394 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit138" [obj_detect.cpp:482]   --->   Operation 395 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_39 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit" [obj_detect.cpp:482]   --->   Operation 396 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1)> <Delay = 0.00>
ST_39 : Operation 397 [1/1] (1.58ns)   --->   "%br_ln486 = br void %if.end340" [obj_detect.cpp:486]   --->   Operation 397 'br' 'br_ln486' <Predicate = true> <Delay = 1.58>

State 40 <SV = 38> <Delay = 6.72>
ST_40 : Operation 398 [1/1] (0.00ns)   --->   "%p_0_0_0178769_load = load i8 %p_0_0_0178769" [obj_detect.cpp:477]   --->   Operation 398 'load' 'p_0_0_0178769_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i8 %p_0_0_0178769_load" [obj_detect.cpp:477]   --->   Operation 399 'zext' 'zext_ln477' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln477_1 = zext i8 %top_3" [obj_detect.cpp:477]   --->   Operation 400 'zext' 'zext_ln477_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (1.91ns)   --->   "%sub_ln477 = sub i9 %zext_ln477_1, i9 %zext_ln477" [obj_detect.cpp:477]   --->   Operation 401 'sub' 'sub_ln477' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln477 = sext i9 %sub_ln477" [obj_detect.cpp:477]   --->   Operation 402 'sext' 'sext_ln477' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln477_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0" [obj_detect.cpp:477]   --->   Operation 403 'bitconcatenate' 'shl_ln477_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln477_3 = zext i9 %shl_ln477_1" [obj_detect.cpp:477]   --->   Operation 404 'zext' 'zext_ln477_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln477_5 = zext i8 %gray_pix" [obj_detect.cpp:477]   --->   Operation 405 'zext' 'zext_ln477_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln477_6 = zext i8 %gray_pix" [obj_detect.cpp:477]   --->   Operation 406 'zext' 'zext_ln477_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln477_7 = zext i10 %add_ln477" [obj_detect.cpp:477]   --->   Operation 407 'zext' 'zext_ln477_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 408 [1/1] (1.73ns)   --->   "%sub_ln477_1 = sub i11 %zext_ln477_5, i11 %zext_ln477_7" [obj_detect.cpp:477]   --->   Operation 408 'sub' 'sub_ln477_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln477_1 = add i11 %zext_ln477_3, i11 %sext_ln477" [obj_detect.cpp:477]   --->   Operation 409 'add' 'add_ln477_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 410 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %add_ln477_1, i11 %sub_ln477_1" [obj_detect.cpp:477]   --->   Operation 410 'add' 'gx' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 411 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0" [obj_detect.cpp:478]   --->   Operation 411 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i9 %shl_ln2" [obj_detect.cpp:478]   --->   Operation 412 'zext' 'zext_ln478' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln478_1 = zext i8 %top_3" [obj_detect.cpp:478]   --->   Operation 413 'zext' 'zext_ln478_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln478_3 = zext i10 %add_ln478" [obj_detect.cpp:478]   --->   Operation 414 'zext' 'zext_ln478_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (1.73ns)   --->   "%sub_ln478 = sub i11 %zext_ln478_3, i11 %zext_ln478" [obj_detect.cpp:478]   --->   Operation 415 'sub' 'sub_ln478' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 416 [1/1] (1.91ns)   --->   "%sub_ln478_1 = sub i9 %zext_ln477_6, i9 %zext_ln477" [obj_detect.cpp:478]   --->   Operation 416 'sub' 'sub_ln478_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln478 = sext i9 %sub_ln478_1" [obj_detect.cpp:478]   --->   Operation 417 'sext' 'sext_ln478' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln478_1 = add i11 %sext_ln478, i11 %sub_ln478" [obj_detect.cpp:478]   --->   Operation 418 'add' 'add_ln478_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 419 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = sub i11 %add_ln478_1, i11 %zext_ln478_1" [obj_detect.cpp:478]   --->   Operation 419 'sub' 'gy' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 420 [1/1] (0.00ns)   --->   "%sext_ln479_1 = sext i11 %gy" [obj_detect.cpp:479]   --->   Operation 420 'sext' 'sext_ln479_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 421 [3/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1" [obj_detect.cpp:479]   --->   Operation 421 'mul' 'mul_ln479_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 39> <Delay = 5.63>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln479 = sext i11 %gx" [obj_detect.cpp:479]   --->   Operation 422 'sext' 'sext_ln479' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 423 [1/1] (5.63ns)   --->   "%mul_ln479 = mul i21 %sext_ln479, i21 %sext_ln479" [obj_detect.cpp:479]   --->   Operation 423 'mul' 'mul_ln479' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 424 [2/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1" [obj_detect.cpp:479]   --->   Operation 424 'mul' 'mul_ln479_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 40> <Delay = 2.10>
ST_42 : Operation 425 [1/3] (0.00ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln479_1 = mul i21 %sext_ln479_1, i21 %sext_ln479_1" [obj_detect.cpp:479]   --->   Operation 425 'mul' 'mul_ln479_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 426 [2/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln479, i21 %mul_ln479_1" [obj_detect.cpp:479]   --->   Operation 426 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 41> <Delay = 4.32>
ST_43 : Operation 427 [1/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln479, i21 %mul_ln479_1" [obj_detect.cpp:479]   --->   Operation 427 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 428 [1/1] (2.22ns)   --->   "%edge = icmp_ugt  i21 %mag_sq, i21 48400" [obj_detect.cpp:480]   --->   Operation 428 'icmp' 'edge' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 429 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453, void %arrayidx30321125.case.2145, i2 0, void %arrayidx30321125.case.0143, i2 1, void %arrayidx30321125.case.1144" [obj_detect.cpp:482]   --->   Operation 429 'switch' 'switch_ln482' <Predicate = true> <Delay = 1.86>
ST_43 : Operation 430 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2155, i2 0, void %arrayidx30321125.case.0153, i2 1, void %arrayidx30321125.case.1154" [obj_detect.cpp:482]   --->   Operation 430 'switch' 'switch_ln482' <Predicate = (select_ln453 == 1)> <Delay = 1.86>
ST_43 : Operation 431 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2150, i2 0, void %arrayidx30321125.case.0148, i2 1, void %arrayidx30321125.case.1149" [obj_detect.cpp:482]   --->   Operation 431 'switch' 'switch_ln482' <Predicate = (select_ln453 == 0)> <Delay = 1.86>
ST_43 : Operation 432 [1/1] (1.86ns)   --->   "%switch_ln482 = switch i2 %select_ln453_1, void %arrayidx30321125.case.2160, i2 0, void %arrayidx30321125.case.0158, i2 1, void %arrayidx30321125.case.1159" [obj_detect.cpp:482]   --->   Operation 432 'switch' 'switch_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1)> <Delay = 1.86>

State 44 <SV = 42> <Delay = 5.84>
ST_44 : Operation 433 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:482]   --->   Operation 433 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit152" [obj_detect.cpp:482]   --->   Operation 434 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 1)> <Delay = 0.00>
ST_44 : Operation 435 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:482]   --->   Operation 435 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit152" [obj_detect.cpp:482]   --->   Operation 436 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 == 0)> <Delay = 0.00>
ST_44 : Operation 437 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:482]   --->   Operation 437 'store' 'store_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit152" [obj_detect.cpp:482]   --->   Operation 438 'br' 'br_ln482' <Predicate = (select_ln453 == 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_44 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit142" [obj_detect.cpp:482]   --->   Operation 439 'br' 'br_ln482' <Predicate = (select_ln453 == 1)> <Delay = 0.00>
ST_44 : Operation 440 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:482]   --->   Operation 440 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit147" [obj_detect.cpp:482]   --->   Operation 441 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 1)> <Delay = 0.00>
ST_44 : Operation 442 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:482]   --->   Operation 442 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 443 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit147" [obj_detect.cpp:482]   --->   Operation 443 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 == 0)> <Delay = 0.00>
ST_44 : Operation 444 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:482]   --->   Operation 444 'store' 'store_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 445 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit147" [obj_detect.cpp:482]   --->   Operation 445 'br' 'br_ln482' <Predicate = (select_ln453 == 0 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_44 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit142" [obj_detect.cpp:482]   --->   Operation 446 'br' 'br_ln482' <Predicate = (select_ln453 == 0)> <Delay = 0.00>
ST_44 : Operation 447 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:482]   --->   Operation 447 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit157" [obj_detect.cpp:482]   --->   Operation 448 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 1)> <Delay = 0.00>
ST_44 : Operation 449 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:482]   --->   Operation 449 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit157" [obj_detect.cpp:482]   --->   Operation 450 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 == 0)> <Delay = 0.00>
ST_44 : Operation 451 [1/1] (3.25ns)   --->   "%store_ln482 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:482]   --->   Operation 451 'store' 'store_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit157" [obj_detect.cpp:482]   --->   Operation 452 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1 & select_ln453_1 != 0 & select_ln453_1 != 1)> <Delay = 0.00>
ST_44 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln482 = br void %arrayidx30321125.exit142" [obj_detect.cpp:482]   --->   Operation 453 'br' 'br_ln482' <Predicate = (select_ln453 != 0 & select_ln453 != 1)> <Delay = 0.00>
ST_44 : Operation 454 [1/1] (1.58ns)   --->   "%br_ln486 = br i1 %edge, void %if.end340, void %cond.end323_ifconv" [obj_detect.cpp:486]   --->   Operation 454 'br' 'br_ln486' <Predicate = true> <Delay = 1.58>
ST_44 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln487 = add i17 %trunc_ln445_3, i17 131071" [obj_detect.cpp:487]   --->   Operation 455 'add' 'add_ln487' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 456 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln487_1 = add i17 %add_ln455, i17 %add_ln487" [obj_detect.cpp:487]   --->   Operation 456 'add' 'add_ln487_1' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 457 [1/1] (1.91ns)   --->   "%add_ln488 = add i8 %trunc_ln445_2, i8 255" [obj_detect.cpp:488]   --->   Operation 457 'add' 'add_ln488' <Predicate = (edge)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln488, i8 0" [obj_detect.cpp:488]   --->   Operation 458 'bitconcatenate' 'tmp_32' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln488 = zext i16 %tmp_32" [obj_detect.cpp:488]   --->   Operation 459 'zext' 'zext_ln488' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln488, i6 0" [obj_detect.cpp:488]   --->   Operation 460 'bitconcatenate' 'tmp_33' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln488_1 = zext i14 %tmp_33" [obj_detect.cpp:488]   --->   Operation 461 'zext' 'zext_ln488_1' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln488_1 = add i17 %zext_ln488, i17 %zext_ln488_1" [obj_detect.cpp:488]   --->   Operation 462 'add' 'add_ln488_1' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 463 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln488_2 = add i17 %add_ln488_1, i17 %trunc_ln445_3" [obj_detect.cpp:488]   --->   Operation 463 'add' 'add_ln488_2' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln487 = zext i17 %add_ln487_1" [obj_detect.cpp:487]   --->   Operation 464 'zext' 'zext_ln487' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 465 [1/1] (0.00ns)   --->   "%label_map_addr_1 = getelementptr i16 %label_map, i64 0, i64 %zext_ln487" [obj_detect.cpp:487]   --->   Operation 465 'getelementptr' 'label_map_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 466 [2/2] (3.25ns)   --->   "%cur = load i17 %label_map_addr_1" [obj_detect.cpp:487]   --->   Operation 466 'load' 'cur' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_45 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln488_2 = zext i17 %add_ln488_2" [obj_detect.cpp:488]   --->   Operation 467 'zext' 'zext_ln488_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 468 [1/1] (0.00ns)   --->   "%label_map_addr_2 = getelementptr i16 %label_map, i64 0, i64 %zext_ln488_2" [obj_detect.cpp:488]   --->   Operation 468 'getelementptr' 'label_map_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 469 [2/2] (3.25ns)   --->   "%cur_7 = load i17 %label_map_addr_2" [obj_detect.cpp:488]   --->   Operation 469 'load' 'cur_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>

State 46 <SV = 44> <Delay = 5.33>
ST_46 : Operation 470 [1/2] (3.25ns)   --->   "%cur = load i17 %label_map_addr_1" [obj_detect.cpp:487]   --->   Operation 470 'load' 'cur' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln350 = trunc i16 %cur" [obj_detect.cpp:350->obj_detect.cpp:362->obj_detect.cpp:492]   --->   Operation 471 'trunc' 'trunc_ln350' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/2] (3.25ns)   --->   "%cur_7 = load i17 %label_map_addr_2" [obj_detect.cpp:488]   --->   Operation 472 'load' 'cur_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln350_1 = trunc i16 %cur_7" [obj_detect.cpp:350->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 473 'trunc' 'trunc_ln350_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 474 [1/1] (2.07ns)   --->   "%icmp_ln489 = icmp_ne  i16 %cur, i16 0" [obj_detect.cpp:489]   --->   Operation 474 'icmp' 'icmp_ln489' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 475 [1/1] (2.07ns)   --->   "%icmp_ln492 = icmp_ne  i16 %cur_7, i16 0" [obj_detect.cpp:492]   --->   Operation 475 'icmp' 'icmp_ln492' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 476 [1/1] (2.07ns)   --->   "%icmp_ln492_1 = icmp_ne  i16 %cur, i16 %cur_7" [obj_detect.cpp:492]   --->   Operation 476 'icmp' 'icmp_ln492_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 5.82>
ST_47 : Operation 477 [1/1] (0.00ns)   --->   "%lbl_load_6 = load i16 %lbl" [obj_detect.cpp:491]   --->   Operation 477 'load' 'lbl_load_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 478 [1/1] (2.07ns)   --->   "%next_label_1 = add i16 %lbl_load_6, i16 1" [obj_detect.cpp:491]   --->   Operation 478 'add' 'next_label_1' <Predicate = (!icmp_ln492 & !icmp_ln489)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node next_label_2)   --->   "%next_label = select i1 %icmp_ln492, i16 %lbl_load_6, i16 %next_label_1" [obj_detect.cpp:490]   --->   Operation 479 'select' 'next_label' <Predicate = (!icmp_ln489)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node lbl_3)   --->   "%lbl_1 = select i1 %icmp_ln492, i16 %cur_7, i16 %lbl_load_6" [obj_detect.cpp:490]   --->   Operation 480 'select' 'lbl_1' <Predicate = (!icmp_ln489)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 481 [1/1] (0.80ns) (out node of the LUT)   --->   "%next_label_2 = select i1 %icmp_ln489, i16 %lbl_load_6, i16 %next_label" [obj_detect.cpp:489]   --->   Operation 481 'select' 'next_label_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 482 [1/1] (0.80ns) (out node of the LUT)   --->   "%lbl_3 = select i1 %icmp_ln489, i16 %cur, i16 %lbl_1" [obj_detect.cpp:489]   --->   Operation 482 'select' 'lbl_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln492_1)   --->   "%and_ln492 = and i1 %icmp_ln492, i1 %icmp_ln492_1" [obj_detect.cpp:492]   --->   Operation 483 'and' 'and_ln492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 484 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln492_1 = and i1 %and_ln492, i1 %icmp_ln489" [obj_detect.cpp:492]   --->   Operation 484 'and' 'and_ln492_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %and_ln492_1, void %if.end339, void %while.cond.i.i.preheader" [obj_detect.cpp:492]   --->   Operation 485 'br' 'br_ln492' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 486 [2/2] (4.84ns)   --->   "%call_ln487 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_1, i16 %cur, i16 %ra_1_loc, i16 %parent" [obj_detect.cpp:487]   --->   Operation 486 'call' 'call_ln487' <Predicate = (and_ln492_1)> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 46> <Delay = 5.33>
ST_48 : Operation 487 [1/2] (5.33ns)   --->   "%call_ln487 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_1, i16 %cur, i16 %ra_1_loc, i16 %parent" [obj_detect.cpp:487]   --->   Operation 487 'call' 'call_ln487' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 47> <Delay = 4.84>
ST_49 : Operation 488 [1/1] (0.00ns)   --->   "%ra_1_loc_load = load i16 %ra_1_loc"   --->   Operation 488 'load' 'ra_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 489 [2/2] (4.84ns)   --->   "%call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_2, i9 %trunc_ln350, i16 %ra_1_loc_load, i16 %parent" [obj_detect.cpp:350->obj_detect.cpp:362->obj_detect.cpp:492]   --->   Operation 489 'call' 'call_ln350' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 48> <Delay = 0.00>
ST_50 : Operation 490 [1/2] (0.00ns)   --->   "%call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_2, i9 %trunc_ln350, i16 %ra_1_loc_load, i16 %parent" [obj_detect.cpp:350->obj_detect.cpp:362->obj_detect.cpp:492]   --->   Operation 490 'call' 'call_ln350' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 49> <Delay = 4.84>
ST_51 : Operation 491 [2/2] (4.84ns)   --->   "%call_ln488 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln349_2_loc, i16 %parent" [obj_detect.cpp:488]   --->   Operation 491 'call' 'call_ln488' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 50> <Delay = 5.33>
ST_52 : Operation 492 [1/2] (5.33ns)   --->   "%call_ln488 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_11, i16 %cur_7, i16 %rb_1_loc, i9 %zext_ln349_2_loc, i16 %parent" [obj_detect.cpp:488]   --->   Operation 492 'call' 'call_ln488' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 51> <Delay = 4.84>
ST_53 : Operation 493 [1/1] (0.00ns)   --->   "%rb_1_loc_load = load i16 %rb_1_loc"   --->   Operation 493 'load' 'rb_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 494 [2/2] (4.84ns)   --->   "%call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_22, i9 %trunc_ln350_1, i16 %rb_1_loc_load, i16 %parent" [obj_detect.cpp:350->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 494 'call' 'call_ln350' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 495 [1/1] (2.07ns)   --->   "%icmp_ln364 = icmp_eq  i16 %ra_1_loc_load, i16 %rb_1_loc_load" [obj_detect.cpp:364->obj_detect.cpp:492]   --->   Operation 495 'icmp' 'icmp_ln364' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 0.00>
ST_54 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln349_2_loc_load = load i9 %zext_ln349_2_loc"   --->   Operation 496 'load' 'zext_ln349_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln349_2_reload_cast = zext i9 %zext_ln349_2_loc_load"   --->   Operation 497 'zext' 'zext_ln349_2_reload_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 498 [1/2] (0.00ns)   --->   "%call_ln350 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_22, i9 %trunc_ln350_1, i16 %rb_1_loc_load, i16 %parent" [obj_detect.cpp:350->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 498 'call' 'call_ln350' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln364 = br i1 %icmp_ln364, void %if.then.i, void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:364->obj_detect.cpp:492]   --->   Operation 499 'br' 'br_ln364' <Predicate = true> <Delay = 0.00>

State 55 <SV = 53> <Delay = 3.25>
ST_55 : Operation 500 [1/1] (0.00ns)   --->   "%parent_addr_2 = getelementptr i16 %parent, i64 0, i64 %zext_ln349_2_reload_cast" [obj_detect.cpp:349->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 500 'getelementptr' 'parent_addr_2' <Predicate = (and_ln476 & edge & and_ln492_1 & !icmp_ln364)> <Delay = 0.00>
ST_55 : Operation 501 [1/1] (3.25ns)   --->   "%store_ln364 = store i16 %ra_1_loc_load, i9 %parent_addr_2" [obj_detect.cpp:364->obj_detect.cpp:492]   --->   Operation 501 'store' 'store_ln364' <Predicate = (and_ln476 & edge & and_ln492_1 & !icmp_ln364)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_55 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln364 = br void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:364->obj_detect.cpp:492]   --->   Operation 502 'br' 'br_ln364' <Predicate = (and_ln476 & edge & and_ln492_1 & !icmp_ln364)> <Delay = 0.00>
ST_55 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln492 = br void %if.end339" [obj_detect.cpp:492]   --->   Operation 503 'br' 'br_ln492' <Predicate = (and_ln476 & edge & and_ln492_1)> <Delay = 0.00>
ST_55 : Operation 504 [1/1] (1.58ns)   --->   "%store_ln493 = store i16 %next_label_2, i16 %lbl" [obj_detect.cpp:493]   --->   Operation 504 'store' 'store_ln493' <Predicate = (and_ln476 & edge)> <Delay = 1.58>
ST_55 : Operation 505 [1/1] (1.58ns)   --->   "%br_ln493 = br void %if.end340" [obj_detect.cpp:493]   --->   Operation 505 'br' 'br_ln493' <Predicate = (and_ln476 & edge)> <Delay = 1.58>
ST_55 : Operation 506 [1/1] (0.00ns)   --->   "%col_load_2 = load i32 %col" [obj_detect.cpp:496]   --->   Operation 506 'load' 'col_load_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 507 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col_load_2, i32 1" [obj_detect.cpp:496]   --->   Operation 507 'add' 'col_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 508 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %gray_pix, i8 %gray_pix_1" [obj_detect.cpp:445]   --->   Operation 508 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 509 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %middle_3, i8 %middle_2" [obj_detect.cpp:445]   --->   Operation 509 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 510 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %top_3, i8 %top_2" [obj_detect.cpp:445]   --->   Operation 510 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 511 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %gray_pix_1_load, i8 %p_0_0_01787_273" [obj_detect.cpp:445]   --->   Operation 511 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 512 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %middle_2_load, i8 %p_0_0_01787_171" [obj_detect.cpp:445]   --->   Operation 512 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 513 [1/1] (0.00ns)   --->   "%store_ln445 = store i8 %top_2_load, i8 %p_0_0_0178769" [obj_detect.cpp:445]   --->   Operation 513 'store' 'store_ln445' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 514 [1/1] (1.58ns)   --->   "%store_ln445 = store i17 %i_9, i17 %i_2" [obj_detect.cpp:445]   --->   Operation 514 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>

State 56 <SV = 54> <Delay = 4.83>
ST_56 : Operation 515 [1/1] (0.00ns)   --->   "%lbl_2 = phi i16 %lbl_3, void %if.end339, i16 0, void %arrayidx30321125.exit, i16 0, void %arrayidx30321125.exit142"   --->   Operation 515 'phi' 'lbl_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 516 [1/1] (3.25ns)   --->   "%store_ln494 = store i16 %lbl_2, i17 %label_map_addr" [obj_detect.cpp:494]   --->   Operation 516 'store' 'store_ln494' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_56 : Operation 517 [1/1] (2.55ns)   --->   "%icmp_ln497 = icmp_eq  i32 %col_1, i32 320" [obj_detect.cpp:497]   --->   Operation 517 'icmp' 'icmp_ln497' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 518 [1/1] (2.55ns)   --->   "%add_ln497 = add i32 %row_2, i32 1" [obj_detect.cpp:497]   --->   Operation 518 'add' 'add_ln497' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 519 [1/1] (0.69ns)   --->   "%col_2 = select i1 %icmp_ln497, i32 0, i32 %col_1" [obj_detect.cpp:497]   --->   Operation 519 'select' 'col_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 520 [1/1] (0.69ns)   --->   "%row_3 = select i1 %icmp_ln497, i32 %add_ln497, i32 %row_2" [obj_detect.cpp:497]   --->   Operation 520 'select' 'row_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 521 [1/1] (1.58ns)   --->   "%store_ln445 = store i32 %row_3, i32 %row" [obj_detect.cpp:445]   --->   Operation 521 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>
ST_56 : Operation 522 [1/1] (1.58ns)   --->   "%store_ln445 = store i32 %col_2, i32 %col" [obj_detect.cpp:445]   --->   Operation 522 'store' 'store_ln445' <Predicate = true> <Delay = 1.58>
ST_56 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln445 = br void %for.inc223" [obj_detect.cpp:445]   --->   Operation 523 'br' 'br_ln445' <Predicate = true> <Delay = 0.00>

State 57 <SV = 3> <Delay = 3.50>
ST_57 : Operation 524 [1/1] (0.00ns)   --->   "%y_3 = load i8 %y"   --->   Operation 524 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 525 [1/1] (1.91ns)   --->   "%icmp_ln502 = icmp_eq  i8 %y_3, i8 239" [obj_detect.cpp:502]   --->   Operation 525 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %icmp_ln502, void %Pass1_5_inner0.split, void %PASS2" [obj_detect.cpp:502]   --->   Operation 526 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 527 [12/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 527 'urem' 'urem_ln502' <Predicate = (!icmp_ln502)> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 528 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 528 'alloca' 'i_6' <Predicate = (icmp_ln502)> <Delay = 0.00>
ST_57 : Operation 529 [1/1] (0.00ns)   --->   "%lbl_load = load i16 %lbl" [obj_detect.cpp:518]   --->   Operation 529 'load' 'lbl_load' <Predicate = (icmp_ln502)> <Delay = 0.00>
ST_57 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lbl_load, i32 1, i32 15" [obj_detect.cpp:518]   --->   Operation 530 'partselect' 'tmp_40' <Predicate = (icmp_ln502)> <Delay = 0.00>
ST_57 : Operation 531 [1/1] (1.94ns)   --->   "%icmp_ln518 = icmp_eq  i15 %tmp_40, i15 0" [obj_detect.cpp:518]   --->   Operation 531 'icmp' 'icmp_ln518' <Predicate = (icmp_ln502)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 532 [1/1] (1.58ns)   --->   "%store_ln518 = store i16 1, i16 %i_6" [obj_detect.cpp:518]   --->   Operation 532 'store' 'store_ln518' <Predicate = (icmp_ln502)> <Delay = 1.58>
ST_57 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln518 = br void %for.body399" [obj_detect.cpp:518]   --->   Operation 533 'br' 'br_ln518' <Predicate = (icmp_ln502)> <Delay = 0.00>

State 58 <SV = 4> <Delay = 3.41>
ST_58 : Operation 534 [11/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 534 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 5> <Delay = 3.41>
ST_59 : Operation 535 [10/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 535 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 6> <Delay = 3.41>
ST_60 : Operation 536 [9/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 536 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 7> <Delay = 3.41>
ST_61 : Operation 537 [8/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 537 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 8> <Delay = 3.41>
ST_62 : Operation 538 [7/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 538 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 9> <Delay = 3.41>
ST_63 : Operation 539 [6/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 539 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 10> <Delay = 4.52>
ST_64 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i8 %y_3" [obj_detect.cpp:502]   --->   Operation 540 'zext' 'zext_ln502' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 541 [1/1] (4.52ns)   --->   "%mul_ln502 = mul i17 %zext_ln502, i17 342" [obj_detect.cpp:502]   --->   Operation 541 'mul' 'mul_ln502' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln502, i32 10, i32 16" [obj_detect.cpp:502]   --->   Operation 542 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 543 [5/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 543 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 11> <Delay = 4.17>
ST_65 : Operation 544 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i7 %tmp_41" [obj_detect.cpp:502]   --->   Operation 544 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 545 [1/1] (4.17ns)   --->   "%empty_50 = mul i14 %udiv_ln1_cast, i14 107" [obj_detect.cpp:502]   --->   Operation 545 'mul' 'empty_50' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 546 [4/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 546 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 12> <Delay = 6.43>
ST_66 : Operation 547 [1/1] (0.00ns)   --->   "%p_cast84 = zext i14 %empty_50" [obj_detect.cpp:502]   --->   Operation 547 'zext' 'p_cast84' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %p_cast84" [obj_detect.cpp:502]   --->   Operation 548 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %p_cast84" [obj_detect.cpp:502]   --->   Operation 549 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %p_cast84" [obj_detect.cpp:502]   --->   Operation 550 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 551 [3/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 551 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (1.91ns)   --->   "%empty_51 = add i8 %y_3, i8 255"   --->   Operation 552 'add' 'empty_51' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 553 [1/1] (0.00ns)   --->   "%p_cast82 = zext i8 %empty_51"   --->   Operation 553 'zext' 'p_cast82' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 554 [1/1] (4.52ns)   --->   "%mul28 = mul i17 %p_cast82, i17 342"   --->   Operation 554 'mul' 'mul28' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul28, i32 10, i32 16"   --->   Operation 555 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 556 [1/1] (1.91ns)   --->   "%indvars_iv_next118 = add i8 %y_3, i8 1"   --->   Operation 556 'add' 'indvars_iv_next118' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 557 [1/1] (0.00ns)   --->   "%indvars_iv_next118_cast = zext i8 %indvars_iv_next118"   --->   Operation 557 'zext' 'indvars_iv_next118_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 558 [1/1] (4.52ns)   --->   "%mul26 = mul i17 %indvars_iv_next118_cast, i17 342"   --->   Operation 558 'mul' 'mul26' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul26, i32 10, i32 16"   --->   Operation 559 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 560 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:502]   --->   Operation 560 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 561 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:502]   --->   Operation 561 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 562 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:502]   --->   Operation 562 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_66 : Operation 563 [1/1] (1.58ns)   --->   "%store_ln502 = store i8 %indvars_iv_next118, i8 %y" [obj_detect.cpp:502]   --->   Operation 563 'store' 'store_ln502' <Predicate = true> <Delay = 1.58>

State 67 <SV = 13> <Delay = 4.17>
ST_67 : Operation 564 [2/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 564 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i7 %tmp_42" [obj_detect.cpp:509]   --->   Operation 565 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 566 [1/1] (4.17ns)   --->   "%mul_ln509 = mul i14 %zext_ln509, i14 107" [obj_detect.cpp:509]   --->   Operation 566 'mul' 'mul_ln509' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln509_13 = zext i7 %tmp_43" [obj_detect.cpp:509]   --->   Operation 567 'zext' 'zext_ln509_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 568 [1/1] (4.17ns)   --->   "%mul_ln509_1 = mul i14 %zext_ln509_13, i14 107" [obj_detect.cpp:509]   --->   Operation 568 'mul' 'mul_ln509_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 569 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:502]   --->   Operation 569 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_67 : Operation 570 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:502]   --->   Operation 570 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_67 : Operation 571 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:502]   --->   Operation 571 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>

State 68 <SV = 14> <Delay = 6.97>
ST_68 : Operation 572 [1/12] (3.41ns)   --->   "%urem_ln502 = urem i8 %y_3, i8 3" [obj_detect.cpp:502]   --->   Operation 572 'urem' 'urem_ln502' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln502 = trunc i2 %urem_ln502" [obj_detect.cpp:502]   --->   Operation 573 'trunc' 'trunc_ln502' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 574 [1/1] (1.70ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185, i2 %trunc_ln502" [obj_detect.cpp:502]   --->   Operation 574 'mux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 575 [2/2] (1.86ns)   --->   "%call_ln502 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln509, i14 %empty_50, i14 %mul_ln509_1, i2 %trunc_ln502, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:502]   --->   Operation 575 'call' 'call_ln502' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 15> <Delay = 0.00>
ST_69 : Operation 576 [1/1] (0.00ns)   --->   "%speclooptripcount_ln502 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238" [obj_detect.cpp:502]   --->   Operation 576 'speclooptripcount' 'speclooptripcount_ln502' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 577 [1/1] (0.00ns)   --->   "%specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [obj_detect.cpp:502]   --->   Operation 577 'specloopname' 'specloopname_ln502' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 578 [1/2] (0.00ns)   --->   "%call_ln502 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln509, i14 %empty_50, i14 %mul_ln509_1, i2 %trunc_ln502, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:502]   --->   Operation 578 'call' 'call_ln502' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln502 = br void %Pass1_5_inner0" [obj_detect.cpp:502]   --->   Operation 579 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>

State 70 <SV = 4> <Delay = 3.25>
ST_70 : Operation 580 [1/1] (0.00ns)   --->   "%root = load i16 %i_6" [obj_detect.cpp:518]   --->   Operation 580 'load' 'root' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 581 [1/1] (0.00ns)   --->   "%lbl_load_1 = load i16 %lbl" [obj_detect.cpp:518]   --->   Operation 581 'load' 'lbl_load_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i16 %root" [obj_detect.cpp:518]   --->   Operation 582 'trunc' 'trunc_ln518' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 583 [1/1] (2.07ns)   --->   "%icmp_ln518_1 = icmp_ult  i16 %root, i16 %lbl_load_1" [obj_detect.cpp:518]   --->   Operation 583 'icmp' 'icmp_ln518_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln518 = br i1 %icmp_ln518_1, void %for.body420.preheader, void %for.body399.split" [obj_detect.cpp:518]   --->   Operation 584 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i16 %root" [obj_detect.cpp:350->obj_detect.cpp:521]   --->   Operation 585 'zext' 'zext_ln350' <Predicate = (icmp_ln518_1)> <Delay = 0.00>
ST_70 : Operation 586 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln350" [obj_detect.cpp:521]   --->   Operation 586 'getelementptr' 'parent_addr' <Predicate = (icmp_ln518_1)> <Delay = 0.00>
ST_70 : Operation 587 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:521]   --->   Operation 587 'load' 'parent_load' <Predicate = (icmp_ln518_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_70 : Operation 588 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2, i16 %label_map, i16 %parent"   --->   Operation 588 'call' 'call_ln0' <Predicate = (!icmp_ln518_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 5> <Delay = 5.33>
ST_71 : Operation 589 [1/1] (0.00ns)   --->   "%speclooptripcount_ln518 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [obj_detect.cpp:518]   --->   Operation 589 'speclooptripcount' 'speclooptripcount_ln518' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 590 [1/1] (0.00ns)   --->   "%specloopname_ln518 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [obj_detect.cpp:518]   --->   Operation 590 'specloopname' 'specloopname_ln518' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 591 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:521]   --->   Operation 591 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_71 : Operation 592 [1/1] (2.07ns)   --->   "%icmp_ln521 = icmp_eq  i16 %root, i16 %parent_load" [obj_detect.cpp:521]   --->   Operation 592 'icmp' 'icmp_ln521' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln521 = br i1 %icmp_ln521, void %while.cond.i.preheader, void %for.inc409" [obj_detect.cpp:521]   --->   Operation 593 'br' 'br_ln521' <Predicate = true> <Delay = 0.00>

State 72 <SV = 6> <Delay = 4.84>
ST_72 : Operation 594 [2/2] (4.84ns)   --->   "%call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_13, i16 %root, i16 %root_loc, i16 %parent" [obj_detect.cpp:518]   --->   Operation 594 'call' 'call_ln518' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 7> <Delay = 5.33>
ST_73 : Operation 595 [1/2] (5.33ns)   --->   "%call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_349_13, i16 %root, i16 %root_loc, i16 %parent" [obj_detect.cpp:518]   --->   Operation 595 'call' 'call_ln518' <Predicate = true> <Delay = 5.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 8> <Delay = 4.84>
ST_74 : Operation 596 [1/1] (0.00ns)   --->   "%root_loc_load = load i16 %root_loc"   --->   Operation 596 'load' 'root_loc_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 597 [2/2] (4.84ns)   --->   "%call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_24, i9 %trunc_ln518, i16 %root_loc_load, i16 %parent" [obj_detect.cpp:518]   --->   Operation 597 'call' 'call_ln518' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 9> <Delay = 0.00>
ST_75 : Operation 598 [1/2] (0.00ns)   --->   "%call_ln518 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_351_24, i9 %trunc_ln518, i16 %root_loc_load, i16 %parent" [obj_detect.cpp:518]   --->   Operation 598 'call' 'call_ln518' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 10> <Delay = 3.66>
ST_76 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln521 = store i16 %root_loc_load, i9 %parent_addr" [obj_detect.cpp:521]   --->   Operation 599 'store' 'store_ln521' <Predicate = (!icmp_ln521)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_76 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln521 = br void %for.inc409" [obj_detect.cpp:521]   --->   Operation 600 'br' 'br_ln521' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_76 : Operation 601 [1/1] (2.07ns)   --->   "%add_ln518 = add i16 %root, i16 1" [obj_detect.cpp:518]   --->   Operation 601 'add' 'add_ln518' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 602 [1/1] (1.58ns)   --->   "%store_ln518 = store i16 %add_ln518, i16 %i_6" [obj_detect.cpp:518]   --->   Operation 602 'store' 'store_ln518' <Predicate = true> <Delay = 1.58>
ST_76 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln518 = br void %for.body399" [obj_detect.cpp:518]   --->   Operation 603 'br' 'br_ln518' <Predicate = true> <Delay = 0.00>

State 77 <SV = 5> <Delay = 0.00>
ST_77 : Operation 604 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_525_1_VITIS_LOOP_526_2, i16 %label_map, i16 %parent"   --->   Operation 604 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 6> <Delay = 0.00>
ST_78 : Operation 605 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x"   --->   Operation 605 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 7> <Delay = 3.66>
ST_79 : Operation 606 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_537_3_VITIS_LOOP_538_4, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i9 %min_x"   --->   Operation 606 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 607 [1/1] (0.00ns)   --->   "%specmemcore_ln552 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:552]   --->   Operation 607 'specmemcore' 'specmemcore_ln552' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln555 = br i1 %icmp_ln518, void %for.inc517.preheader, void %pass_4" [obj_detect.cpp:555]   --->   Operation 608 'br' 'br_ln555' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 609 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 609 'alloca' 'i_5' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_79 : Operation 610 [1/1] (0.00ns)   --->   "%lbl_load_2 = load i16 %lbl"   --->   Operation 610 'load' 'lbl_load_2' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_79 : Operation 611 [2/2] (3.66ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 611 'call' 'call_ln0' <Predicate = (!icmp_ln518)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 612 [1/1] (1.58ns)   --->   "%store_ln561 = store i16 1, i16 %i_5" [obj_detect.cpp:561]   --->   Operation 612 'store' 'store_ln561' <Predicate = (!icmp_ln518)> <Delay = 1.58>

State 80 <SV = 8> <Delay = 0.00>
ST_80 : Operation 613 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 613 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.body524" [obj_detect.cpp:561]   --->   Operation 614 'br' 'br_ln561' <Predicate = true> <Delay = 0.00>

State 81 <SV = 9> <Delay = 5.13>
ST_81 : Operation 615 [1/1] (0.00ns)   --->   "%i_8 = load i16 %i_5" [obj_detect.cpp:561]   --->   Operation 615 'load' 'i_8' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_81 : Operation 616 [1/1] (0.00ns)   --->   "%lbl_load_3 = load i16 %lbl" [obj_detect.cpp:561]   --->   Operation 616 'load' 'lbl_load_3' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_81 : Operation 617 [1/1] (2.07ns)   --->   "%icmp_ln561 = icmp_eq  i16 %i_8, i16 %lbl_load_3" [obj_detect.cpp:561]   --->   Operation 617 'icmp' 'icmp_ln561' <Predicate = (!icmp_ln518)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 618 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 618 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_81 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln561 = br i1 %icmp_ln561, void %for.body524.split, void %pass_4.loopexit" [obj_detect.cpp:561]   --->   Operation 619 'br' 'br_ln561' <Predicate = (!icmp_ln518)> <Delay = 0.00>
ST_81 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln561 = zext i16 %i_8" [obj_detect.cpp:561]   --->   Operation 620 'zext' 'zext_ln561' <Predicate = (!icmp_ln518 & !icmp_ln561)> <Delay = 0.00>
ST_81 : Operation 621 [1/1] (0.00ns)   --->   "%parent_addr_1 = getelementptr i16 %parent, i64 0, i64 %zext_ln561" [obj_detect.cpp:562]   --->   Operation 621 'getelementptr' 'parent_addr_1' <Predicate = (!icmp_ln518 & !icmp_ln561)> <Delay = 0.00>
ST_81 : Operation 622 [2/2] (3.25ns)   --->   "%parent_load_1 = load i9 %parent_addr_1" [obj_detect.cpp:562]   --->   Operation 622 'load' 'parent_load_1' <Predicate = (!icmp_ln518 & !icmp_ln561)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_81 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pass_4"   --->   Operation 623 'br' 'br_ln0' <Predicate = (!icmp_ln518 & icmp_ln561)> <Delay = 0.00>
ST_81 : Operation 624 [1/1] (0.00ns)   --->   "%lbl_load_4 = load i16 %lbl"   --->   Operation 624 'load' 'lbl_load_4' <Predicate = (icmp_ln561) | (icmp_ln518)> <Delay = 0.00>
ST_81 : Operation 625 [2/2] (3.05ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 625 'call' 'call_ln0' <Predicate = (icmp_ln561) | (icmp_ln518)> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 10> <Delay = 5.33>
ST_82 : Operation 626 [1/1] (0.00ns)   --->   "%specloopname_ln561 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [obj_detect.cpp:561]   --->   Operation 626 'specloopname' 'specloopname_ln561' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 627 [1/2] (3.25ns)   --->   "%parent_load_1 = load i9 %parent_addr_1" [obj_detect.cpp:562]   --->   Operation 627 'load' 'parent_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_82 : Operation 628 [1/1] (2.07ns)   --->   "%icmp_ln562 = icmp_eq  i16 %i_8, i16 %parent_load_1" [obj_detect.cpp:562]   --->   Operation 628 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln562 = br i1 %icmp_ln562, void %for.inc571, void %PASS_3_5_2_in" [obj_detect.cpp:562]   --->   Operation 629 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 630 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln561" [obj_detect.cpp:561]   --->   Operation 630 'getelementptr' 'min_x_addr' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_82 : Operation 631 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln561" [obj_detect.cpp:561]   --->   Operation 631 'getelementptr' 'max_x_addr' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_82 : Operation 632 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln561" [obj_detect.cpp:561]   --->   Operation 632 'getelementptr' 'min_y_addr' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_82 : Operation 633 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln561" [obj_detect.cpp:561]   --->   Operation 633 'getelementptr' 'max_y_addr' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_82 : Operation 634 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:567]   --->   Operation 634 'load' 'min_x_load' <Predicate = (icmp_ln562)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_82 : Operation 635 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:567]   --->   Operation 635 'load' 'max_x_load' <Predicate = (icmp_ln562)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_82 : Operation 636 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:568]   --->   Operation 636 'load' 'min_y_load' <Predicate = (icmp_ln562)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 637 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:568]   --->   Operation 637 'load' 'max_y_load' <Predicate = (icmp_ln562)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 83 <SV = 11> <Delay = 3.25>
ST_83 : Operation 638 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:567]   --->   Operation 638 'load' 'min_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_83 : Operation 639 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:567]   --->   Operation 639 'load' 'max_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_83 : Operation 640 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:568]   --->   Operation 640 'load' 'min_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 641 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:568]   --->   Operation 641 'load' 'max_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 84 <SV = 12> <Delay = 3.66>
ST_84 : Operation 642 [1/1] (0.00ns)   --->   "%lbl_load_5 = load i16 %lbl"   --->   Operation 642 'load' 'lbl_load_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 643 [2/2] (3.66ns)   --->   "%call_ln561 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:561]   --->   Operation 643 'call' 'call_ln561' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 13> <Delay = 3.66>
ST_85 : Operation 644 [1/2] (0.00ns)   --->   "%call_ln561 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_8, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:561]   --->   Operation 644 'call' 'call_ln561' <Predicate = (icmp_ln562)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc571"   --->   Operation 645 'br' 'br_ln0' <Predicate = (icmp_ln562)> <Delay = 0.00>
ST_85 : Operation 646 [1/1] (2.07ns)   --->   "%add_ln561 = add i16 %i_8, i16 1" [obj_detect.cpp:561]   --->   Operation 646 'add' 'add_ln561' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 647 [1/1] (1.58ns)   --->   "%store_ln561 = store i16 %add_ln561, i16 %i_5" [obj_detect.cpp:561]   --->   Operation 647 'store' 'store_ln561' <Predicate = true> <Delay = 1.58>
ST_85 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln561 = br void %for.body524" [obj_detect.cpp:561]   --->   Operation 648 'br' 'br_ln561' <Predicate = true> <Delay = 0.00>

State 86 <SV = 10> <Delay = 0.00>
ST_86 : Operation 649 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 649 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 11> <Delay = 3.66>
ST_87 : Operation 650 [1/1] (0.00ns)   --->   "%count_loc_load = load i16 %count_loc"   --->   Operation 650 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 651 [2/2] (3.66ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_592_5, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf"   --->   Operation 651 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 12> <Delay = 0.00>
ST_88 : Operation 652 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_592_5, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf"   --->   Operation 652 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 13> <Delay = 3.66>
ST_89 : Operation 653 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 653 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 654 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 654 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 655 [2/2] (3.66ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_626_6, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf"   --->   Operation 655 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 656 [1/1] (1.00ns)   --->   "%write_ln632 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %object_count, i16 %count_loc_load" [obj_detect.cpp:632]   --->   Operation 656 'write' 'write_ln632' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 90 <SV = 14> <Delay = 4.50>
ST_90 : Operation 657 [1/2] (4.50ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 657 'call' 'call_ln0' <Predicate = true> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 658 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_VITIS_LOOP_626_6, i16 %count_loc_load, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %obj_x_buf, i16 %obj_y_buf, i1 %obj_is_green_buf"   --->   Operation 658 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 15> <Delay = 0.00>
ST_91 : Operation 659 [1/1] (0.00ns)   --->   "%ret_ln634 = ret" [obj_detect.cpp:634]   --->   Operation 659 'ret' 'ret_ln634' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('lbl') [50]  (0.000 ns)
	'store' operation ('store_ln445', obj_detect.cpp:445) of constant 1 on local variable 'lbl' [114]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.128ns
The critical path consists of the following:
	'load' operation ('row', obj_detect.cpp:466) on local variable 'row' [121]  (0.000 ns)
	'xor' operation ('xor_ln453', obj_detect.cpp:453) [152]  (0.993 ns)
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 4>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 5>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 6>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 7>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 8>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 9>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 10>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 11>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 12>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 13>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 14>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 15>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 16>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 17>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 18>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 19>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 20>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 21>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 22>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 23>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 24>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 25>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 26>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 27>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 28>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 29>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 30>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 31>: 4.135ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)

 <State 32>: 5.361ns
The critical path consists of the following:
	'add' operation ('add_ln455_1', obj_detect.cpp:455) [158]  (2.107 ns)
	'getelementptr' operation ('imgR_addr', obj_detect.cpp:453) [162]  (0.000 ns)
	'store' operation ('store_ln453', obj_detect.cpp:453) of variable 'R', obj_detect.cpp:449 on array 'imgR' [186]  (3.254 ns)

 <State 33>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln453', obj_detect.cpp:453) [146]  (5.324 ns)

 <State 34>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln453', obj_detect.cpp:453) [146]  (6.912 ns)

 <State 35>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln457_2', obj_detect.cpp:457) [205]  (7.080 ns)

 <State 36>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln457_2', obj_detect.cpp:457) [205]  (7.080 ns)

 <State 37>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln457_2', obj_detect.cpp:457) [205]  (7.080 ns)

 <State 38>: 6.693ns
The critical path consists of the following:
	'urem' operation ('urem_ln453', obj_detect.cpp:453) [153]  (4.135 ns)
	'sub' operation ('sub_ln453', obj_detect.cpp:453) [155]  (1.565 ns)
	'select' operation ('select_ln453', obj_detect.cpp:453) [156]  (0.993 ns)

 <State 39>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln482', obj_detect.cpp:482) of constant 0 on array 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4' [236]  (3.254 ns)

 <State 40>: 6.722ns
The critical path consists of the following:
	'load' operation ('p_0_0_0178769_load', obj_detect.cpp:477) on local variable 'p_0_0_0178769' [275]  (0.000 ns)
	'sub' operation ('sub_ln478_1', obj_detect.cpp:478) [302]  (1.915 ns)
	'add' operation ('add_ln478_1', obj_detect.cpp:478) [304]  (0.000 ns)
	'sub' operation ('gy', obj_detect.cpp:478) [305]  (3.757 ns)
	'mul' operation of DSP[310] ('mul_ln479_1', obj_detect.cpp:479) [309]  (1.050 ns)

 <State 41>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln479', obj_detect.cpp:479) [307]  (5.630 ns)

 <State 42>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[310] ('mul_ln479_1', obj_detect.cpp:479) [309]  (0.000 ns)
	'add' operation of DSP[310] ('mag_sq', obj_detect.cpp:479) [310]  (2.100 ns)

 <State 43>: 4.325ns
The critical path consists of the following:
	'add' operation of DSP[310] ('mag_sq', obj_detect.cpp:479) [310]  (2.100 ns)
	'icmp' operation ('edge', obj_detect.cpp:480) [311]  (2.225 ns)

 <State 44>: 5.847ns
The critical path consists of the following:
	'add' operation ('add_ln488', obj_detect.cpp:488) [362]  (1.915 ns)
	'add' operation ('add_ln488_1', obj_detect.cpp:488) [367]  (0.000 ns)
	'add' operation ('add_ln488_2', obj_detect.cpp:488) [368]  (3.932 ns)

 <State 45>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('label_map_addr_1', obj_detect.cpp:487) [359]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:487) on array 'label_map' [360]  (3.254 ns)

 <State 46>: 5.331ns
The critical path consists of the following:
	'load' operation ('cur', obj_detect.cpp:487) on array 'label_map' [360]  (3.254 ns)
	'icmp' operation ('icmp_ln489', obj_detect.cpp:489) [373]  (2.077 ns)

 <State 47>: 5.820ns
The critical path consists of the following:
	'call' operation ('call_ln487', obj_detect.cpp:487) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_1' [385]  (4.842 ns)
	blocking operation 0.978 ns on control path)

 <State 48>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln487', obj_detect.cpp:487) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_1' [385]  (5.331 ns)

 <State 49>: 4.842ns
The critical path consists of the following:
	'load' operation ('ra_1_loc_load') on local variable 'ra_1_loc' [386]  (0.000 ns)
	'call' operation ('call_ln350', obj_detect.cpp:350->obj_detect.cpp:362->obj_detect.cpp:492) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_351_2' [387]  (4.842 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 4.842ns
The critical path consists of the following:
	'call' operation ('call_ln488', obj_detect.cpp:488) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_11' [388]  (4.842 ns)

 <State 52>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln488', obj_detect.cpp:488) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_11' [388]  (5.331 ns)

 <State 53>: 4.842ns
The critical path consists of the following:
	'load' operation ('rb_1_loc_load') on local variable 'rb_1_loc' [389]  (0.000 ns)
	'call' operation ('call_ln350', obj_detect.cpp:350->obj_detect.cpp:363->obj_detect.cpp:492) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_351_22' [392]  (4.842 ns)

 <State 54>: 0.000ns
The critical path consists of the following:

 <State 55>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('parent_addr_2', obj_detect.cpp:349->obj_detect.cpp:363->obj_detect.cpp:492) [396]  (0.000 ns)
	'store' operation ('store_ln364', obj_detect.cpp:364->obj_detect.cpp:492) of variable 'ra_1_loc_load' on array 'parent' [397]  (3.254 ns)

 <State 56>: 4.838ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln497', obj_detect.cpp:497) [409]  (2.552 ns)
	'select' operation ('row', obj_detect.cpp:497) [412]  (0.698 ns)
	'store' operation ('store_ln445', obj_detect.cpp:445) of variable 'row', obj_detect.cpp:497 on local variable 'row' [419]  (1.588 ns)

 <State 57>: 3.503ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [428]  (0.000 ns)
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)
	blocking operation 0.091 ns on control path)

 <State 58>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 59>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 60>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 61>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 62>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 63>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)

 <State 64>: 4.520ns
The critical path consists of the following:
	'mul' operation ('mul_ln502', obj_detect.cpp:502) [435]  (4.520 ns)

 <State 65>: 4.170ns
The critical path consists of the following:
	'mul' operation ('empty_50', obj_detect.cpp:502) [438]  (4.170 ns)

 <State 66>: 6.435ns
The critical path consists of the following:
	'add' operation ('empty_51') [445]  (1.915 ns)
	'mul' operation ('mul28') [447]  (4.520 ns)

 <State 67>: 4.170ns
The critical path consists of the following:
	'mul' operation ('mul_ln509', obj_detect.cpp:509) [450]  (4.170 ns)

 <State 68>: 6.979ns
The critical path consists of the following:
	'urem' operation ('urem_ln502', obj_detect.cpp:502) [443]  (3.412 ns)
	'mux' operation ('tmp', obj_detect.cpp:502) [460]  (1.707 ns)
	'call' operation ('call_ln502', obj_detect.cpp:502) to 'hls_object_green_classification_Pipeline_Pass1_5_inner0' [461]  (1.860 ns)

 <State 69>: 0.000ns
The critical path consists of the following:

 <State 70>: 3.254ns
The critical path consists of the following:
	'load' operation ('root', obj_detect.cpp:518) on local variable 'i' [472]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:521) [481]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:521) on array 'parent' [482]  (3.254 ns)

 <State 71>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:521) on array 'parent' [482]  (3.254 ns)
	'icmp' operation ('icmp_ln521', obj_detect.cpp:521) [483]  (2.077 ns)

 <State 72>: 4.842ns
The critical path consists of the following:
	'call' operation ('call_ln518', obj_detect.cpp:518) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_13' [486]  (4.842 ns)

 <State 73>: 5.331ns
The critical path consists of the following:
	'call' operation ('call_ln518', obj_detect.cpp:518) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_349_13' [486]  (5.331 ns)

 <State 74>: 4.842ns
The critical path consists of the following:
	'load' operation ('root_loc_load') on local variable 'root_loc' [487]  (0.000 ns)
	'call' operation ('call_ln518', obj_detect.cpp:518) to 'hls_object_green_classification_Pipeline_VITIS_LOOP_351_24' [488]  (4.842 ns)

 <State 75>: 0.000ns
The critical path consists of the following:

 <State 76>: 3.665ns
The critical path consists of the following:
	'add' operation ('add_ln518', obj_detect.cpp:518) [492]  (2.077 ns)
	'store' operation ('store_ln518', obj_detect.cpp:518) of variable 'add_ln518', obj_detect.cpp:518 on local variable 'i' [493]  (1.588 ns)

 <State 77>: 0.000ns
The critical path consists of the following:

 <State 78>: 0.000ns
The critical path consists of the following:

 <State 79>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_2') on local variable 'lbl' [502]  (0.000 ns)
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_PASS_3_5_1' [503]  (3.665 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 5.132ns
The critical path consists of the following:
	'load' operation ('i', obj_detect.cpp:561) on local variable 'i' [507]  (0.000 ns)
	'getelementptr' operation ('parent_addr_1', obj_detect.cpp:562) [515]  (0.000 ns)
	'load' operation ('parent_load_1', obj_detect.cpp:562) on array 'parent' [516]  (3.254 ns)
	blocking operation 1.878 ns on control path)

 <State 82>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_1', obj_detect.cpp:562) on array 'parent' [516]  (3.254 ns)
	'icmp' operation ('icmp_ln562', obj_detect.cpp:562) [517]  (2.077 ns)

 <State 83>: 3.254ns
The critical path consists of the following:
	'load' operation ('min_x_load', obj_detect.cpp:567) on array 'min_x' [525]  (3.254 ns)

 <State 84>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_5') on local variable 'lbl' [520]  (0.000 ns)
	'call' operation ('call_ln561', obj_detect.cpp:561) to 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' [529]  (3.665 ns)

 <State 85>: 3.665ns
The critical path consists of the following:
	'add' operation ('add_ln561', obj_detect.cpp:561) [532]  (2.077 ns)
	'store' operation ('store_ln561', obj_detect.cpp:561) of variable 'add_ln561', obj_detect.cpp:561 on local variable 'i' [533]  (1.588 ns)

 <State 86>: 0.000ns
The critical path consists of the following:

 <State 87>: 3.665ns
The critical path consists of the following:
	'load' operation ('count_loc_load') on local variable 'count_loc' [540]  (0.000 ns)
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_VITIS_LOOP_592_5' [541]  (3.665 ns)

 <State 88>: 0.000ns
The critical path consists of the following:

 <State 89>: 3.665ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_VITIS_LOOP_626_6' [544]  (3.665 ns)

 <State 90>: 4.502ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' [543]  (4.502 ns)

 <State 91>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
