; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_36(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %10 = shl i32 %9, 9, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = shl i32 %11, 1, !dbg !12
  %13 = and i32 %12, 510, !dbg !12
  %14 = or disjoint i32 %10, %13, !dbg !13
  %15 = sdiv i32 %14, 40960, !dbg !14
  %16 = srem i32 %14, 2560, !dbg !15
  %17 = srem i32 %14, 160, !dbg !16
  %18 = insertelement <2 x i32> poison, i32 %14, i64 0, !dbg !17
  %19 = shufflevector <2 x i32> %18, <2 x i32> poison, <2 x i32> zeroinitializer, !dbg !17
  %20 = sdiv <2 x i32> %19, <i32 2560, i32 160>, !dbg !17
  %21 = srem <2 x i32> %20, splat (i32 16), !dbg !18
  %22 = add nsw <2 x i32> %21, splat (i32 -4), !dbg !19
  %shift = shufflevector <2 x i32> %22, <2 x i32> poison, <2 x i32> <i32 1, i32 poison>, !dbg !20
  %23 = or <2 x i32> %22, %shift, !dbg !20
  %24 = extractelement <2 x i32> %23, i64 0, !dbg !20
  %25 = icmp ult i32 %24, 8, !dbg !20
  %26 = add nsw i32 %16, -5760, !dbg !21
  %27 = extractelement <2 x i32> %21, i64 0, !dbg !22
  %28 = mul nsw i32 %27, 1280, !dbg !22
  %29 = mul nsw i32 %15, 10240, !dbg !23
  %30 = add nsw i32 %26, %29, !dbg !24
  %31 = add nsw i32 %30, %28, !dbg !25
  %32 = sext i32 %31 to i64, !dbg !26
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !26
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %33, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !27
  %35 = getelementptr float, ptr addrspace(1) %1, i64 %32, !dbg !28
  %36 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %35, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !29
  %37 = sext i32 %17 to i64, !dbg !30
  %38 = getelementptr float, ptr addrspace(1) %2, i64 %37, !dbg !30
  %39 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %38, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !31
  %40 = getelementptr float, ptr addrspace(1) %3, i64 %37, !dbg !32
  %41 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %40, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !33
  %42 = extractvalue { i32, i32 } %41, 0, !dbg !33
  %43 = extractvalue { i32, i32 } %41, 1, !dbg !33
  %44 = bitcast i32 %42 to float, !dbg !33
  %45 = bitcast i32 %43 to float, !dbg !33
  %46 = fadd float %44, 0x3EE4F8B580000000, !dbg !34
  %47 = fadd float %45, 0x3EE4F8B580000000, !dbg !34
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !35
  %.not.i = icmp eq i32 %48, 0, !dbg !35
  %49 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !35
  %.not1.i = icmp eq i32 %49, 0, !dbg !35
  br i1 %.not.i, label %55, label %50, !dbg !35

50:                                               ; preds = %8
  br i1 %.not1.i, label %53, label %51, !dbg !35

51:                                               ; preds = %50
  %52 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %46) #3, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

53:                                               ; preds = %50
  %54 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %46) #3, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

55:                                               ; preds = %8
  br i1 %.not1.i, label %58, label %56, !dbg !35

56:                                               ; preds = %55
  %57 = tail call float @llvm.nvvm.sqrt.rn.f(float %46) #3, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

58:                                               ; preds = %55
  %59 = tail call float @llvm.nvvm.sqrt.approx.f(float %46) #3, !dbg !35
  br label %__nv_sqrtf.exit, !dbg !35

__nv_sqrtf.exit:                                  ; preds = %51, %53, %56, %58
  %.0.i = phi float [ %52, %51 ], [ %54, %53 ], [ %57, %56 ], [ %59, %58 ], !dbg !35
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !35
  %.not.i1 = icmp eq i32 %60, 0, !dbg !35
  %61 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !35
  %.not1.i4 = icmp eq i32 %61, 0, !dbg !35
  br i1 %.not.i1, label %67, label %62, !dbg !35

62:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %65, label %63, !dbg !35

63:                                               ; preds = %62
  %64 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %47) #3, !dbg !35
  br label %__nv_sqrtf.exit5, !dbg !35

65:                                               ; preds = %62
  %66 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %47) #3, !dbg !35
  br label %__nv_sqrtf.exit5, !dbg !35

67:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i4, label %70, label %68, !dbg !35

68:                                               ; preds = %67
  %69 = tail call float @llvm.nvvm.sqrt.rn.f(float %47) #3, !dbg !35
  br label %__nv_sqrtf.exit5, !dbg !35

70:                                               ; preds = %67
  %71 = tail call float @llvm.nvvm.sqrt.approx.f(float %47) #3, !dbg !35
  br label %__nv_sqrtf.exit5, !dbg !35

__nv_sqrtf.exit5:                                 ; preds = %63, %65, %68, %70
  %.0.i3 = phi float [ %64, %63 ], [ %66, %65 ], [ %69, %68 ], [ %71, %70 ], !dbg !35
  %72 = extractvalue { i32, i32 } %36, 1, !dbg !29
  %73 = bitcast i32 %72 to float, !dbg !29
  %74 = extractvalue { i32, i32 } %39, 1, !dbg !31
  %75 = bitcast i32 %74 to float, !dbg !31
  %76 = fsub float %73, %75, !dbg !36
  %77 = extractvalue { i32, i32 } %36, 0, !dbg !29
  %78 = bitcast i32 %77 to float, !dbg !29
  %79 = extractvalue { i32, i32 } %39, 0, !dbg !31
  %80 = bitcast i32 %79 to float, !dbg !31
  %81 = fsub float %78, %80, !dbg !36
  %82 = extractvalue { i32, i32 } %34, 1, !dbg !27
  %83 = bitcast i32 %82 to float, !dbg !27
  %84 = extractvalue { i32, i32 } %34, 0, !dbg !27
  %85 = bitcast i32 %84 to float, !dbg !27
  %86 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !37
  %87 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i3) #3, !dbg !37
  %88 = fmul float %81, %86, !dbg !38
  %89 = fmul float %76, %87, !dbg !38
  %90 = getelementptr float, ptr addrspace(1) %4, i64 %37, !dbg !39
  %91 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %90, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !40
  %92 = extractvalue { i32, i32 } %91, 0, !dbg !40
  %93 = extractvalue { i32, i32 } %91, 1, !dbg !40
  %94 = bitcast i32 %92 to float, !dbg !40
  %95 = bitcast i32 %93 to float, !dbg !40
  %96 = fmul float %88, %94, !dbg !41
  %97 = fmul float %89, %95, !dbg !41
  %98 = getelementptr float, ptr addrspace(1) %5, i64 %37, !dbg !42
  %99 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %98, i1 %25, i32 0, i1 %25, i32 0, i1 %25) #3, !dbg !43
  %100 = extractvalue { i32, i32 } %99, 0, !dbg !43
  %101 = extractvalue { i32, i32 } %99, 1, !dbg !43
  %102 = bitcast i32 %100 to float, !dbg !43
  %103 = bitcast i32 %101 to float, !dbg !43
  %104 = fadd float %96, %102, !dbg !44
  %105 = fadd float %97, %103, !dbg !44
  %106 = fadd float %104, %85, !dbg !45
  %107 = fadd float %105, %83, !dbg !45
  %108 = sext i32 %14 to i64, !dbg !46
  %109 = getelementptr float, ptr addrspace(1) %6, i64 %108, !dbg !46
  %110 = bitcast float %106 to i32, !dbg !47
  %111 = select i1 %25, i32 %110, i32 0, !dbg !48
  %112 = bitcast float %107 to i32, !dbg !47
  %113 = select i1 %25, i32 %112, i32 0, !dbg !48
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %111, i32 %113, ptr addrspace(1) %109, i1 true) #3, !dbg !47
  ret void, !dbg !49
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ctxkasoiypehbra7aa5m4ti2y4f4c65cfp6hkrduxgknxcynrvfs.py", directory: "inductor_cache/tx")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_36, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_36, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_36", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_add_constant_pad_nd_36", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 26, column: 19, scope: !7)
!15 = !DILocation(line: 27, column: 19, scope: !7)
!16 = !DILocation(line: 28, column: 19, scope: !7)
!17 = !DILocation(line: 24, column: 21, scope: !7)
!18 = !DILocation(line: 24, column: 29, scope: !7)
!19 = !DILocation(line: 38, column: 18, scope: !7)
!20 = !DILocation(line: 40, column: 19, scope: !7)
!21 = !DILocation(line: 41, column: 41, scope: !7)
!22 = !DILocation(line: 41, column: 51, scope: !7)
!23 = !DILocation(line: 41, column: 62, scope: !7)
!24 = !DILocation(line: 41, column: 46, scope: !7)
!25 = !DILocation(line: 41, column: 56, scope: !7)
!26 = !DILocation(line: 41, column: 31, scope: !7)
!27 = !DILocation(line: 41, column: 67, scope: !7)
!28 = !DILocation(line: 42, column: 31, scope: !7)
!29 = !DILocation(line: 42, column: 67, scope: !7)
!30 = !DILocation(line: 43, column: 31, scope: !7)
!31 = !DILocation(line: 43, column: 36, scope: !7)
!32 = !DILocation(line: 45, column: 31, scope: !7)
!33 = !DILocation(line: 45, column: 36, scope: !7)
!34 = !DILocation(line: 47, column: 20, scope: !7)
!35 = !DILocation(line: 48, column: 27, scope: !7)
!36 = !DILocation(line: 44, column: 20, scope: !7)
!37 = !DILocation(line: 50, column: 20, scope: !7)
!38 = !DILocation(line: 53, column: 20, scope: !7)
!39 = !DILocation(line: 54, column: 31, scope: !7)
!40 = !DILocation(line: 54, column: 36, scope: !7)
!41 = !DILocation(line: 55, column: 20, scope: !7)
!42 = !DILocation(line: 56, column: 31, scope: !7)
!43 = !DILocation(line: 56, column: 36, scope: !7)
!44 = !DILocation(line: 57, column: 20, scope: !7)
!45 = !DILocation(line: 58, column: 20, scope: !7)
!46 = !DILocation(line: 61, column: 25, scope: !7)
!47 = !DILocation(line: 61, column: 37, scope: !7)
!48 = !DILocation(line: 60, column: 35, scope: !7)
!49 = !DILocation(line: 61, column: 4, scope: !7)
