<root><simulation><result_generated_time />2023-05-16 18:11:03<layer><layer_spec />{'B': 1, 'K': 256, 'C': 512, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 131072, 'I': 2880000, 'O': 1440000}<total_data_reuse />{'W': 5625, 'I': 256.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />47/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [8, 1, 1], 'O': [128, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('C', 8), ('K', 4)]], [], []]<I />[[[('K', 32)], [('K', 4)]], [[], [('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('K', 32)], [('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 75), ('OY', 5), ('OY', 15)], [('C', 4), ('C', 16)], [('K', 2)]]<I />[[], [('OX', 75), ('OY', 5), ('OY', 15), ('C', 4), ('C', 16), ('K', 2)], []]<O />[[], [('OX', 75), ('OY', 5), ('OY', 15), ('C', 4), ('C', 16)], [('K', 2)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 5625, 1, 1], 'I': [128.0, 1.0, 2.0, 1.0], 'O': [8.0, 1, 64, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 524288, 1048576], 'I': [8, 23040000, 23040000], 'O': [8, 5760000, 11520000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 11520000]}<actual_mem_utilization_individual />{'W': [0.02, 0.02, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.02, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.87, 0.0], 'I': [0.02, 0.87, 0.0], 'O': [0.02, 0.87, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 524288], 'I': [8, 23040000, 23040000], 'O': [8, 5760000, 5760000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 5760000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 8, 1, 1], 'O': [1024, 128, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [8, 8, 1, 1], 'O': [128, 128, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [128.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[131072, 131072], [131072, 131072], [131072, 0]]<I />[[5760000, 5760000], [5760000, 2880000], [2880000, 0]]<O />[[(90720000, 92160000), (92160000, 90720000)], [(90720000, 92160000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(90720000, 92160000), (92160000, 90720000)], [(90720000, 92160000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16384, 16384], [2048, 2048], [512, 0]]<I />[[720000, 720000], [90000, 45000], [11250, 0]]<O />[[(11340000, 11520000), (11520000, 11340000)], [(1417500, 1440000), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([11340000, 11520000], [11520000, 11340000]), ([1417500, 1440000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1612033219.8<mem_energy_breakdown><W />[11.5, 405.9, 681.9]<I />[504.4, 13656.0, 14983.3]<O />[16015.3, 285389.9, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4839<utilization_without_data_loading />0.4993<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.4839<mac_utilize_temporal_without_data_loading />0.4993</mac_array_utilization><latency><latency_cycle_with_data_loading />1488057<latency_cycle_without_data_loading />1442032<ideal_computing_cycle />720000<data_loading><load_cycle_total />46025<load_cycle_individual />{'W': [16, 1024, 0], 'I': [1, 45000, 0]}<load_cycle_combined />{'W': 1024, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />722032<mem_stall_cycle_individual />{'W': [[-719999], [-714375, -712343], [-358976, -359744]], 'I': [[-719999], [-719999, -719999], [-720000, -720000]], 'O': [[-720000], [-720000, 720000], [-697500, -714376]]}<mem_stall_cycle_shared />{'W': [[-719999], [-714375, 722032], [0, 0]], 'I': [[-719999], [-719999, 722032], [0, 0]], 'O': [[-720000], [-720000, 720000], [-697500, -714376]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 524288, 1048576], 'I': [8, 23040000, 23040000], 'O': [8, 5760000, 11520000], 'O_partial': [8, 5760000, 0], 'O_final': [0, 0, 11520000]}<data_size_each_level_total />{'W': [8192, 524288, 1048576], 'I': [64, 23040000, 23040000], 'O': [1024, 5760000, 11520000]}<loop_cycles_each_level />{'W': [5625, 360000, 720000], 'I': [1, 720000, 720000], 'O': [1, 360000, 720000]}<top_ir_loop_size />{'W': [5625, 1, 1], 'I': [1, 2, 1], 'O': [1, 64, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [1.5, 1.5], [1.5, 1.5]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 1.5], [1.5, 1.5]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 32.0]], 'O': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [1.5, 1.5], [1.5, 0]], 'I': [[8.0, 8.0], [64.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [1024.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [1105.5, 1057.5], [33.5, 16.0]], 'I': [[8.0, 8.0], [1105.5, 1057.5], [33.5, 16.0]], 'O': [[8.0, 8.0], [1105.5, 1057.5], [33.5, 16.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [5625, 5625, 128], [360000, 360000, 2]], 'I': [[1, 1, 720000], [1, 1, 720000], [720000, 720000, 1]], 'O': [[1, 1, 720000], [1, 1, 720000], [360000, 360000, 2]]}<trans_time_real />{'W': [[0, 1, 720000], [[0, 5625, 128], [16, 5625, 128]], [[1024, 360000, 2], [256, 360000, 2]]], 'I': [[0, 1, 720000], [[0, 1, 720000], [0, 1, 720000]], [[45000, 720000, 1], [11250, 720000, 1]]], 'O': [[0, 1, 720000], [[0, 1, 720000], [2, 1, 720000]], [[11250, 360000, 2], [2812, 360000, 2]]]}<single_stall_cycle />{'W': [[-1], [-5625, -5609], [-358976, -359744]], 'I': [[-1], [-1, -1], [-675000, -708750]], 'O': [[-1], [-1, 1], [-348750, -357188]]}<single_stall_count />{'W': [719999, 127, 1], 'I': [719999, 719999, 0], 'O': [720000, 720000, 2]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1024, 0], 'I': [0, 0], 'O': [22500, 0]}, 1: {'W': [2032, 1024], 'I': [0, 0], 'O': [720000, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-718976, -720000], [-697500, -720000]], 1: [[2032, -718976], [0, -697500]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />4</simulation></root>