INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_BIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_BIP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/imports/src/bip_program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bip_program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nicoq/Facu/Arquitectura/ArquitecturaDeComputadoras/TP3_BIP/TP3_BIP.srcs/sim_1/imports/src/tb_bip_BIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_bip_BIP
