INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/reg_file/reg_file.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/control_uni/control_uni.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
WARNING: [VRFC 10-1315] redeclaration of ansi port RegDst is not allowed [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/control_uni/control_uni.srcs/sources_1/new/control_unit.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/ALUCU1/ALUCU1.srcs/sources_1/new/ALU_CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CU
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/ALU1/ALU1.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/PC1/PC1.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sources_1/new/combine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combine
INFO: [VRFC 10-2458] undeclared symbol addr, assumed default net type wire [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sources_1/new/combine.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/Data Memory/data.srcs/sources_1/new/data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.srcs/sim_1/new/final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/Shubhanshu oct 23/Final program/processor/processor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
