[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  27789       tick          5208          1210           315          5208 
      2  27789       tick            97             0             0            97 
      3  27789       tick           127             0             0           127 
      4  27789       tick            96             1             0            96 
      5  27789       tick           103             0             0           103 
      6  27789       tick            96             1             0            96 
      7  27789       tick           100             0             0           100 
      8  27789       tick            91             0             0            91 
      9  27789       tick            95             0             0            95 
     10  27789       tick            89             0             0            89 
     11  27789       tick           136             0             0           136 
     12  27789       tick            94             0             0            94 
     13  27789       tick           123             0             0           123 
     14  27789       tick            88             0             0            88 
     15  27789       tick            92             0             0            92 
     16  27789       tick           102             0             0           102 
     17  27789       tick           107             0             0           107 
     18  27789       tick            96             0             0            96 
     19  27789       tick           107             0             0           107 
     20  27789       tick            97             0             0            97 
     21  27789       tick            99             0             0            99 
     22  27789       tick           102             0             0           102 
     23  27789       tick           103             0             0           103 
     24  27789       tick           100             0             0           100 
     25  27789       tick            95             0             0            95 
     26  27789       tick           104             1             1           104 
     27  27789       tick            91             0             0            91 
     28  27789       tick           104             0             0           104 
     29  27789       tick           104             0             0           104 
     30  27789       tick            92             0             0            92 
     31  27789       tick           127             0             0           127 
     32  27789       tick            98             0             0            98 
     33  27789       exit           361           111            10           361 
