{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624562036018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 00:43:55 2021 " "Processing started: Fri Jun 25 00:43:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_gen-logic " "Found design unit 1: Pulse_gen-logic" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_gen " "Found entity 1: Pulse_gen" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_006 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_006" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1 " "Found entity 1: LPDDR2_s0_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/altclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclk/synthesis/altclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALTCLK-rtl " "Found design unit 1: ALTCLK-rtl" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK " "Found entity 1: ALTCLK" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/submodules/altclk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file altclk/synthesis/submodules/altclk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK_altclkctrl_0_sub " "Found entity 1: ALTCLK_altclkctrl_0_sub" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTCLK_altclkctrl_0 " "Found entity 2: ALTCLK_altclkctrl_0" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-logic " "Found design unit 1: Tx-logic" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-logic " "Found design unit 1: Rx-logic" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624562050364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp_clk top.vhd(41) " "Verilog HDL or VHDL warning at top.vhd(41): object \"stp_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050366 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done top.vhd(64) " "Verilog HDL or VHDL warning at top.vhd(64): object \"local_init_done\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_success top.vhd(65) " "Verilog HDL or VHDL warning at top.vhd(65): object \"local_cal_success\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail top.vhd(66) " "Verilog HDL or VHDL warning at top.vhd(66): object \"local_cal_fail\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK ALTCLK:ALTCLK_inst " "Elaborating entity \"ALTCLK\" for hierarchy \"ALTCLK:ALTCLK_inst\"" {  } { { "top.vhd" "ALTCLK_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0 ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ALTCLK_altclkctrl_0\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\"" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "altclkctrl_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0_sub ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component " "Elaborating entity \"ALTCLK_altclkctrl_0_sub\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\"" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "ALTCLK_altclkctrl_0_sub_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect ALTCLK_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at ALTCLK_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050400 "|top|ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "top.vhd" "PLL_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050434 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 160.000000 MHz " "Parameter \"output_clock_frequency0\" = \"160.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 320.000000 MHz " "Parameter \"output_clock_frequency1\" = \"320.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""}  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:Rx_inst " "Elaborating entity \"Rx\" for hierarchy \"Rx:Rx_inst\"" {  } { { "top.vhd" "Rx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:Tx_inst " "Elaborating entity \"Tx\" for hierarchy \"Tx:Tx_inst\"" {  } { { "top.vhd" "Tx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_gen Pulse_gen:Pulse_gen_st_sdram " "Elaborating entity \"Pulse_gen\" for hierarchy \"Pulse_gen:Pulse_gen_st_sdram\"" {  } { { "top.vhd" "Pulse_gen_st_sdram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"LPDDR2:LPDDR2_inst\"" {  } { { "top.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050458 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050462 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050464 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050470 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56j1 " "Found entity 1: altsyncram_56j1" {  } { { "db/altsyncram_56j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_56j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56j1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated " "Elaborating entity \"altsyncram_56j1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051420 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052647 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052650 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052654 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } } { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624562053176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624562053176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624562058934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624562062817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562063065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "817 241 7 0 4 " "Adding 817 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624562064062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562064062 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562064424 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1624562064424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4323 " "Implemented 4323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3502 " "Implemented 3502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_RAMS" "166 " "Implemented 166 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1624562064861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624562064861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 00:44:24 2021 " "Processing ended: Fri Jun 25 00:44:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562064929 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 55 s " "Quartus Prime Flow was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562065657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1624562067204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624562067215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 00:44:25 2021 " "Processing started: Fri Jun 25 00:44:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624562067215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1624562067215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SDRAM -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1624562067215 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1624562067306 ""}
{ "Info" "0" "" "Project  = SDRAM" {  } {  } 0 0 "Project  = SDRAM" 0 0 "Fitter" 0 0 1624562067307 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1624562067307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624562067624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562067852 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1624562067852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624562068481 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624562068502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624562070462 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624562070648 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk125 clk125(n) " "differential I/O pin \"clk125\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk125(n)\"." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk125" } { 0 "clk125(n)" } } } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/LPDDR2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1624562080186 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1624562080186 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1624562081434 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1624562082617 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1624562082617 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 2 global CLKCTRL_G5 " "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G10 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 1646 global CLKCTRL_G11 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1646 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G4 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G6 " "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1624562082966 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624562082968 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624562088536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1624562088541 ""}
{ "Critical Warning" "0" "" "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Fitter" 0 0 1624562088918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624562088975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624562089035 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089036 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1624562089038 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1624562089038 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125    mem_ck\[0\] " "   3.125    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125  mem_ck_n\[0\] " "   3.125  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_IN " "   3.125 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_OUT " "   3.125 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_IN " "   3.125 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_OUT " "   3.125 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_IN " "   3.125 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_OUT " "   3.125 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_IN " "   3.125 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_OUT " "   3.125 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[0\]_OUT " "   3.125 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[1\]_OUT " "   3.125 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[2\]_OUT " "   3.125 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[3\]_OUT " "   3.125 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624562089252 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624562089257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624562089270 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624562089281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624562089281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624562089286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624562090189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1624562090195 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624562090195 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624562090904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624562036018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 00:43:55 2021 " "Processing started: Fri Jun 25 00:43:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_gen-logic " "Found design unit 1: Pulse_gen-logic" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_gen " "Found entity 1: Pulse_gen" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_006 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_006" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1 " "Found entity 1: LPDDR2_s0_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/altclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclk/synthesis/altclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALTCLK-rtl " "Found design unit 1: ALTCLK-rtl" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK " "Found entity 1: ALTCLK" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/submodules/altclk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file altclk/synthesis/submodules/altclk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK_altclkctrl_0_sub " "Found entity 1: ALTCLK_altclkctrl_0_sub" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTCLK_altclkctrl_0 " "Found entity 2: ALTCLK_altclkctrl_0" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-logic " "Found design unit 1: Tx-logic" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-logic " "Found design unit 1: Rx-logic" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624562050364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp_clk top.vhd(41) " "Verilog HDL or VHDL warning at top.vhd(41): object \"stp_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050366 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done top.vhd(64) " "Verilog HDL or VHDL warning at top.vhd(64): object \"local_init_done\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_success top.vhd(65) " "Verilog HDL or VHDL warning at top.vhd(65): object \"local_cal_success\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail top.vhd(66) " "Verilog HDL or VHDL warning at top.vhd(66): object \"local_cal_fail\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK ALTCLK:ALTCLK_inst " "Elaborating entity \"ALTCLK\" for hierarchy \"ALTCLK:ALTCLK_inst\"" {  } { { "top.vhd" "ALTCLK_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0 ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ALTCLK_altclkctrl_0\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\"" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "altclkctrl_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0_sub ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component " "Elaborating entity \"ALTCLK_altclkctrl_0_sub\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\"" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "ALTCLK_altclkctrl_0_sub_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect ALTCLK_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at ALTCLK_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050400 "|top|ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "top.vhd" "PLL_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050434 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 160.000000 MHz " "Parameter \"output_clock_frequency0\" = \"160.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 320.000000 MHz " "Parameter \"output_clock_frequency1\" = \"320.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""}  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:Rx_inst " "Elaborating entity \"Rx\" for hierarchy \"Rx:Rx_inst\"" {  } { { "top.vhd" "Rx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:Tx_inst " "Elaborating entity \"Tx\" for hierarchy \"Tx:Tx_inst\"" {  } { { "top.vhd" "Tx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_gen Pulse_gen:Pulse_gen_st_sdram " "Elaborating entity \"Pulse_gen\" for hierarchy \"Pulse_gen:Pulse_gen_st_sdram\"" {  } { { "top.vhd" "Pulse_gen_st_sdram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"LPDDR2:LPDDR2_inst\"" {  } { { "top.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050458 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050462 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050464 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050470 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56j1 " "Found entity 1: altsyncram_56j1" {  } { { "db/altsyncram_56j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_56j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56j1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated " "Elaborating entity \"altsyncram_56j1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051420 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052647 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052650 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052654 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } } { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624562053176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624562053176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624562058934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624562062817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562063065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "817 241 7 0 4 " "Adding 817 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624562064062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562064062 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562064424 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1624562064424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4323 " "Implemented 4323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3502 " "Implemented 3502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_RAMS" "166 " "Implemented 166 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1624562064861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624562064861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 00:44:24 2021 " "Processing ended: Fri Jun 25 00:44:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562064929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624562067624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562067852 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1624562067852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624562068481 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624562068502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624562070462 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624562070648 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk125 clk125(n) " "differential I/O pin \"clk125\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk125(n)\"." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk125" } { 0 "clk125(n)" } } } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/LPDDR2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1624562080186 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1624562080186 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1624562081434 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1624562082617 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1624562082617 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 2 global CLKCTRL_G5 " "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G10 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 1646 global CLKCTRL_G11 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1646 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G4 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G6 " "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1624562082966 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624562082968 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624562088536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1624562088541 ""}
{ "Critical Warning" "0" "" "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Fitter" 0 0 1624562088918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624562088975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624562089035 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089036 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1624562089038 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1624562089038 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125    mem_ck\[0\] " "   3.125    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125  mem_ck_n\[0\] " "   3.125  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_IN " "   3.125 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_OUT " "   3.125 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_IN " "   3.125 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_OUT " "   3.125 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_IN " "   3.125 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_OUT " "   3.125 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_IN " "   3.125 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_OUT " "   3.125 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[0\]_OUT " "   3.125 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[1\]_OUT " "   3.125 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[2\]_OUT " "   3.125 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[3\]_OUT " "   3.125 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624562089252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624562094958 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1624562096797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624562036018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 25 00:43:55 2021 " "Processing started: Fri Jun 25 00:43:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624562036028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562036028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624562039474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pulse_gen-logic " "Found design unit 1: Pulse_gen-logic" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pulse_gen " "Found entity 1: Pulse_gen" {  } { { "Pulse_gen.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Pulse_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpddr2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LPDDR2-rtl " "Found design unit 1: LPDDR2-rtl" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""} { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2 " "Found entity 1: LPDDR2" {  } { { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_0002 " "Found entity 1: LPDDR2_0002" {  } { { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPDDR2/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPDDR2/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0 " "Found entity 1: LPDDR2_s0" {  } { { "LPDDR2/LPDDR2_s0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPDDR2/altera_avalon_mm_bridge.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPDDR2/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPDDR2/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPDDR2/altera_mem_if_sequencer_rst.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPDDR2/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPDDR2/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPDDR2/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPDDR2/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPDDR2/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPDDR2/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_irq_mapper " "Found entity 1: LPDDR2_s0_irq_mapper" {  } { { "LPDDR2/LPDDR2_s0_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_002 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_003 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_003" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_005 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_005" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_0_router_006 " "Found entity 2: LPDDR2_s0_mm_interconnect_0_router_006" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPDDR2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1 " "Found entity 1: LPDDR2_s0_mm_interconnect_1" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_cmd_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPDDR2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at LPDDR2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1624562050097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: LPDDR2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPDDR2_s0_mm_interconnect_1_router_001 " "Found entity 2: LPDDR2_s0_mm_interconnect_1_router_001" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_demux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: LPDDR2_s0_mm_interconnect_1_rsp_mux" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPDDR2/sequencer_scc_acv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPDDR2/sequencer_scc_siii_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPDDR2/sequencer_scc_siii_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPDDR2/sequencer_scc_sv_phase_decode.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPDDR2/sequencer_scc_sv_wrapper.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_clock_pair_generator " "Found entity 1: LPDDR2_p0_clock_pair_generator" {  } { { "LPDDR2/LPDDR2_p0_clock_pair_generator.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPDDR2_p0_acv_hard_addr_cmd_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_memphy " "Found entity 1: LPDDR2_p0_acv_hard_memphy" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_ldc " "Found entity 1: LPDDR2_p0_acv_ldc" {  } { { "LPDDR2/LPDDR2_p0_acv_ldc.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_acv_hard_io_pads " "Found entity 1: LPDDR2_p0_acv_hard_io_pads" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_generic_ddio " "Found entity 1: LPDDR2_p0_generic_ddio" {  } { { "LPDDR2/LPDDR2_p0_generic_ddio.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset " "Found entity 1: LPDDR2_p0_reset" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_reset_sync " "Found entity 1: LPDDR2_p0_reset_sync" {  } { { "LPDDR2/LPDDR2_p0_reset_sync.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_phy_csr " "Found entity 1: LPDDR2_p0_phy_csr" {  } { { "LPDDR2/LPDDR2_p0_phy_csr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_iss_probe " "Found entity 1: LPDDR2_p0_iss_probe" {  } { { "LPDDR2/LPDDR2_p0_iss_probe.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0 " "Found entity 1: LPDDR2_p0" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_p0_altdqdqs " "Found entity 1: LPDDR2_p0_altdqdqs" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpddr2/lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpddr2/lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPDDR2_pll0 " "Found entity 1: LPDDR2_pll0" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/altclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclk/synthesis/altclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALTCLK-rtl " "Found design unit 1: ALTCLK-rtl" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK " "Found entity 1: ALTCLK" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclk/synthesis/submodules/altclk_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file altclk/synthesis/submodules/altclk_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTCLK_altclkctrl_0_sub " "Found entity 1: ALTCLK_altclkctrl_0_sub" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTCLK_altclkctrl_0 " "Found entity 2: ALTCLK_altclkctrl_0" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-logic " "Found design unit 1: top-logic" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx-logic " "Found design unit 1: Tx-logic" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx " "Found entity 1: Tx" {  } { { "Tx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rx-logic " "Found design unit 1: Rx-logic" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rx " "Found entity 1: Rx" {  } { { "Rx.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/Rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624562050364 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stp_clk top.vhd(41) " "Verilog HDL or VHDL warning at top.vhd(41): object \"stp_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050366 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_init_done top.vhd(64) " "Verilog HDL or VHDL warning at top.vhd(64): object \"local_init_done\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_success top.vhd(65) " "Verilog HDL or VHDL warning at top.vhd(65): object \"local_cal_success\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "local_cal_fail top.vhd(66) " "Verilog HDL or VHDL warning at top.vhd(66): object \"local_cal_fail\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050367 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK ALTCLK:ALTCLK_inst " "Elaborating entity \"ALTCLK\" for hierarchy \"ALTCLK:ALTCLK_inst\"" {  } { { "top.vhd" "ALTCLK_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0 ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ALTCLK_altclkctrl_0\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\"" {  } { { "ALTCLK/synthesis/ALTCLK.vhd" "altclkctrl_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/ALTCLK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTCLK_altclkctrl_0_sub ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component " "Elaborating entity \"ALTCLK_altclkctrl_0_sub\" for hierarchy \"ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\"" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "ALTCLK_altclkctrl_0_sub_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect ALTCLK_altclkctrl_0.v(47) " "Verilog HDL or VHDL warning at ALTCLK_altclkctrl_0.v(47): object \"clkselect\" assigned a value but never read" {  } { { "ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/ALTCLK/synthesis/submodules/ALTCLK_altclkctrl_0.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050400 "|top|ALTCLK:ALTCLK_inst|ALTCLK_altclkctrl_0:altclkctrl_0|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:PLL_inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:PLL_inst\"" {  } { { "top.vhd" "PLL_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:PLL_inst\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\"" {  } { { "PLL.vhd" "pll_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050434 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 125.0 MHz " "Parameter \"reference_clock_frequency\" = \"125.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 160.000000 MHz " "Parameter \"output_clock_frequency0\" = \"160.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 320.000000 MHz " "Parameter \"output_clock_frequency1\" = \"320.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050439 ""}  } { { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rx Rx:Rx_inst " "Elaborating entity \"Rx\" for hierarchy \"Rx:Rx_inst\"" {  } { { "top.vhd" "Rx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tx Tx:Tx_inst " "Elaborating entity \"Tx\" for hierarchy \"Tx:Tx_inst\"" {  } { { "top.vhd" "Tx_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse_gen Pulse_gen:Pulse_gen_st_sdram " "Elaborating entity \"Pulse_gen\" for hierarchy \"Pulse_gen:Pulse_gen_st_sdram\"" {  } { { "top.vhd" "Pulse_gen_st_sdram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2 LPDDR2:LPDDR2_inst " "Elaborating entity \"LPDDR2\" for hierarchy \"LPDDR2:LPDDR2_inst\"" {  } { { "top.vhd" "LPDDR2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_0002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst " "Elaborating entity \"LPDDR2_0002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\"" {  } { { "LPDDR2.vhd" "lpddr2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_pll0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0 " "Elaborating entity \"LPDDR2_pll0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "pll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050458 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPDDR2_pll0.sv(157) " "Verilog HDL Display System Task info at LPDDR2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050462 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0 " "Elaborating entity \"LPDDR2_p0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "p0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050464 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPDDR2_p0.sv(391) " "Verilog HDL Display System Task info at LPDDR2_p0.sv(391): Using Regular core emif simulation models" {  } { { "LPDDR2/LPDDR2_p0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050470 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_memphy LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPDDR2_p0_acv_hard_memphy\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\"" {  } { { "LPDDR2/LPDDR2_p0.sv" "umemphy" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPDDR2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at LPDDR2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPDDR2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at LPDDR2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562050478 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset " "Elaborating entity \"LPDDR2_p0_reset\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_afi_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_reset_sync LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPDDR2_p0_reset_sync\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_reset:ureset\|LPDDR2_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPDDR2/LPDDR2_p0_reset.v" "ureset_avl_clk" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_ldc:memphy_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_io_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_io_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050496 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPDDR2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPDDR2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624562050500 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_hard_addr_cmd_pads LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPDDR2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_acv_ldc LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"LPDDR2_p0_acv_ldc\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:uaddress_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ubank_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ucmd_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_generic_ddio LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPDDR2_p0_generic_ddio\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050582 ""}  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_clock_pair_generator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPDDR2_p0_clock_pair_generator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPDDR2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_p0_altdqdqs LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPDDR2_p0_altdqdqs\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_p0:p0\|LPDDR2_p0_acv_hard_memphy:umemphy\|LPDDR2_p0_acv_hard_io_pads:uio_pads\|LPDDR2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "LPDDR2/LPDDR2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0 " "Elaborating entity \"LPDDR2_s0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "s0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_rst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "cpu_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050774 ""}  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_scc_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562050899 ""}  } { { "LPDDR2/sequencer_scc_reg_file.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562050899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562050995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562050995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562050996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPDDR2/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPDDR2/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_reg_file_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "altsyncram_component" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051054 ""}  } { { "LPDDR2/sequencer_reg_file.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "trk_mm_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPDDR2/LPDDR2_s0.v" "hphy_bridge" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_trk_mgr_inst" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051129 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "LPDDR2/sequencer_trk_mgr.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051130 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPDDR2/LPDDR2_s0.v" "sequencer_mem" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPDDR2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPDDR2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624562051140 ""}  } { { "LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624562051140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_56j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_56j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_56j1 " "Found entity 1: altsyncram_56j1" {  } { { "db/altsyncram_56j1.tdf" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/db/altsyncram_56j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624562051184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562051184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_56j1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated " "Elaborating entity \"altsyncram_56j1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_56j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router:router\|LPDDR2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_001:router_001\|LPDDR2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_002_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_002:router_002\|LPDDR2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_003_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_003:router_003\|LPDDR2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_005_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_005:router_005\|LPDDR2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_router_006_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_router_006:router_006\|LPDDR2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_demux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_cmd_mux_003 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPDDR2/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_rsp_mux_002 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_0:mm_interconnect_0\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPDDR2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPDDR2/LPDDR2_s0.v" "mm_interconnect_1" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPDDR2/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router:router\|LPDDR2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001 LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "router_001" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_router_001_default_decode LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_router_001:router_001\|LPDDR2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_cmd_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "cmd_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_demux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_demux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_mm_interconnect_1_rsp_mux LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"LPDDR2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_mm_interconnect_1:mm_interconnect_1\|LPDDR2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "LPDDR2/LPDDR2_s0_mm_interconnect_1.v" "rsp_mux" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPDDR2_s0_irq_mapper LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPDDR2_s0_irq_mapper\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_s0:s0\|LPDDR2_s0_irq_mapper:irq_mapper\"" {  } { { "LPDDR2/LPDDR2_s0.v" "irq_mapper" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "c0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051407 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051415 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624562051416 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "oct0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPDDR2/LPDDR2_0002.v" "dll0" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562051420 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 40 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 40.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052647 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1624562052648 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads|LPDDR2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052650 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 4 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "LPDDR2/LPDDR2_p0_acv_hard_memphy.v" "ureset" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1624562052654 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_p0:p0|LPDDR2_p0_acv_hard_memphy:umemphy|LPDDR2_p0_reset:ureset"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|afi_phy_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 200 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_mem_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 233 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "LPDDR2/LPDDR2_pll0.sv" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_pll0.sv" 329 -1 0 } } { "LPDDR2/LPDDR2_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2/LPDDR2_0002.v" 141 0 0 } } { "LPDDR2.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/LPDDR2.vhd" 116 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 240 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|LPDDR2:LPDDR2_inst|LPDDR2_0002:lpddr2_inst|LPDDR2_pll0:pll0|pll4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "PLL/PLL_0002.v" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL/PLL_0002.v" 88 0 0 } } { "PLL.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/PLL.vhd" 34 0 0 } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 191 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624562053176 "|top|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624562053176 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624562053176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624562058934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "140 " "140 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624562062817 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/Workspace/LPDDR2/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562063065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "817 241 7 0 4 " "Adding 817 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624562064062 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624562064062 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562064424 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1624562064424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4323 " "Implemented 4323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3502 " "Implemented 3502 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_RAMS" "166 " "Implemented 166 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624562064861 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1624562064861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624562064861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5123 " "Peak virtual memory: 5123 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 25 00:44:24 2021 " "Processing ended: Fri Jun 25 00:44:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624562064929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624562064929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624562067560 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624562067624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624562067677 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1624562067852 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1624562067852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624562068481 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624562068502 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624562070462 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624562070648 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk125 clk125(n) " "differential I/O pin \"clk125\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk125(n)\"." {  } { { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125 } } } { "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk125" } { 0 "clk125(n)" } } } } { "top.vhd" "" { Text "D:/intelFPGA_lite/Workspace/LPDDR2/top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/Workspace/LPDDR2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } } { "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk125(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1624562080186 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1624562080186 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1624562081434 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL " "PLL LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1624562082617 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1624562082617 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 2 global CLKCTRL_G5 " "ALTCLK:ALTCLK_inst\|ALTCLK_altclkctrl_0:altclkctrl_0\|ALTCLK_altclkctrl_0_sub:ALTCLK_altclkctrl_0_sub_component\|sd1 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 9 global CLKCTRL_G10 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 1646 global CLKCTRL_G11 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_avl_clk~CLKENA0 with 1646 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 277 global CLKCTRL_G4 " "LPDDR2:LPDDR2_inst\|LPDDR2_0002:lpddr2_inst\|LPDDR2_pll0:pll0\|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G6 " "PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1624562082966 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1624562082966 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624562082968 ""}
{ "Info" "ISTA_SDC_FOUND" "LPDDR2/LPDDR2_p0.sdc " "Reading SDC File: 'LPDDR2/LPDDR2_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624562088536 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1624562088541 ""}
{ "Critical Warning" "0" "" "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER\|divclk not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Fitter" 0 0 1624562088918 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_ena_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: LPDDR2_inst\|lpddr2_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll1~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[0\]  to: lvdsclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll2_phy~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_LVDS_OUTPUT  from: ccout\[1\]  to: loaden" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll6~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: LPDDR2_inst\|lpddr2_inst\|pll0\|pll7~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1624562088975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1624562088975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1624562089035 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089036 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000 " "Node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1624562089038 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1624562089038 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[0\]_IN (Rise) mem_dqs\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[0\]_IN (Rise) to mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[1\]_IN (Rise) mem_dqs\[1\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[1\]_IN (Rise) to mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[2\]_IN (Rise) mem_dqs\[2\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[2\]_IN (Rise) to mem_dqs\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mem_dqs\[3\]_IN (Rise) mem_dqs\[3\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from mem_dqs\[3\]_IN (Rise) to mem_dqs\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[0\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[0\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[1\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[1\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[2\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[2\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs\[3\]_OUT (Rise) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.150 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.150" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.130 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Rise) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) mem_dqs\[3\]_OUT (Fall) 0.000 0.100 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock (Fall) to mem_dqs\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[0\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[1\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[2\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Rise) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.140 " "Setup clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) mem_dqs_n\[3\]_OUT (Rise) 0.000 0.120 " "Hold clock transfer from LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk (Fall) to mem_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1624562089039 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1624562089039 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 20 clocks " "Found 20 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock " "   3.125 LPDDR2_inst\|lpddr2_inst\|LPDDR2_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk " "  15.625 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_avl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk " "  46.875 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_config_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk " "   3.125 LPDDR2_inst\|lpddr2_inst\|pll0\|pll_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125    mem_ck\[0\] " "   3.125    mem_ck\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125  mem_ck_n\[0\] " "   3.125  mem_ck_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_IN " "   3.125 mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[0\]_OUT " "   3.125 mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_IN " "   3.125 mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[1\]_OUT " "   3.125 mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_IN " "   3.125 mem_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[2\]_OUT " "   3.125 mem_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_IN " "   3.125 mem_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs\[3\]_OUT " "   3.125 mem_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[0\]_OUT " "   3.125 mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[1\]_OUT " "   3.125 mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[2\]_OUT " "   3.125 mem_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 mem_dqs_n\[3\]_OUT " "   3.125 mem_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624562089042 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624562089042 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624562089251 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624562089252 ""}
