<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: AHB prescaler</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">AHB prescaler</div>  </div>
<div class="ingroups"><a class="el" href="group/group__RCC__LL__Exported__Constants.html">RCC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga2822f1b5e4e5823a07b727df599d6209">LL_RCC_SYSCLK_DIV_1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gac4881c3e70771c5f1d7ab767c2387269">LL_RCC_SYSCLK_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga55bf4a1e422f90d58563fdf6ca9d9080">LL_RCC_SYSCLK_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gae3c29ccf5abd8504a88b1ce9134295ca">LL_RCC_SYSCLK_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gaaa1397c2d0f4e72529f16e10d11c8a75">LL_RCC_SYSCLK_DIV_16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga585ffbb05508b5740364d60e78e3b224">LL_RCC_SYSCLK_DIV_64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga70d7c2bf339a001963e93d062c949bac">LL_RCC_SYSCLK_DIV_128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga1c7c7959a1f7847c7827c65bfcad188f">LL_RCC_SYSCLK_DIV_256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga9f84bdbc7b8f511e6aaff490ac07e713">LL_RCC_SYSCLK_DIV_512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga2822f1b5e4e5823a07b727df599d6209"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_1" ref="ga2822f1b5e4e5823a07b727df599d6209" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga2822f1b5e4e5823a07b727df599d6209">LL_RCC_SYSCLK_DIV_1</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV1</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK not divided </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00215">215</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga70d7c2bf339a001963e93d062c949bac"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_128" ref="ga70d7c2bf339a001963e93d062c949bac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga70d7c2bf339a001963e93d062c949bac">LL_RCC_SYSCLK_DIV_128</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV128</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 128 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00221">221</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa1397c2d0f4e72529f16e10d11c8a75"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_16" ref="gaaa1397c2d0f4e72529f16e10d11c8a75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gaaa1397c2d0f4e72529f16e10d11c8a75">LL_RCC_SYSCLK_DIV_16</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV16</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 16 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00219">219</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4881c3e70771c5f1d7ab767c2387269"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_2" ref="gac4881c3e70771c5f1d7ab767c2387269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gac4881c3e70771c5f1d7ab767c2387269">LL_RCC_SYSCLK_DIV_2</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV2</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 2 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00216">216</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c7c7959a1f7847c7827c65bfcad188f"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_256" ref="ga1c7c7959a1f7847c7827c65bfcad188f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga1c7c7959a1f7847c7827c65bfcad188f">LL_RCC_SYSCLK_DIV_256</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV256</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 256 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00222">222</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga55bf4a1e422f90d58563fdf6ca9d9080"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_4" ref="ga55bf4a1e422f90d58563fdf6ca9d9080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga55bf4a1e422f90d58563fdf6ca9d9080">LL_RCC_SYSCLK_DIV_4</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV4</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 4 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00217">217</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f84bdbc7b8f511e6aaff490ac07e713"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_512" ref="ga9f84bdbc7b8f511e6aaff490ac07e713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga9f84bdbc7b8f511e6aaff490ac07e713">LL_RCC_SYSCLK_DIV_512</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV512</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 512 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00223">223</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga585ffbb05508b5740364d60e78e3b224"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_64" ref="ga585ffbb05508b5740364d60e78e3b224" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#ga585ffbb05508b5740364d60e78e3b224">LL_RCC_SYSCLK_DIV_64</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV64</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 64 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00220">220</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3c29ccf5abd8504a88b1ce9134295ca"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_SYSCLK_DIV_8" ref="gae3c29ccf5abd8504a88b1ce9134295ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__RCC__LL__EC__SYSCLK__DIV.html#gae3c29ccf5abd8504a88b1ce9134295ca">LL_RCC_SYSCLK_DIV_8</a>&#160;&#160;&#160;RCC_CFGR_HPRE_DIV8</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>SYSCLK divided by 8 </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00218">218</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:54 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
