
---------- Begin Simulation Statistics ----------
host_inst_rate                                 324236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406780                       # Number of bytes of host memory used
host_seconds                                    61.68                       # Real time elapsed on the host
host_tick_rate                              287470348                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017732                       # Number of seconds simulated
sim_ticks                                 17732281000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257366                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 16277.881677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 15879.693017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4235443                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      356860000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                21923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8046                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    220362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 52096.281813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59455.994252                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2693794540                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018133                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1561790057                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 13762.950336                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 30419.765484                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.372755                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3866                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8089                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     53207566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    246065483                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 41431.659763                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 44392.889700                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7035345                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3050654540                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010357                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 73631                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              33486                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1782152557                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965609                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.783720                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 41431.659763                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 44392.889700                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7035345                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3050654540                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010357                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                73631                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             33486                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1782152557                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28097                       # number of replacements
system.cpu.dcache.sampled_refs                  29121                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.783720                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7058137                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505700624000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11084508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14305.437797                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11404.477161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11009496                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1073079500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75012                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2263                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    829641500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006563                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 22785.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.335359                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       159500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11084508                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14305.437797                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11404.477161                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11009496                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1073079500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006767                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75012                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2263                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    829641500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006563                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809221                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.321198                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11084508                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14305.437797                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11404.477161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11009496                       # number of overall hits
system.cpu.icache.overall_miss_latency     1073079500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006767                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75012                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2263                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    829641500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006563                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.321198                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11009496                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 129915.907717                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2390452702                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 18400                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     121869.857798                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 107484.234194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         9358                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            717325983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.386119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       5886                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     113                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       620506484                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.378706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5773                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       61161.616162                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  45423.299566                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85933                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               42385000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.008000                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                          693                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency          31387500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.007977                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                     691                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    61344.489750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 45422.865475                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           676261655                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      500741669                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.190203                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        115475.145615                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   100849.935644                       # average overall mshr miss latency
system.l2.demand_hits                           95291                       # number of demand (read+write) hits
system.l2.demand_miss_latency               759710983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.064582                       # miss rate for demand accesses
system.l2.demand_misses                          6579                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          651893984                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.063453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     6464                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.112461                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.222473                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1842.567204                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3644.999135                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       115475.145615                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  122359.503137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          95291                       # number of overall hits
system.l2.overall_miss_latency              759710983                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.064582                       # miss rate for overall accesses
system.l2.overall_misses                         6579                       # number of overall misses
system.l2.overall_mshr_hits                       113                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        3042346686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.244076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24864                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.431087                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          7932                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        30458                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             190                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        55861                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            23774                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1439                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9473                       # number of replacements
system.l2.sampled_refs                          17760                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5487.566340                       # Cycle average of tags in use
system.l2.total_refs                            92178                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8828                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29367955                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         246133                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       395239                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40177                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       455828                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         471286                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5809                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       372965                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5749290                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.768137                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.437046                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2798169     48.67%     48.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       908002     15.79%     64.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416647      7.25%     71.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       399831      6.95%     78.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       402953      7.01%     85.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       190363      3.31%     88.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       145124      2.52%     91.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       115236      2.00%     93.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       372965      6.49%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5749290                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40148                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       784671                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.609660                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.609660                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       987459                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9622                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     11944627                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3046728                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1702508                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       157072                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12594                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3819746                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3818455                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1291                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2305907                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2305670                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              237                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1513839                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1512785                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1054                       # DTB write misses
system.switch_cpus_1.fetch.Branches            471286                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1084411                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2824036                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        25970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12111579                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        103159                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077303                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1084411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       251942                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.986610                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      5906362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.050599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.346801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4166753     70.55%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          30002      0.51%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75566      1.28%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          46349      0.78%     73.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         160118      2.71%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          44409      0.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          48040      0.81%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40359      0.68%     78.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1294766     21.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      5906362                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                190244                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         376536                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179104                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.718200                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4033079                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1561552                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7505253                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10327612                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752467                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5647455                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.693994                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10332559                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42338                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66361                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2538573                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       235530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1665816                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     10952524                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2471527                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       101657                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10475186                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          264                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       157072                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4681                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       135916                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        37966                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3405                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       225520                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       195920                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3405                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.640258                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.640258                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3901248     36.88%     36.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389483      3.68%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331475     12.59%     53.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18230      0.17%     53.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851529      8.05%     61.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     61.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2501192     23.65%     85.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1577525     14.91%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10576844                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       355200                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033583                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51353     14.46%     14.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52914     14.90%     29.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     29.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16469      4.64%     33.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98025     27.60%     61.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        99011     27.87%     89.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        37428     10.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      5906362                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.790754                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.014704                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2382782     40.34%     40.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       971374     16.45%     56.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       639746     10.83%     67.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590278      9.99%     77.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       606273     10.26%     87.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       339316      5.74%     93.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       237818      4.03%     97.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       103636      1.75%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        35139      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      5906362                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.734874                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10773420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10576844                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       773232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36071                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       528261                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1084433                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1084411                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       625923                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       454861                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2538573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1665816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6096606                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       493133                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        56381                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3137783                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       433826                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          114                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     17803449                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11738909                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9121792                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1620202                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       157072                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       498171                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1109255                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949567                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28739                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
