Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Mon Oct 27 07:18:13 2025
| Host             : ZA-WASADIE1 running 64-bit major release  (build 9200)
| Command          : report_power -file adc_tech_wrapper_power_routed.rpt -pb adc_tech_wrapper_power_summary_routed.pb -rpx adc_tech_wrapper_power_routed.rpx
| Design           : adc_tech_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.004        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.317        |
| Device Static (W)        | 0.686        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 97.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.119 |        6 |       --- |             --- |
| CLB Logic                |     0.078 |    19844 |       --- |             --- |
|   LUT as Distributed RAM |     0.047 |     2592 |    101760 |            2.55 |
|   LUT as Logic           |     0.026 |     6186 |    230400 |            2.68 |
|   Register               |     0.003 |     8133 |    460800 |            1.76 |
|   LUT as Shift Register  |     0.002 |      290 |    101760 |            0.28 |
|   CARRY8                 |    <0.001 |       44 |     28800 |            0.15 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |      837 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      566 |    230400 |            0.25 |
| Signals                  |     0.083 |    15469 |       --- |             --- |
| Block RAM                |     0.214 |    105.5 |       312 |           33.81 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| I/O                      |     0.050 |       42 |       360 |           11.67 |
| PS8                      |     1.675 |        1 |       --- |             --- |
| Static Power             |     0.686 |          |           |                 |
|   PS Static              |     0.094 |          |           |                 |
|   PL Static              |     0.592 |          |           |                 |
| Total                    |     3.004 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.720 |       0.570 |      0.150 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.076 |       0.005 |      0.071 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.013 |       0.011 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.201 |       0.054 |      0.147 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.075 |       0.020 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.006 |       0.006 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.442 |       0.416 |      0.027 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.228 |       0.221 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.548 |       0.544 |      0.004 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.067 |       0.065 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+
| adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_in1                                              | adc_tech_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O              |             8.0 |
| clk_out1_adc_tech_clk_wiz_0_0                                                                       | adc_tech_i/Processing_Subsystem/clk_wiz_0/inst/clk_out1_adc_tech_clk_wiz_0_0 |             2.5 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0            |            50.0 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| adc_tech_wrapper         |     2.317 |
|   adc_tech_i             |     2.293 |
|     ADC_blocks           |     0.082 |
|       adc_bram_control   |     0.003 |
|       adc_bram_read      |     0.005 |
|       adc_to_bram_0      |     0.003 |
|       blk_mem_gen_0      |     0.071 |
|     Processing_Subsystem |     2.001 |
|       axi_interconnect_0 |     0.071 |
|       clk_wiz_0          |     0.098 |
|       jtag_axi_0         |     0.154 |
|       zynq_ultra_ps_e_0  |     1.678 |
|     adc_front_end        |     0.033 |
|       adc_bit_0          |     0.002 |
|       adc_bit_1          |     0.002 |
|       adc_bit_10         |     0.002 |
|       adc_bit_11         |     0.002 |
|       adc_bit_12         |     0.002 |
|       adc_bit_13         |     0.002 |
|       adc_bit_14         |     0.002 |
|       adc_bit_15         |     0.002 |
|       adc_bit_2          |     0.002 |
|       adc_bit_3          |     0.002 |
|       adc_bit_4          |     0.002 |
|       adc_bit_5          |     0.002 |
|       adc_bit_6          |     0.002 |
|       adc_bit_7          |     0.002 |
|       adc_bit_8          |     0.002 |
|       adc_bit_9          |     0.002 |
|     axi_gpio_leds        |     0.003 |
|       U0                 |     0.003 |
|     bram_tester          |     0.044 |
|       axi_bram_ctrl_0    |     0.004 |
|       blk_mem_gen_0      |     0.036 |
|       bram_test_control  |     0.003 |
|       bram_writer_0      |     0.001 |
|     dac_calibration      |     0.118 |
|       dac_bram           |     0.005 |
|       dac_cal            |     0.004 |
|       dac_cal_bram       |     0.101 |
|       dac_cal_control    |     0.003 |
|       dac_cal_read       |     0.005 |
|     i2c_master_0         |     0.002 |
|       U0                 |     0.002 |
|     i2c_read             |     0.005 |
|       U0                 |     0.005 |
|     my_i2c               |     0.003 |
|       U0                 |     0.003 |
|     util_ds_buf_0        |     0.002 |
|       U0                 |     0.002 |
|   dbg_hub                |     0.009 |
|     inst                 |     0.009 |
|       BSCANID.u_xsdbm_id |     0.009 |
+--------------------------+-----------+


