// Seed: 2597385895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  if (1) begin : LABEL_0
    supply0 id_5 = 1;
  end
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6
);
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9
  );
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    input tri id_7
    , id_11,
    input supply0 id_8,
    output tri id_9
);
  wire id_12;
  tri1 id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
  assign id_11 = id_13 - 1;
  assign id_9  = id_1;
endmodule
