Flow report for project2
Thu Apr 28 00:15:52 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Thu Apr 28 00:15:52 2016       ;
; Quartus Prime Version ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name         ; project2                                    ;
; Top-level Entity Name ; final_test                                  ;
; Family                ; MAX II                                      ;
; Total logic elements  ; 67 / 570 ( 12 % )                           ;
; Total pins            ; 105 / 160 ( 66 % )                          ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
; Device                ; EPM570F256C3                                ;
; Timing Models         ; Final                                       ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/27/2016 23:50:44 ;
; Main task         ; Compilation         ;
; Revision Name     ; project2            ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                          ;
+--------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 207732453421539.146181904410788 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Vhdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL      ; ModelSim-Altera (VHDL)          ; <None>        ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                    ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY         ; final_test                      ; project2      ; --          ; --             ;
+--------------------------+---------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 777 MB              ; 00:00:27                           ;
; Fitter                    ; 00:00:02     ; 1.0                     ; 1189 MB             ; 00:00:02                           ;
; Assembler                 ; 00:00:00     ; 1.0                     ; 718 MB              ; 00:00:00                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 741 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 682 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 679 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 683 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 679 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 683 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 679 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 682 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 679 MB              ; 00:00:00                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 682 MB              ; 00:00:00                           ;
; Total                     ; 00:00:20     ; --                      ; --                  ; 00:00:31                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter                    ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; Assembler                 ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; Tondyfech        ; Windows 8 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2
quartus_fit --read_settings_files=off --write_settings_files=off project2 -c project2
quartus_asm --read_settings_files=off --write_settings_files=off project2 -c project2
quartus_sta project2 -c project2
quartus_eda --read_settings_files=off --write_settings_files=off project2 -c project2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source="D:/UIC/465 Digital Logic Circuit/pro2/ece_465_project2_test_vwf.vwf" --testbench_file="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/ece_465_project2_test_vwf.vwf.vt"
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/" project2 -c project2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source="D:/UIC/465 Digital Logic Circuit/pro2/ece_465_project2_test_vwf.vwf" --testbench_file="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/ece_465_project2_test_vwf.vwf.vt"
quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/" project2 -c project2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source="D:/UIC/465 Digital Logic Circuit/pro2/ece_465_project2_test_vwf.vwf" --testbench_file="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/ece_465_project2_test_vwf.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/" project2 -c project2
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off project2 -c project2 --vector_source="D:/UIC/465 Digital Logic Circuit/pro2/ece_465_project2_test_vwf.vwf" --testbench_file="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/ece_465_project2_test_vwf.vwf.vt"
quartus_eda --write_settings_files=off --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory="D:/UIC/465 Digital Logic Circuit/pro2/simulation/qsim/" project2 -c project2



