// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_63 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_330_p2;
reg   [0:0] icmp_ln86_reg_1294;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1294_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1059_fu_336_p2;
reg   [0:0] icmp_ln86_1059_reg_1305;
wire   [0:0] icmp_ln86_1060_fu_342_p2;
reg   [0:0] icmp_ln86_1060_reg_1310;
reg   [0:0] icmp_ln86_1060_reg_1310_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1061_fu_348_p2;
reg   [0:0] icmp_ln86_1061_reg_1316;
wire   [0:0] icmp_ln86_1062_fu_354_p2;
reg   [0:0] icmp_ln86_1062_reg_1322;
wire   [0:0] icmp_ln86_1063_fu_360_p2;
reg   [0:0] icmp_ln86_1063_reg_1328;
reg   [0:0] icmp_ln86_1063_reg_1328_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1063_reg_1328_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1064_fu_366_p2;
reg   [0:0] icmp_ln86_1064_reg_1334;
reg   [0:0] icmp_ln86_1064_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1064_reg_1334_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1064_reg_1334_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1065_fu_372_p2;
reg   [0:0] icmp_ln86_1065_reg_1340;
wire   [0:0] icmp_ln86_1066_fu_378_p2;
reg   [0:0] icmp_ln86_1066_reg_1345;
reg   [0:0] icmp_ln86_1066_reg_1345_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1067_fu_384_p2;
reg   [0:0] icmp_ln86_1067_reg_1351;
reg   [0:0] icmp_ln86_1067_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1067_reg_1351_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1068_fu_390_p2;
reg   [0:0] icmp_ln86_1068_reg_1357;
reg   [0:0] icmp_ln86_1068_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1068_reg_1357_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1069_fu_396_p2;
reg   [0:0] icmp_ln86_1069_reg_1363;
reg   [0:0] icmp_ln86_1069_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1069_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1069_reg_1363_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1070_fu_402_p2;
reg   [0:0] icmp_ln86_1070_reg_1369;
reg   [0:0] icmp_ln86_1070_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1070_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1070_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1070_reg_1369_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1071_fu_408_p2;
reg   [0:0] icmp_ln86_1071_reg_1375;
reg   [0:0] icmp_ln86_1071_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1071_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1071_reg_1375_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1071_reg_1375_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1072_fu_414_p2;
reg   [0:0] icmp_ln86_1072_reg_1381;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1072_reg_1381_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1073_fu_420_p2;
reg   [0:0] icmp_ln86_1073_reg_1387;
wire   [0:0] icmp_ln86_1074_fu_426_p2;
reg   [0:0] icmp_ln86_1074_reg_1392;
reg   [0:0] icmp_ln86_1074_reg_1392_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1075_fu_432_p2;
reg   [0:0] icmp_ln86_1075_reg_1397;
reg   [0:0] icmp_ln86_1075_reg_1397_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1076_fu_438_p2;
reg   [0:0] icmp_ln86_1076_reg_1402;
reg   [0:0] icmp_ln86_1076_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1077_fu_444_p2;
reg   [0:0] icmp_ln86_1077_reg_1407;
reg   [0:0] icmp_ln86_1077_reg_1407_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1077_reg_1407_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1078_fu_450_p2;
reg   [0:0] icmp_ln86_1078_reg_1412;
reg   [0:0] icmp_ln86_1078_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1078_reg_1412_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1079_fu_456_p2;
reg   [0:0] icmp_ln86_1079_reg_1417;
reg   [0:0] icmp_ln86_1079_reg_1417_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1079_reg_1417_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1080_fu_462_p2;
reg   [0:0] icmp_ln86_1080_reg_1422;
reg   [0:0] icmp_ln86_1080_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1080_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1080_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1081_fu_468_p2;
reg   [0:0] icmp_ln86_1081_reg_1427;
reg   [0:0] icmp_ln86_1081_reg_1427_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1081_reg_1427_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1081_reg_1427_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1082_fu_474_p2;
reg   [0:0] icmp_ln86_1082_reg_1432;
reg   [0:0] icmp_ln86_1082_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1082_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1082_reg_1432_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1083_fu_480_p2;
reg   [0:0] icmp_ln86_1083_reg_1437;
reg   [0:0] icmp_ln86_1083_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1083_reg_1437_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1083_reg_1437_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1083_reg_1437_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1084_fu_486_p2;
reg   [0:0] icmp_ln86_1084_reg_1442;
reg   [0:0] icmp_ln86_1084_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1084_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1084_reg_1442_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1084_reg_1442_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1085_fu_492_p2;
reg   [0:0] icmp_ln86_1085_reg_1447;
reg   [0:0] icmp_ln86_1085_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1085_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1085_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1085_reg_1447_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1086_fu_508_p2;
reg   [0:0] icmp_ln86_1086_reg_1452;
reg   [0:0] icmp_ln86_1086_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1086_reg_1452_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1086_reg_1452_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1086_reg_1452_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1086_reg_1452_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1087_fu_514_p2;
reg   [0:0] icmp_ln86_1087_reg_1457;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1087_reg_1457_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_520_p2;
reg   [0:0] and_ln102_reg_1462;
reg   [0:0] and_ln102_reg_1462_pp0_iter1_reg;
wire   [0:0] and_ln102_1317_fu_536_p2;
reg   [0:0] and_ln102_1317_reg_1472;
wire   [0:0] and_ln104_191_fu_545_p2;
reg   [0:0] and_ln104_191_reg_1477;
wire   [0:0] and_ln102_1318_fu_550_p2;
reg   [0:0] and_ln102_1318_reg_1482;
reg   [0:0] and_ln102_1318_reg_1482_pp0_iter2_reg;
wire   [0:0] and_ln104_192_fu_560_p2;
reg   [0:0] and_ln104_192_reg_1489;
reg   [0:0] and_ln104_192_reg_1489_pp0_iter2_reg;
wire   [0:0] and_ln102_1322_fu_571_p2;
reg   [0:0] and_ln102_1322_reg_1495;
wire   [2:0] select_ln117_1037_fu_603_p3;
reg   [2:0] select_ln117_1037_reg_1500;
wire   [0:0] or_ln117_929_fu_611_p2;
reg   [0:0] or_ln117_929_reg_1505;
wire   [0:0] and_ln102_1316_fu_622_p2;
reg   [0:0] and_ln102_1316_reg_1511;
reg   [0:0] and_ln102_1316_reg_1511_pp0_iter3_reg;
wire   [0:0] and_ln104_190_fu_632_p2;
reg   [0:0] and_ln104_190_reg_1518;
reg   [0:0] and_ln104_190_reg_1518_pp0_iter3_reg;
wire   [0:0] and_ln102_1324_fu_647_p2;
reg   [0:0] and_ln102_1324_reg_1524;
wire   [0:0] or_ln117_932_fu_718_p2;
reg   [0:0] or_ln117_932_reg_1530;
wire   [3:0] select_ln117_1043_fu_731_p3;
reg   [3:0] select_ln117_1043_reg_1535;
wire   [0:0] or_ln117_934_fu_739_p2;
reg   [0:0] or_ln117_934_reg_1540;
wire   [0:0] and_ln102_1319_fu_743_p2;
reg   [0:0] and_ln102_1319_reg_1547;
wire   [0:0] and_ln104_193_fu_752_p2;
reg   [0:0] and_ln104_193_reg_1553;
reg   [0:0] and_ln104_193_reg_1553_pp0_iter4_reg;
wire   [0:0] and_ln102_1325_fu_767_p2;
reg   [0:0] and_ln102_1325_reg_1559;
wire   [4:0] select_ln117_1049_fu_858_p3;
reg   [4:0] select_ln117_1049_reg_1564;
wire   [0:0] or_ln117_939_fu_865_p2;
reg   [0:0] or_ln117_939_reg_1569;
wire   [0:0] and_ln102_1320_fu_870_p2;
reg   [0:0] and_ln102_1320_reg_1575;
wire   [0:0] and_ln104_194_fu_879_p2;
reg   [0:0] and_ln104_194_reg_1581;
reg   [0:0] and_ln104_194_reg_1581_pp0_iter5_reg;
reg   [0:0] and_ln104_194_reg_1581_pp0_iter6_reg;
wire   [0:0] and_ln102_1327_fu_893_p2;
reg   [0:0] and_ln102_1327_reg_1587;
wire   [0:0] or_ln117_943_fu_967_p2;
reg   [0:0] or_ln117_943_reg_1593;
wire   [4:0] select_ln117_1055_fu_981_p3;
reg   [4:0] select_ln117_1055_reg_1598;
wire   [0:0] or_ln117_945_fu_989_p2;
reg   [0:0] or_ln117_945_reg_1603;
wire   [0:0] or_ln117_949_fu_1077_p2;
reg   [0:0] or_ln117_949_reg_1611;
wire   [4:0] select_ln117_1061_fu_1089_p3;
reg   [4:0] select_ln117_1061_reg_1617;
wire   [0:0] or_ln117_951_fu_1111_p2;
reg   [0:0] or_ln117_951_reg_1622;
wire   [4:0] select_ln117_1063_fu_1123_p3;
reg   [4:0] select_ln117_1063_reg_1627;
wire    ap_block_pp0_stage0;
wire   [10:0] tmp_fu_498_p4;
wire   [0:0] xor_ln104_500_fu_526_p2;
wire   [0:0] xor_ln104_502_fu_540_p2;
wire   [0:0] and_ln104_fu_531_p2;
wire   [0:0] xor_ln104_503_fu_555_p2;
wire   [0:0] and_ln102_1321_fu_566_p2;
wire   [0:0] and_ln102_1329_fu_576_p2;
wire   [0:0] xor_ln117_fu_581_p2;
wire   [1:0] zext_ln117_fu_587_p1;
wire   [1:0] select_ln117_fu_591_p3;
wire   [2:0] zext_ln117_109_fu_599_p1;
wire   [0:0] xor_ln104_fu_617_p2;
wire   [0:0] xor_ln104_501_fu_627_p2;
wire   [0:0] xor_ln104_506_fu_638_p2;
wire   [0:0] and_ln102_1331_fu_655_p2;
wire   [0:0] and_ln102_1323_fu_643_p2;
wire   [0:0] and_ln102_1330_fu_651_p2;
wire   [0:0] or_ln117_fu_670_p2;
wire   [0:0] and_ln102_1332_fu_660_p2;
wire   [2:0] select_ln117_1038_fu_675_p3;
wire   [0:0] or_ln117_930_fu_682_p2;
wire   [2:0] select_ln117_1039_fu_687_p3;
wire   [2:0] select_ln117_1040_fu_694_p3;
wire   [0:0] and_ln102_1333_fu_665_p2;
wire   [3:0] zext_ln117_110_fu_702_p1;
wire   [0:0] or_ln117_931_fu_706_p2;
wire   [3:0] select_ln117_1041_fu_711_p3;
wire   [3:0] select_ln117_1042_fu_723_p3;
wire   [0:0] xor_ln104_504_fu_747_p2;
wire   [0:0] xor_ln104_507_fu_757_p2;
wire   [0:0] and_ln102_1334_fu_772_p2;
wire   [0:0] xor_ln104_508_fu_762_p2;
wire   [0:0] and_ln102_1337_fu_786_p2;
wire   [0:0] and_ln102_1335_fu_777_p2;
wire   [0:0] or_ln117_933_fu_796_p2;
wire   [0:0] and_ln102_1336_fu_782_p2;
wire   [3:0] select_ln117_1044_fu_801_p3;
wire   [0:0] or_ln117_935_fu_808_p2;
wire   [3:0] select_ln117_1045_fu_813_p3;
wire   [0:0] or_ln117_936_fu_820_p2;
wire   [0:0] and_ln102_1338_fu_791_p2;
wire   [3:0] select_ln117_1046_fu_824_p3;
wire   [0:0] or_ln117_937_fu_832_p2;
wire   [3:0] select_ln117_1047_fu_838_p3;
wire   [3:0] select_ln117_1048_fu_846_p3;
wire   [4:0] zext_ln117_111_fu_854_p1;
wire   [0:0] xor_ln104_505_fu_874_p2;
wire   [0:0] xor_ln104_509_fu_884_p2;
wire   [0:0] and_ln102_1340_fu_902_p2;
wire   [0:0] and_ln102_1326_fu_889_p2;
wire   [0:0] and_ln102_1339_fu_898_p2;
wire   [0:0] or_ln117_938_fu_917_p2;
wire   [0:0] and_ln102_1341_fu_907_p2;
wire   [4:0] select_ln117_1050_fu_922_p3;
wire   [0:0] or_ln117_940_fu_929_p2;
wire   [4:0] select_ln117_1051_fu_934_p3;
wire   [0:0] or_ln117_941_fu_941_p2;
wire   [0:0] and_ln102_1342_fu_912_p2;
wire   [4:0] select_ln117_1052_fu_945_p3;
wire   [0:0] or_ln117_942_fu_953_p2;
wire   [4:0] select_ln117_1053_fu_959_p3;
wire   [4:0] select_ln117_1054_fu_973_p3;
wire   [0:0] xor_ln104_510_fu_993_p2;
wire   [0:0] and_ln102_1343_fu_1003_p2;
wire   [0:0] xor_ln104_511_fu_998_p2;
wire   [0:0] and_ln102_1346_fu_1017_p2;
wire   [0:0] and_ln102_1344_fu_1008_p2;
wire   [0:0] or_ln117_944_fu_1027_p2;
wire   [0:0] and_ln102_1345_fu_1013_p2;
wire   [4:0] select_ln117_1056_fu_1032_p3;
wire   [0:0] or_ln117_946_fu_1039_p2;
wire   [4:0] select_ln117_1057_fu_1044_p3;
wire   [0:0] or_ln117_947_fu_1051_p2;
wire   [0:0] and_ln102_1347_fu_1022_p2;
wire   [4:0] select_ln117_1058_fu_1055_p3;
wire   [0:0] or_ln117_948_fu_1063_p2;
wire   [4:0] select_ln117_1059_fu_1069_p3;
wire   [4:0] select_ln117_1060_fu_1081_p3;
wire   [0:0] and_ln102_1328_fu_1097_p2;
wire   [0:0] and_ln102_1348_fu_1101_p2;
wire   [0:0] or_ln117_950_fu_1106_p2;
wire   [4:0] select_ln117_1062_fu_1116_p3;
wire   [0:0] xor_ln104_512_fu_1131_p2;
wire   [0:0] and_ln102_1349_fu_1136_p2;
wire   [0:0] and_ln102_1350_fu_1141_p2;
wire   [0:0] or_ln117_952_fu_1146_p2;
wire   [11:0] agg_result_fu_1158_p65;
wire   [4:0] agg_result_fu_1158_p66;
wire   [11:0] agg_result_fu_1158_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1158_p1;
wire   [4:0] agg_result_fu_1158_p3;
wire   [4:0] agg_result_fu_1158_p5;
wire   [4:0] agg_result_fu_1158_p7;
wire   [4:0] agg_result_fu_1158_p9;
wire   [4:0] agg_result_fu_1158_p11;
wire   [4:0] agg_result_fu_1158_p13;
wire   [4:0] agg_result_fu_1158_p15;
wire   [4:0] agg_result_fu_1158_p17;
wire   [4:0] agg_result_fu_1158_p19;
wire   [4:0] agg_result_fu_1158_p21;
wire   [4:0] agg_result_fu_1158_p23;
wire   [4:0] agg_result_fu_1158_p25;
wire   [4:0] agg_result_fu_1158_p27;
wire   [4:0] agg_result_fu_1158_p29;
wire   [4:0] agg_result_fu_1158_p31;
wire  signed [4:0] agg_result_fu_1158_p33;
wire  signed [4:0] agg_result_fu_1158_p35;
wire  signed [4:0] agg_result_fu_1158_p37;
wire  signed [4:0] agg_result_fu_1158_p39;
wire  signed [4:0] agg_result_fu_1158_p41;
wire  signed [4:0] agg_result_fu_1158_p43;
wire  signed [4:0] agg_result_fu_1158_p45;
wire  signed [4:0] agg_result_fu_1158_p47;
wire  signed [4:0] agg_result_fu_1158_p49;
wire  signed [4:0] agg_result_fu_1158_p51;
wire  signed [4:0] agg_result_fu_1158_p53;
wire  signed [4:0] agg_result_fu_1158_p55;
wire  signed [4:0] agg_result_fu_1158_p57;
wire  signed [4:0] agg_result_fu_1158_p59;
wire  signed [4:0] agg_result_fu_1158_p61;
wire  signed [4:0] agg_result_fu_1158_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_12_1_1_x13 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x13_U479(
    .din0(12'd4029),
    .din1(12'd85),
    .din2(12'd3719),
    .din3(12'd4023),
    .din4(12'd319),
    .din5(12'd84),
    .din6(12'd3825),
    .din7(12'd929),
    .din8(12'd4092),
    .din9(12'd3946),
    .din10(12'd3745),
    .din11(12'd0),
    .din12(12'd82),
    .din13(12'd4075),
    .din14(12'd74),
    .din15(12'd197),
    .din16(12'd106),
    .din17(12'd3915),
    .din18(12'd214),
    .din19(12'd3852),
    .din20(12'd458),
    .din21(12'd3747),
    .din22(12'd3248),
    .din23(12'd118),
    .din24(12'd430),
    .din25(12'd1082),
    .din26(12'd509),
    .din27(12'd3792),
    .din28(12'd74),
    .din29(12'd541),
    .din30(12'd3500),
    .din31(12'd52),
    .def(agg_result_fu_1158_p65),
    .sel(agg_result_fu_1158_p66),
    .dout(agg_result_fu_1158_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1316_reg_1511 <= and_ln102_1316_fu_622_p2;
        and_ln102_1316_reg_1511_pp0_iter3_reg <= and_ln102_1316_reg_1511;
        and_ln102_1317_reg_1472 <= and_ln102_1317_fu_536_p2;
        and_ln102_1318_reg_1482 <= and_ln102_1318_fu_550_p2;
        and_ln102_1318_reg_1482_pp0_iter2_reg <= and_ln102_1318_reg_1482;
        and_ln102_1319_reg_1547 <= and_ln102_1319_fu_743_p2;
        and_ln102_1320_reg_1575 <= and_ln102_1320_fu_870_p2;
        and_ln102_1322_reg_1495 <= and_ln102_1322_fu_571_p2;
        and_ln102_1324_reg_1524 <= and_ln102_1324_fu_647_p2;
        and_ln102_1325_reg_1559 <= and_ln102_1325_fu_767_p2;
        and_ln102_1327_reg_1587 <= and_ln102_1327_fu_893_p2;
        and_ln102_reg_1462 <= and_ln102_fu_520_p2;
        and_ln102_reg_1462_pp0_iter1_reg <= and_ln102_reg_1462;
        and_ln104_190_reg_1518 <= and_ln104_190_fu_632_p2;
        and_ln104_190_reg_1518_pp0_iter3_reg <= and_ln104_190_reg_1518;
        and_ln104_191_reg_1477 <= and_ln104_191_fu_545_p2;
        and_ln104_192_reg_1489 <= and_ln104_192_fu_560_p2;
        and_ln104_192_reg_1489_pp0_iter2_reg <= and_ln104_192_reg_1489;
        and_ln104_193_reg_1553 <= and_ln104_193_fu_752_p2;
        and_ln104_193_reg_1553_pp0_iter4_reg <= and_ln104_193_reg_1553;
        and_ln104_194_reg_1581 <= and_ln104_194_fu_879_p2;
        and_ln104_194_reg_1581_pp0_iter5_reg <= and_ln104_194_reg_1581;
        and_ln104_194_reg_1581_pp0_iter6_reg <= and_ln104_194_reg_1581_pp0_iter5_reg;
        icmp_ln86_1059_reg_1305 <= icmp_ln86_1059_fu_336_p2;
        icmp_ln86_1060_reg_1310 <= icmp_ln86_1060_fu_342_p2;
        icmp_ln86_1060_reg_1310_pp0_iter1_reg <= icmp_ln86_1060_reg_1310;
        icmp_ln86_1061_reg_1316 <= icmp_ln86_1061_fu_348_p2;
        icmp_ln86_1062_reg_1322 <= icmp_ln86_1062_fu_354_p2;
        icmp_ln86_1063_reg_1328 <= icmp_ln86_1063_fu_360_p2;
        icmp_ln86_1063_reg_1328_pp0_iter1_reg <= icmp_ln86_1063_reg_1328;
        icmp_ln86_1063_reg_1328_pp0_iter2_reg <= icmp_ln86_1063_reg_1328_pp0_iter1_reg;
        icmp_ln86_1064_reg_1334 <= icmp_ln86_1064_fu_366_p2;
        icmp_ln86_1064_reg_1334_pp0_iter1_reg <= icmp_ln86_1064_reg_1334;
        icmp_ln86_1064_reg_1334_pp0_iter2_reg <= icmp_ln86_1064_reg_1334_pp0_iter1_reg;
        icmp_ln86_1064_reg_1334_pp0_iter3_reg <= icmp_ln86_1064_reg_1334_pp0_iter2_reg;
        icmp_ln86_1065_reg_1340 <= icmp_ln86_1065_fu_372_p2;
        icmp_ln86_1066_reg_1345 <= icmp_ln86_1066_fu_378_p2;
        icmp_ln86_1066_reg_1345_pp0_iter1_reg <= icmp_ln86_1066_reg_1345;
        icmp_ln86_1067_reg_1351 <= icmp_ln86_1067_fu_384_p2;
        icmp_ln86_1067_reg_1351_pp0_iter1_reg <= icmp_ln86_1067_reg_1351;
        icmp_ln86_1067_reg_1351_pp0_iter2_reg <= icmp_ln86_1067_reg_1351_pp0_iter1_reg;
        icmp_ln86_1068_reg_1357 <= icmp_ln86_1068_fu_390_p2;
        icmp_ln86_1068_reg_1357_pp0_iter1_reg <= icmp_ln86_1068_reg_1357;
        icmp_ln86_1068_reg_1357_pp0_iter2_reg <= icmp_ln86_1068_reg_1357_pp0_iter1_reg;
        icmp_ln86_1069_reg_1363 <= icmp_ln86_1069_fu_396_p2;
        icmp_ln86_1069_reg_1363_pp0_iter1_reg <= icmp_ln86_1069_reg_1363;
        icmp_ln86_1069_reg_1363_pp0_iter2_reg <= icmp_ln86_1069_reg_1363_pp0_iter1_reg;
        icmp_ln86_1069_reg_1363_pp0_iter3_reg <= icmp_ln86_1069_reg_1363_pp0_iter2_reg;
        icmp_ln86_1070_reg_1369 <= icmp_ln86_1070_fu_402_p2;
        icmp_ln86_1070_reg_1369_pp0_iter1_reg <= icmp_ln86_1070_reg_1369;
        icmp_ln86_1070_reg_1369_pp0_iter2_reg <= icmp_ln86_1070_reg_1369_pp0_iter1_reg;
        icmp_ln86_1070_reg_1369_pp0_iter3_reg <= icmp_ln86_1070_reg_1369_pp0_iter2_reg;
        icmp_ln86_1070_reg_1369_pp0_iter4_reg <= icmp_ln86_1070_reg_1369_pp0_iter3_reg;
        icmp_ln86_1071_reg_1375 <= icmp_ln86_1071_fu_408_p2;
        icmp_ln86_1071_reg_1375_pp0_iter1_reg <= icmp_ln86_1071_reg_1375;
        icmp_ln86_1071_reg_1375_pp0_iter2_reg <= icmp_ln86_1071_reg_1375_pp0_iter1_reg;
        icmp_ln86_1071_reg_1375_pp0_iter3_reg <= icmp_ln86_1071_reg_1375_pp0_iter2_reg;
        icmp_ln86_1071_reg_1375_pp0_iter4_reg <= icmp_ln86_1071_reg_1375_pp0_iter3_reg;
        icmp_ln86_1072_reg_1381 <= icmp_ln86_1072_fu_414_p2;
        icmp_ln86_1072_reg_1381_pp0_iter1_reg <= icmp_ln86_1072_reg_1381;
        icmp_ln86_1072_reg_1381_pp0_iter2_reg <= icmp_ln86_1072_reg_1381_pp0_iter1_reg;
        icmp_ln86_1072_reg_1381_pp0_iter3_reg <= icmp_ln86_1072_reg_1381_pp0_iter2_reg;
        icmp_ln86_1072_reg_1381_pp0_iter4_reg <= icmp_ln86_1072_reg_1381_pp0_iter3_reg;
        icmp_ln86_1072_reg_1381_pp0_iter5_reg <= icmp_ln86_1072_reg_1381_pp0_iter4_reg;
        icmp_ln86_1072_reg_1381_pp0_iter6_reg <= icmp_ln86_1072_reg_1381_pp0_iter5_reg;
        icmp_ln86_1073_reg_1387 <= icmp_ln86_1073_fu_420_p2;
        icmp_ln86_1074_reg_1392 <= icmp_ln86_1074_fu_426_p2;
        icmp_ln86_1074_reg_1392_pp0_iter1_reg <= icmp_ln86_1074_reg_1392;
        icmp_ln86_1075_reg_1397 <= icmp_ln86_1075_fu_432_p2;
        icmp_ln86_1075_reg_1397_pp0_iter1_reg <= icmp_ln86_1075_reg_1397;
        icmp_ln86_1076_reg_1402 <= icmp_ln86_1076_fu_438_p2;
        icmp_ln86_1076_reg_1402_pp0_iter1_reg <= icmp_ln86_1076_reg_1402;
        icmp_ln86_1077_reg_1407 <= icmp_ln86_1077_fu_444_p2;
        icmp_ln86_1077_reg_1407_pp0_iter1_reg <= icmp_ln86_1077_reg_1407;
        icmp_ln86_1077_reg_1407_pp0_iter2_reg <= icmp_ln86_1077_reg_1407_pp0_iter1_reg;
        icmp_ln86_1078_reg_1412 <= icmp_ln86_1078_fu_450_p2;
        icmp_ln86_1078_reg_1412_pp0_iter1_reg <= icmp_ln86_1078_reg_1412;
        icmp_ln86_1078_reg_1412_pp0_iter2_reg <= icmp_ln86_1078_reg_1412_pp0_iter1_reg;
        icmp_ln86_1079_reg_1417 <= icmp_ln86_1079_fu_456_p2;
        icmp_ln86_1079_reg_1417_pp0_iter1_reg <= icmp_ln86_1079_reg_1417;
        icmp_ln86_1079_reg_1417_pp0_iter2_reg <= icmp_ln86_1079_reg_1417_pp0_iter1_reg;
        icmp_ln86_1080_reg_1422 <= icmp_ln86_1080_fu_462_p2;
        icmp_ln86_1080_reg_1422_pp0_iter1_reg <= icmp_ln86_1080_reg_1422;
        icmp_ln86_1080_reg_1422_pp0_iter2_reg <= icmp_ln86_1080_reg_1422_pp0_iter1_reg;
        icmp_ln86_1080_reg_1422_pp0_iter3_reg <= icmp_ln86_1080_reg_1422_pp0_iter2_reg;
        icmp_ln86_1081_reg_1427 <= icmp_ln86_1081_fu_468_p2;
        icmp_ln86_1081_reg_1427_pp0_iter1_reg <= icmp_ln86_1081_reg_1427;
        icmp_ln86_1081_reg_1427_pp0_iter2_reg <= icmp_ln86_1081_reg_1427_pp0_iter1_reg;
        icmp_ln86_1081_reg_1427_pp0_iter3_reg <= icmp_ln86_1081_reg_1427_pp0_iter2_reg;
        icmp_ln86_1082_reg_1432 <= icmp_ln86_1082_fu_474_p2;
        icmp_ln86_1082_reg_1432_pp0_iter1_reg <= icmp_ln86_1082_reg_1432;
        icmp_ln86_1082_reg_1432_pp0_iter2_reg <= icmp_ln86_1082_reg_1432_pp0_iter1_reg;
        icmp_ln86_1082_reg_1432_pp0_iter3_reg <= icmp_ln86_1082_reg_1432_pp0_iter2_reg;
        icmp_ln86_1083_reg_1437 <= icmp_ln86_1083_fu_480_p2;
        icmp_ln86_1083_reg_1437_pp0_iter1_reg <= icmp_ln86_1083_reg_1437;
        icmp_ln86_1083_reg_1437_pp0_iter2_reg <= icmp_ln86_1083_reg_1437_pp0_iter1_reg;
        icmp_ln86_1083_reg_1437_pp0_iter3_reg <= icmp_ln86_1083_reg_1437_pp0_iter2_reg;
        icmp_ln86_1083_reg_1437_pp0_iter4_reg <= icmp_ln86_1083_reg_1437_pp0_iter3_reg;
        icmp_ln86_1084_reg_1442 <= icmp_ln86_1084_fu_486_p2;
        icmp_ln86_1084_reg_1442_pp0_iter1_reg <= icmp_ln86_1084_reg_1442;
        icmp_ln86_1084_reg_1442_pp0_iter2_reg <= icmp_ln86_1084_reg_1442_pp0_iter1_reg;
        icmp_ln86_1084_reg_1442_pp0_iter3_reg <= icmp_ln86_1084_reg_1442_pp0_iter2_reg;
        icmp_ln86_1084_reg_1442_pp0_iter4_reg <= icmp_ln86_1084_reg_1442_pp0_iter3_reg;
        icmp_ln86_1085_reg_1447 <= icmp_ln86_1085_fu_492_p2;
        icmp_ln86_1085_reg_1447_pp0_iter1_reg <= icmp_ln86_1085_reg_1447;
        icmp_ln86_1085_reg_1447_pp0_iter2_reg <= icmp_ln86_1085_reg_1447_pp0_iter1_reg;
        icmp_ln86_1085_reg_1447_pp0_iter3_reg <= icmp_ln86_1085_reg_1447_pp0_iter2_reg;
        icmp_ln86_1085_reg_1447_pp0_iter4_reg <= icmp_ln86_1085_reg_1447_pp0_iter3_reg;
        icmp_ln86_1086_reg_1452 <= icmp_ln86_1086_fu_508_p2;
        icmp_ln86_1086_reg_1452_pp0_iter1_reg <= icmp_ln86_1086_reg_1452;
        icmp_ln86_1086_reg_1452_pp0_iter2_reg <= icmp_ln86_1086_reg_1452_pp0_iter1_reg;
        icmp_ln86_1086_reg_1452_pp0_iter3_reg <= icmp_ln86_1086_reg_1452_pp0_iter2_reg;
        icmp_ln86_1086_reg_1452_pp0_iter4_reg <= icmp_ln86_1086_reg_1452_pp0_iter3_reg;
        icmp_ln86_1086_reg_1452_pp0_iter5_reg <= icmp_ln86_1086_reg_1452_pp0_iter4_reg;
        icmp_ln86_1087_reg_1457 <= icmp_ln86_1087_fu_514_p2;
        icmp_ln86_1087_reg_1457_pp0_iter1_reg <= icmp_ln86_1087_reg_1457;
        icmp_ln86_1087_reg_1457_pp0_iter2_reg <= icmp_ln86_1087_reg_1457_pp0_iter1_reg;
        icmp_ln86_1087_reg_1457_pp0_iter3_reg <= icmp_ln86_1087_reg_1457_pp0_iter2_reg;
        icmp_ln86_1087_reg_1457_pp0_iter4_reg <= icmp_ln86_1087_reg_1457_pp0_iter3_reg;
        icmp_ln86_1087_reg_1457_pp0_iter5_reg <= icmp_ln86_1087_reg_1457_pp0_iter4_reg;
        icmp_ln86_1087_reg_1457_pp0_iter6_reg <= icmp_ln86_1087_reg_1457_pp0_iter5_reg;
        icmp_ln86_reg_1294 <= icmp_ln86_fu_330_p2;
        icmp_ln86_reg_1294_pp0_iter1_reg <= icmp_ln86_reg_1294;
        icmp_ln86_reg_1294_pp0_iter2_reg <= icmp_ln86_reg_1294_pp0_iter1_reg;
        icmp_ln86_reg_1294_pp0_iter3_reg <= icmp_ln86_reg_1294_pp0_iter2_reg;
        or_ln117_929_reg_1505 <= or_ln117_929_fu_611_p2;
        or_ln117_932_reg_1530 <= or_ln117_932_fu_718_p2;
        or_ln117_934_reg_1540 <= or_ln117_934_fu_739_p2;
        or_ln117_939_reg_1569 <= or_ln117_939_fu_865_p2;
        or_ln117_943_reg_1593 <= or_ln117_943_fu_967_p2;
        or_ln117_945_reg_1603 <= or_ln117_945_fu_989_p2;
        or_ln117_949_reg_1611 <= or_ln117_949_fu_1077_p2;
        or_ln117_951_reg_1622 <= or_ln117_951_fu_1111_p2;
        select_ln117_1037_reg_1500 <= select_ln117_1037_fu_603_p3;
        select_ln117_1043_reg_1535 <= select_ln117_1043_fu_731_p3;
        select_ln117_1049_reg_1564 <= select_ln117_1049_fu_858_p3;
        select_ln117_1055_reg_1598 <= select_ln117_1055_fu_981_p3;
        select_ln117_1061_reg_1617 <= select_ln117_1061_fu_1089_p3;
        select_ln117_1063_reg_1627 <= select_ln117_1063_fu_1123_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1158_p65 = 'bx;

assign agg_result_fu_1158_p66 = ((or_ln117_952_fu_1146_p2[0:0] == 1'b1) ? select_ln117_1063_reg_1627 : 5'd31);

assign and_ln102_1316_fu_622_p2 = (xor_ln104_fu_617_p2 & icmp_ln86_1060_reg_1310_pp0_iter1_reg);

assign and_ln102_1317_fu_536_p2 = (icmp_ln86_1061_reg_1316 & and_ln102_reg_1462);

assign and_ln102_1318_fu_550_p2 = (icmp_ln86_1062_reg_1322 & and_ln104_fu_531_p2);

assign and_ln102_1319_fu_743_p2 = (icmp_ln86_1063_reg_1328_pp0_iter2_reg & and_ln102_1316_reg_1511);

assign and_ln102_1320_fu_870_p2 = (icmp_ln86_1064_reg_1334_pp0_iter3_reg & and_ln104_190_reg_1518_pp0_iter3_reg);

assign and_ln102_1321_fu_566_p2 = (icmp_ln86_1065_reg_1340 & and_ln102_1317_fu_536_p2);

assign and_ln102_1322_fu_571_p2 = (icmp_ln86_1066_reg_1345 & and_ln104_191_fu_545_p2);

assign and_ln102_1323_fu_643_p2 = (icmp_ln86_1067_reg_1351_pp0_iter1_reg & and_ln102_1318_reg_1482);

assign and_ln102_1324_fu_647_p2 = (icmp_ln86_1068_reg_1357_pp0_iter1_reg & and_ln104_192_reg_1489);

assign and_ln102_1325_fu_767_p2 = (icmp_ln86_1069_reg_1363_pp0_iter2_reg & and_ln102_1319_fu_743_p2);

assign and_ln102_1326_fu_889_p2 = (icmp_ln86_1070_reg_1369_pp0_iter3_reg & and_ln104_193_reg_1553);

assign and_ln102_1327_fu_893_p2 = (icmp_ln86_1071_reg_1375_pp0_iter3_reg & and_ln102_1320_fu_870_p2);

assign and_ln102_1328_fu_1097_p2 = (icmp_ln86_1072_reg_1381_pp0_iter5_reg & and_ln104_194_reg_1581_pp0_iter5_reg);

assign and_ln102_1329_fu_576_p2 = (icmp_ln86_1073_reg_1387 & and_ln102_1321_fu_566_p2);

assign and_ln102_1330_fu_651_p2 = (icmp_ln86_1074_reg_1392_pp0_iter1_reg & and_ln102_1322_reg_1495);

assign and_ln102_1331_fu_655_p2 = (xor_ln104_506_fu_638_p2 & icmp_ln86_1075_reg_1397_pp0_iter1_reg);

assign and_ln102_1332_fu_660_p2 = (and_ln104_191_reg_1477 & and_ln102_1331_fu_655_p2);

assign and_ln102_1333_fu_665_p2 = (icmp_ln86_1076_reg_1402_pp0_iter1_reg & and_ln102_1323_fu_643_p2);

assign and_ln102_1334_fu_772_p2 = (xor_ln104_507_fu_757_p2 & icmp_ln86_1077_reg_1407_pp0_iter2_reg);

assign and_ln102_1335_fu_777_p2 = (and_ln102_1334_fu_772_p2 & and_ln102_1318_reg_1482_pp0_iter2_reg);

assign and_ln102_1336_fu_782_p2 = (icmp_ln86_1078_reg_1412_pp0_iter2_reg & and_ln102_1324_reg_1524);

assign and_ln102_1337_fu_786_p2 = (xor_ln104_508_fu_762_p2 & icmp_ln86_1079_reg_1417_pp0_iter2_reg);

assign and_ln102_1338_fu_791_p2 = (and_ln104_192_reg_1489_pp0_iter2_reg & and_ln102_1337_fu_786_p2);

assign and_ln102_1339_fu_898_p2 = (icmp_ln86_1080_reg_1422_pp0_iter3_reg & and_ln102_1325_reg_1559);

assign and_ln102_1340_fu_902_p2 = (xor_ln104_509_fu_884_p2 & icmp_ln86_1081_reg_1427_pp0_iter3_reg);

assign and_ln102_1341_fu_907_p2 = (and_ln102_1340_fu_902_p2 & and_ln102_1319_reg_1547);

assign and_ln102_1342_fu_912_p2 = (icmp_ln86_1082_reg_1432_pp0_iter3_reg & and_ln102_1326_fu_889_p2);

assign and_ln102_1343_fu_1003_p2 = (xor_ln104_510_fu_993_p2 & icmp_ln86_1083_reg_1437_pp0_iter4_reg);

assign and_ln102_1344_fu_1008_p2 = (and_ln104_193_reg_1553_pp0_iter4_reg & and_ln102_1343_fu_1003_p2);

assign and_ln102_1345_fu_1013_p2 = (icmp_ln86_1084_reg_1442_pp0_iter4_reg & and_ln102_1327_reg_1587);

assign and_ln102_1346_fu_1017_p2 = (xor_ln104_511_fu_998_p2 & icmp_ln86_1085_reg_1447_pp0_iter4_reg);

assign and_ln102_1347_fu_1022_p2 = (and_ln102_1346_fu_1017_p2 & and_ln102_1320_reg_1575);

assign and_ln102_1348_fu_1101_p2 = (icmp_ln86_1086_reg_1452_pp0_iter5_reg & and_ln102_1328_fu_1097_p2);

assign and_ln102_1349_fu_1136_p2 = (xor_ln104_512_fu_1131_p2 & icmp_ln86_1087_reg_1457_pp0_iter6_reg);

assign and_ln102_1350_fu_1141_p2 = (and_ln104_194_reg_1581_pp0_iter6_reg & and_ln102_1349_fu_1136_p2);

assign and_ln102_fu_520_p2 = (icmp_ln86_fu_330_p2 & icmp_ln86_1059_fu_336_p2);

assign and_ln104_190_fu_632_p2 = (xor_ln104_fu_617_p2 & xor_ln104_501_fu_627_p2);

assign and_ln104_191_fu_545_p2 = (xor_ln104_502_fu_540_p2 & and_ln102_reg_1462);

assign and_ln104_192_fu_560_p2 = (xor_ln104_503_fu_555_p2 & and_ln104_fu_531_p2);

assign and_ln104_193_fu_752_p2 = (xor_ln104_504_fu_747_p2 & and_ln102_1316_reg_1511);

assign and_ln104_194_fu_879_p2 = (xor_ln104_505_fu_874_p2 & and_ln104_190_reg_1518_pp0_iter3_reg);

assign and_ln104_fu_531_p2 = (xor_ln104_500_fu_526_p2 & icmp_ln86_reg_1294);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1158_p67;

assign icmp_ln86_1059_fu_336_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260800)) ? 1'b1 : 1'b0);

assign icmp_ln86_1060_fu_342_p2 = (($signed(x_4_val_int_reg) < $signed(18'd310)) ? 1'b1 : 1'b0);

assign icmp_ln86_1061_fu_348_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260851)) ? 1'b1 : 1'b0);

assign icmp_ln86_1062_fu_354_p2 = (($signed(x_15_val_int_reg) < $signed(18'd312)) ? 1'b1 : 1'b0);

assign icmp_ln86_1063_fu_360_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261664)) ? 1'b1 : 1'b0);

assign icmp_ln86_1064_fu_366_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261481)) ? 1'b1 : 1'b0);

assign icmp_ln86_1065_fu_372_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260790)) ? 1'b1 : 1'b0);

assign icmp_ln86_1066_fu_378_p2 = (($signed(x_15_val_int_reg) < $signed(18'd548)) ? 1'b1 : 1'b0);

assign icmp_ln86_1067_fu_384_p2 = (($signed(x_14_val_int_reg) < $signed(18'd1713)) ? 1'b1 : 1'b0);

assign icmp_ln86_1068_fu_390_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261640)) ? 1'b1 : 1'b0);

assign icmp_ln86_1069_fu_396_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261606)) ? 1'b1 : 1'b0);

assign icmp_ln86_1070_fu_402_p2 = (($signed(x_0_val_int_reg) < $signed(18'd1504)) ? 1'b1 : 1'b0);

assign icmp_ln86_1071_fu_408_p2 = (($signed(x_14_val_int_reg) < $signed(18'd452)) ? 1'b1 : 1'b0);

assign icmp_ln86_1072_fu_414_p2 = (($signed(x_14_val_int_reg) < $signed(18'd382)) ? 1'b1 : 1'b0);

assign icmp_ln86_1073_fu_420_p2 = (($signed(x_1_val_int_reg) < $signed(18'd257481)) ? 1'b1 : 1'b0);

assign icmp_ln86_1074_fu_426_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260788)) ? 1'b1 : 1'b0);

assign icmp_ln86_1075_fu_432_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261878)) ? 1'b1 : 1'b0);

assign icmp_ln86_1076_fu_438_p2 = (($signed(x_5_val_int_reg) < $signed(18'd653)) ? 1'b1 : 1'b0);

assign icmp_ln86_1077_fu_444_p2 = (($signed(x_3_val_int_reg) < $signed(18'd2430)) ? 1'b1 : 1'b0);

assign icmp_ln86_1078_fu_450_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261425)) ? 1'b1 : 1'b0);

assign icmp_ln86_1079_fu_456_p2 = (($signed(x_15_val_int_reg) < $signed(18'd973)) ? 1'b1 : 1'b0);

assign icmp_ln86_1080_fu_462_p2 = (($signed(x_6_val_int_reg) < $signed(18'd3600)) ? 1'b1 : 1'b0);

assign icmp_ln86_1081_fu_468_p2 = (($signed(x_10_val_int_reg) < $signed(18'd87)) ? 1'b1 : 1'b0);

assign icmp_ln86_1082_fu_474_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261569)) ? 1'b1 : 1'b0);

assign icmp_ln86_1083_fu_480_p2 = (($signed(x_1_val_int_reg) < $signed(18'd260714)) ? 1'b1 : 1'b0);

assign icmp_ln86_1084_fu_486_p2 = (($signed(x_14_val_int_reg) < $signed(18'd233)) ? 1'b1 : 1'b0);

assign icmp_ln86_1085_fu_492_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261043)) ? 1'b1 : 1'b0);

assign icmp_ln86_1086_fu_508_p2 = (($signed(tmp_fu_498_p4) < $signed(11'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1087_fu_514_p2 = (($signed(x_3_val_int_reg) < $signed(18'd131)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_330_p2 = (($signed(x_6_val_int_reg) < $signed(18'd3298)) ? 1'b1 : 1'b0);

assign or_ln117_929_fu_611_p2 = (and_ln102_1322_fu_571_p2 | and_ln102_1317_fu_536_p2);

assign or_ln117_930_fu_682_p2 = (or_ln117_929_reg_1505 | and_ln102_1332_fu_660_p2);

assign or_ln117_931_fu_706_p2 = (and_ln102_reg_1462_pp0_iter1_reg | and_ln102_1333_fu_665_p2);

assign or_ln117_932_fu_718_p2 = (and_ln102_reg_1462_pp0_iter1_reg | and_ln102_1323_fu_643_p2);

assign or_ln117_933_fu_796_p2 = (or_ln117_932_reg_1530 | and_ln102_1335_fu_777_p2);

assign or_ln117_934_fu_739_p2 = (and_ln102_reg_1462_pp0_iter1_reg | and_ln102_1318_reg_1482);

assign or_ln117_935_fu_808_p2 = (or_ln117_934_reg_1540 | and_ln102_1336_fu_782_p2);

assign or_ln117_936_fu_820_p2 = (or_ln117_934_reg_1540 | and_ln102_1324_reg_1524);

assign or_ln117_937_fu_832_p2 = (or_ln117_936_fu_820_p2 | and_ln102_1338_fu_791_p2);

assign or_ln117_938_fu_917_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_1339_fu_898_p2);

assign or_ln117_939_fu_865_p2 = (icmp_ln86_reg_1294_pp0_iter2_reg | and_ln102_1325_fu_767_p2);

assign or_ln117_940_fu_929_p2 = (or_ln117_939_reg_1569 | and_ln102_1341_fu_907_p2);

assign or_ln117_941_fu_941_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_1319_reg_1547);

assign or_ln117_942_fu_953_p2 = (or_ln117_941_fu_941_p2 | and_ln102_1342_fu_912_p2);

assign or_ln117_943_fu_967_p2 = (or_ln117_941_fu_941_p2 | and_ln102_1326_fu_889_p2);

assign or_ln117_944_fu_1027_p2 = (or_ln117_943_reg_1593 | and_ln102_1344_fu_1008_p2);

assign or_ln117_945_fu_989_p2 = (icmp_ln86_reg_1294_pp0_iter3_reg | and_ln102_1316_reg_1511_pp0_iter3_reg);

assign or_ln117_946_fu_1039_p2 = (or_ln117_945_reg_1603 | and_ln102_1345_fu_1013_p2);

assign or_ln117_947_fu_1051_p2 = (or_ln117_945_reg_1603 | and_ln102_1327_reg_1587);

assign or_ln117_948_fu_1063_p2 = (or_ln117_947_fu_1051_p2 | and_ln102_1347_fu_1022_p2);

assign or_ln117_949_fu_1077_p2 = (or_ln117_945_reg_1603 | and_ln102_1320_reg_1575);

assign or_ln117_950_fu_1106_p2 = (or_ln117_949_reg_1611 | and_ln102_1348_fu_1101_p2);

assign or_ln117_951_fu_1111_p2 = (or_ln117_949_reg_1611 | and_ln102_1328_fu_1097_p2);

assign or_ln117_952_fu_1146_p2 = (or_ln117_951_reg_1622 | and_ln102_1350_fu_1141_p2);

assign or_ln117_fu_670_p2 = (and_ln102_1330_fu_651_p2 | and_ln102_1317_reg_1472);

assign select_ln117_1037_fu_603_p3 = ((and_ln102_1317_fu_536_p2[0:0] == 1'b1) ? zext_ln117_109_fu_599_p1 : 3'd4);

assign select_ln117_1038_fu_675_p3 = ((or_ln117_fu_670_p2[0:0] == 1'b1) ? select_ln117_1037_reg_1500 : 3'd5);

assign select_ln117_1039_fu_687_p3 = ((or_ln117_929_reg_1505[0:0] == 1'b1) ? select_ln117_1038_fu_675_p3 : 3'd6);

assign select_ln117_1040_fu_694_p3 = ((or_ln117_930_fu_682_p2[0:0] == 1'b1) ? select_ln117_1039_fu_687_p3 : 3'd7);

assign select_ln117_1041_fu_711_p3 = ((and_ln102_reg_1462_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_110_fu_702_p1 : 4'd8);

assign select_ln117_1042_fu_723_p3 = ((or_ln117_931_fu_706_p2[0:0] == 1'b1) ? select_ln117_1041_fu_711_p3 : 4'd9);

assign select_ln117_1043_fu_731_p3 = ((or_ln117_932_fu_718_p2[0:0] == 1'b1) ? select_ln117_1042_fu_723_p3 : 4'd10);

assign select_ln117_1044_fu_801_p3 = ((or_ln117_933_fu_796_p2[0:0] == 1'b1) ? select_ln117_1043_reg_1535 : 4'd11);

assign select_ln117_1045_fu_813_p3 = ((or_ln117_934_reg_1540[0:0] == 1'b1) ? select_ln117_1044_fu_801_p3 : 4'd12);

assign select_ln117_1046_fu_824_p3 = ((or_ln117_935_fu_808_p2[0:0] == 1'b1) ? select_ln117_1045_fu_813_p3 : 4'd13);

assign select_ln117_1047_fu_838_p3 = ((or_ln117_936_fu_820_p2[0:0] == 1'b1) ? select_ln117_1046_fu_824_p3 : 4'd14);

assign select_ln117_1048_fu_846_p3 = ((or_ln117_937_fu_832_p2[0:0] == 1'b1) ? select_ln117_1047_fu_838_p3 : 4'd15);

assign select_ln117_1049_fu_858_p3 = ((icmp_ln86_reg_1294_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln117_111_fu_854_p1 : 5'd16);

assign select_ln117_1050_fu_922_p3 = ((or_ln117_938_fu_917_p2[0:0] == 1'b1) ? select_ln117_1049_reg_1564 : 5'd17);

assign select_ln117_1051_fu_934_p3 = ((or_ln117_939_reg_1569[0:0] == 1'b1) ? select_ln117_1050_fu_922_p3 : 5'd18);

assign select_ln117_1052_fu_945_p3 = ((or_ln117_940_fu_929_p2[0:0] == 1'b1) ? select_ln117_1051_fu_934_p3 : 5'd19);

assign select_ln117_1053_fu_959_p3 = ((or_ln117_941_fu_941_p2[0:0] == 1'b1) ? select_ln117_1052_fu_945_p3 : 5'd20);

assign select_ln117_1054_fu_973_p3 = ((or_ln117_942_fu_953_p2[0:0] == 1'b1) ? select_ln117_1053_fu_959_p3 : 5'd21);

assign select_ln117_1055_fu_981_p3 = ((or_ln117_943_fu_967_p2[0:0] == 1'b1) ? select_ln117_1054_fu_973_p3 : 5'd22);

assign select_ln117_1056_fu_1032_p3 = ((or_ln117_944_fu_1027_p2[0:0] == 1'b1) ? select_ln117_1055_reg_1598 : 5'd23);

assign select_ln117_1057_fu_1044_p3 = ((or_ln117_945_reg_1603[0:0] == 1'b1) ? select_ln117_1056_fu_1032_p3 : 5'd24);

assign select_ln117_1058_fu_1055_p3 = ((or_ln117_946_fu_1039_p2[0:0] == 1'b1) ? select_ln117_1057_fu_1044_p3 : 5'd25);

assign select_ln117_1059_fu_1069_p3 = ((or_ln117_947_fu_1051_p2[0:0] == 1'b1) ? select_ln117_1058_fu_1055_p3 : 5'd26);

assign select_ln117_1060_fu_1081_p3 = ((or_ln117_948_fu_1063_p2[0:0] == 1'b1) ? select_ln117_1059_fu_1069_p3 : 5'd27);

assign select_ln117_1061_fu_1089_p3 = ((or_ln117_949_fu_1077_p2[0:0] == 1'b1) ? select_ln117_1060_fu_1081_p3 : 5'd28);

assign select_ln117_1062_fu_1116_p3 = ((or_ln117_950_fu_1106_p2[0:0] == 1'b1) ? select_ln117_1061_reg_1617 : 5'd29);

assign select_ln117_1063_fu_1123_p3 = ((or_ln117_951_fu_1111_p2[0:0] == 1'b1) ? select_ln117_1062_fu_1116_p3 : 5'd30);

assign select_ln117_fu_591_p3 = ((and_ln102_1321_fu_566_p2[0:0] == 1'b1) ? zext_ln117_fu_587_p1 : 2'd3);

assign tmp_fu_498_p4 = {{x_14_val_int_reg[17:7]}};

assign xor_ln104_500_fu_526_p2 = (icmp_ln86_1059_reg_1305 ^ 1'd1);

assign xor_ln104_501_fu_627_p2 = (icmp_ln86_1060_reg_1310_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_502_fu_540_p2 = (icmp_ln86_1061_reg_1316 ^ 1'd1);

assign xor_ln104_503_fu_555_p2 = (icmp_ln86_1062_reg_1322 ^ 1'd1);

assign xor_ln104_504_fu_747_p2 = (icmp_ln86_1063_reg_1328_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_505_fu_874_p2 = (icmp_ln86_1064_reg_1334_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_506_fu_638_p2 = (icmp_ln86_1066_reg_1345_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_507_fu_757_p2 = (icmp_ln86_1067_reg_1351_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_508_fu_762_p2 = (icmp_ln86_1068_reg_1357_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_509_fu_884_p2 = (icmp_ln86_1069_reg_1363_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_510_fu_993_p2 = (icmp_ln86_1070_reg_1369_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_511_fu_998_p2 = (icmp_ln86_1071_reg_1375_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_512_fu_1131_p2 = (icmp_ln86_1072_reg_1381_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_617_p2 = (icmp_ln86_reg_1294_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_581_p2 = (1'd1 ^ and_ln102_1329_fu_576_p2);

assign zext_ln117_109_fu_599_p1 = select_ln117_fu_591_p3;

assign zext_ln117_110_fu_702_p1 = select_ln117_1040_fu_694_p3;

assign zext_ln117_111_fu_854_p1 = select_ln117_1048_fu_846_p3;

assign zext_ln117_fu_587_p1 = xor_ln117_fu_581_p2;

endmodule //my_prj_decision_function_63
