

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sun Mar 28 21:18:48 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma64_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      9|        0|      380|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      110|    -|
|Register             |        -|      -|      290|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      9|      290|      490|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |      646|    540|   610800|   305400|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |  100|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     2584|   2160|  2443200|  1221600|    0|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln45_fu_135_p2      |     *    |      3|  0|  21|          32|          32|
    |mul_ln47_fu_180_p2      |     *    |      3|  0|  21|          32|          32|
    |store_offset_fu_175_p2  |     *    |      3|  0|  21|          32|          32|
    |add_ln44_fu_141_p2      |     +    |      0|  0|  39|          32|           2|
    |add_ln45_1_fu_169_p2    |     +    |      0|  0|  39|          32|           1|
    |add_ln45_fu_158_p2      |     +    |      0|  0|  39|          32|           2|
    |i_fu_232_p2             |     +    |      0|  0|  38|          31|           1|
    |index_fu_195_p2         |     +    |      0|  0|  39|          32|          32|
    |length_fu_152_p2        |     +    |      0|  0|  39|          32|           1|
    |icmp_ln56_fu_227_p2     |   icmp   |      0|  0|  18|          31|          31|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |or_ln44_fu_146_p2       |    or    |      0|  0|  32|           1|          32|
    |or_ln45_fu_163_p2       |    or    |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 380|         321|         231|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |ap_done           |   9|          2|    1|          2|
    |chunk_blk_n       |   9|          2|    1|          2|
    |i_0_i_i_reg_124   |   9|          2|   31|         62|
    |mac_len_blk_n     |   9|          2|    1|          2|
    |mac_n_blk_n       |   9|          2|    1|          2|
    |mac_vec_blk_n     |   9|          2|    1|          2|
    |out_word_V_blk_n  |   9|          2|    1|          2|
    |store_ctrl_blk_n  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         23|   39|         83|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |chunk_read_reg_263    |  32|   0|   32|          0|
    |dma_length_reg_283    |  31|   0|   31|          0|
    |i_0_i_i_reg_124       |  31|   0|   31|          0|
    |i_reg_297             |  31|   0|   31|          0|
    |mac_n_read_reg_253    |  32|   0|   32|          0|
    |mac_vec_read_reg_258  |  32|   0|   32|          0|
    |mul_ln45_reg_268      |  32|   0|   32|          0|
    |mul_ln47_reg_278      |  31|   0|   32|          1|
    |store_offset_reg_273  |  31|   0|   32|          1|
    +----------------------+----+----+-----+-----------+
    |Total                 | 290|   0|  292|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_start                |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_done                 | out |    1| ap_ctrl_hs |     store     | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |     store     | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |     store     | return value |
|ap_ready                | out |    1| ap_ctrl_hs |     store     | return value |
|p_outbuff_0_V_address0  | out |    6|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_0_V_ce0       | out |    1|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_0_V_q0        |  in |   32|  ap_memory | p_outbuff_0_V |     array    |
|p_outbuff_1_V_address0  | out |    6|  ap_memory | p_outbuff_1_V |     array    |
|p_outbuff_1_V_ce0       | out |    1|  ap_memory | p_outbuff_1_V |     array    |
|p_outbuff_1_V_q0        |  in |   32|  ap_memory | p_outbuff_1_V |     array    |
|out_word_V_din          | out |   64|   ap_fifo  |   out_word_V  |    pointer   |
|out_word_V_full_n       |  in |    1|   ap_fifo  |   out_word_V  |    pointer   |
|out_word_V_write        | out |    1|   ap_fifo  |   out_word_V  |    pointer   |
|mac_n_dout              |  in |   32|   ap_fifo  |     mac_n     |    pointer   |
|mac_n_empty_n           |  in |    1|   ap_fifo  |     mac_n     |    pointer   |
|mac_n_read              | out |    1|   ap_fifo  |     mac_n     |    pointer   |
|mac_vec_dout            |  in |   32|   ap_fifo  |    mac_vec    |    pointer   |
|mac_vec_empty_n         |  in |    1|   ap_fifo  |    mac_vec    |    pointer   |
|mac_vec_read            | out |    1|   ap_fifo  |    mac_vec    |    pointer   |
|mac_len_dout            |  in |   32|   ap_fifo  |    mac_len    |    pointer   |
|mac_len_empty_n         |  in |    1|   ap_fifo  |    mac_len    |    pointer   |
|mac_len_read            | out |    1|   ap_fifo  |    mac_len    |    pointer   |
|store_ctrl              | out |   96|    ap_hs   |   store_ctrl  |    pointer   |
|store_ctrl_ap_vld       | out |    1|    ap_hs   |   store_ctrl  |    pointer   |
|store_ctrl_ap_ack       |  in |    1|    ap_hs   |   store_ctrl  |    pointer   |
|chunk_dout              |  in |   32|   ap_fifo  |     chunk     |    pointer   |
|chunk_empty_n           |  in |    1|   ap_fifo  |     chunk     |    pointer   |
|chunk_read              | out |    1|   ap_fifo  |     chunk     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.87>
ST_1 : Operation 7 [1/1] (2.39ns)   --->   "%mac_n_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_n)" [../src/espacc.cc:37]   --->   Operation 7 'read' 'mac_n_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.39ns)   --->   "%mac_vec_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)" [../src/espacc.cc:38]   --->   Operation 8 'read' 'mac_vec_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)" [../src/espacc.cc:39]   --->   Operation 9 'read' 'mac_len_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (2.39ns)   --->   "%chunk_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %chunk)" [../src/espacc.cc:40]   --->   Operation 10 'read' 'chunk_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (5.48ns)   --->   "%mul_ln45 = mul i32 %mac_vec_read, %mac_len_read" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 11 'mul' 'mul_ln45' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.50>
ST_2 : Operation 12 [1/1] (1.51ns)   --->   "%add_ln44 = add i32 %mac_vec_read, -1" [../src/espacc.cc:44->../src/espacc.cc:142]   --->   Operation 12 'add' 'add_ln44' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node length)   --->   "%or_ln44 = or i32 %add_ln44, 1" [../src/espacc.cc:44->../src/espacc.cc:142]   --->   Operation 13 'or' 'or_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.51ns) (out node of the LUT)   --->   "%length = add i32 %or_ln44, 1" [../src/espacc.cc:44->../src/espacc.cc:142]   --->   Operation 14 'add' 'length' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.51ns)   --->   "%add_ln45 = add i32 %mul_ln45, -1" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 15 'add' 'add_ln45' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%or_ln45 = or i32 %add_ln45, 1" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 16 'or' 'or_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.51ns) (out node of the LUT)   --->   "%add_ln45_1 = add i32 %or_ln45, 1" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 17 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (5.48ns)   --->   "%store_offset = mul i32 %mac_n_read, %add_ln45_1" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 18 'mul' 'store_offset' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (5.48ns)   --->   "%mul_ln47 = mul i32 %chunk_read, %length" [../src/espacc.cc:47->../src/espacc.cc:142]   --->   Operation 19 'mul' 'mul_ln47' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%dma_length = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %length, i32 1, i32 31)" [../src/espacc.cc:49->../src/espacc.cc:142]   --->   Operation 20 'partselect' 'dma_length' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.51>
ST_3 : Operation 21 [1/1] (1.51ns)   --->   "%index = add i32 %mul_ln47, %store_offset" [../src/espacc.cc:47->../src/espacc.cc:142]   --->   Operation 21 'add' 'index' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%dma_length_1 = zext i31 %dma_length to i32" [../src/espacc.cc:49->../src/espacc.cc:142]   --->   Operation 22 'zext' 'dma_length_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%dma_index = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %index, i32 1, i32 31)" [../src/espacc.cc:50->../src/espacc.cc:142]   --->   Operation 23 'partselect' 'dma_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%dma_index_1 = zext i31 %dma_index to i32" [../src/espacc.cc:50->../src/espacc.cc:142]   --->   Operation 24 'zext' 'dma_index_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%store_ctrl3_part_set = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 2, i32 %dma_length_1, i32 %dma_index_1)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 25 'bitconcatenate' 'store_ctrl3_part_set' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %store_ctrl, i96 %store_ctrl3_part_set)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 26 'write' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.85>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %chunk, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %store_ctrl, i96 %store_ctrl3_part_set)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 35 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i31 [ 0, %entry ], [ %i, %.preheader.preheader.i.i ]"   --->   Operation 37 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.25ns)   --->   "%icmp_ln56 = icmp eq i31 %i_0_i_i, %dma_length" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 38 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (1.50ns)   --->   "%i = add i31 %i_0_i_i, 1" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 39 'add' 'i' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.exit, label %.preheader.preheader.i.i" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i31 %i_0_i_i to i64" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 41 'zext' 'zext_ln180' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%p_outbuff_0_V_addr = getelementptr [50 x i32]* %p_outbuff_0_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 42 'getelementptr' 'p_outbuff_0_V_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (2.26ns)   --->   "%p_outbuff_0_V_load = load i32* %p_outbuff_0_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 43 'load' 'p_outbuff_0_V_load' <Predicate = (!icmp_ln56)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_outbuff_1_V_addr = getelementptr [50 x i32]* %p_outbuff_1_V, i64 0, i64 %zext_ln180" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 44 'getelementptr' 'p_outbuff_1_V_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (2.26ns)   --->   "%p_outbuff_1_V_load = load i32* %p_outbuff_1_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 45 'load' 'p_outbuff_1_V_load' <Predicate = (!icmp_ln56)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [../src/espacc.cc:142]   --->   Operation 46 'ret' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.65>
ST_6 : Operation 47 [1/2] (2.26ns)   --->   "%p_outbuff_0_V_load = load i32* %p_outbuff_0_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 47 'load' 'p_outbuff_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 48 [1/2] (2.26ns)   --->   "%p_outbuff_1_V_load = load i32* %p_outbuff_1_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 48 'load' 'p_outbuff_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_i_i = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_outbuff_1_V_load, i32 %p_outbuff_0_V_load)" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 49 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i64P(i64* %out_word_V, i64 %tmp_i_i)" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 50 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_outbuff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_outbuff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_word_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ store_ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ chunk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mac_n_read           (read          ) [ 0010000]
mac_vec_read         (read          ) [ 0010000]
mac_len_read         (read          ) [ 0000000]
chunk_read           (read          ) [ 0010000]
mul_ln45             (mul           ) [ 0010000]
add_ln44             (add           ) [ 0000000]
or_ln44              (or            ) [ 0000000]
length               (add           ) [ 0000000]
add_ln45             (add           ) [ 0000000]
or_ln45              (or            ) [ 0000000]
add_ln45_1           (add           ) [ 0000000]
store_offset         (mul           ) [ 0001000]
mul_ln47             (mul           ) [ 0001000]
dma_length           (partselect    ) [ 0001111]
index                (add           ) [ 0000000]
dma_length_1         (zext          ) [ 0000000]
dma_index            (partselect    ) [ 0000000]
dma_index_1          (zext          ) [ 0000000]
store_ctrl3_part_set (bitconcatenate) [ 0000100]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
specinterface_ln0    (specinterface ) [ 0000000]
write_ln54           (write         ) [ 0000000]
br_ln56              (br            ) [ 0000111]
i_0_i_i              (phi           ) [ 0000010]
icmp_ln56            (icmp          ) [ 0000011]
i                    (add           ) [ 0000111]
br_ln56              (br            ) [ 0000000]
zext_ln180           (zext          ) [ 0000000]
p_outbuff_0_V_addr   (getelementptr ) [ 0000001]
p_outbuff_1_V_addr   (getelementptr ) [ 0000001]
ret_ln142            (ret           ) [ 0000000]
p_outbuff_0_V_load   (load          ) [ 0000000]
p_outbuff_1_V_load   (load          ) [ 0000000]
tmp_i_i              (bitconcatenate) [ 0000000]
write_ln58           (write         ) [ 0000000]
br_ln56              (br            ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_outbuff_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outbuff_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_word_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_word_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mac_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mac_len">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="store_ctrl">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_ctrl"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="chunk">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="mac_n_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_n_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mac_vec_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_vec_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mac_len_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_len_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="chunk_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="96" slack="0"/>
<pin id="87" dir="0" index="2" bw="96" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln58_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="64" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_outbuff_0_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="31" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_0_V_addr/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_outbuff_0_V_load/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_outbuff_1_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="31" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_1_V_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_outbuff_1_V_load/5 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_0_i_i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="31" slack="1"/>
<pin id="126" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_0_i_i_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="31" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="mul_ln45_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln45/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln44_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_ln44_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln44/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="length_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="length/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln45_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln45_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln45_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_offset_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="store_offset/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul_ln47_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln47/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="dma_length_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="0" index="3" bw="6" slack="0"/>
<pin id="190" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dma_length/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="index_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="dma_length_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dma_length_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="dma_index_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dma_index/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="dma_index_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dma_index_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ctrl3_part_set_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="96" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="31" slack="0"/>
<pin id="220" dir="0" index="3" bw="31" slack="0"/>
<pin id="221" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="store_ctrl3_part_set/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln56_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="31" slack="0"/>
<pin id="229" dir="0" index="1" bw="31" slack="3"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln180_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="0" index="2" bw="32" slack="0"/>
<pin id="248" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_i/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="mac_n_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_n_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="mac_vec_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mac_vec_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="chunk_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="chunk_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="mul_ln45_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln45 "/>
</bind>
</comp>

<comp id="273" class="1005" name="store_offset_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="store_offset "/>
</bind>
</comp>

<comp id="278" class="1005" name="mul_ln47_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln47 "/>
</bind>
</comp>

<comp id="283" class="1005" name="dma_length_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="1"/>
<pin id="285" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="dma_length "/>
</bind>
</comp>

<comp id="289" class="1005" name="store_ctrl3_part_set_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="96" slack="1"/>
<pin id="291" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="store_ctrl3_part_set "/>
</bind>
</comp>

<comp id="297" class="1005" name="i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_outbuff_0_V_addr_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="1"/>
<pin id="304" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_outbuff_0_V_addr "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_outbuff_1_V_addr_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_outbuff_1_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="66" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="152" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="152" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="195" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="199" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="226"><net_src comp="216" pin="4"/><net_sink comp="84" pin=2"/></net>

<net id="231"><net_src comp="128" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="128" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="128" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="118" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="105" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="256"><net_src comp="60" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="261"><net_src comp="66" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="266"><net_src comp="78" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="271"><net_src comp="135" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="276"><net_src comp="175" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="281"><net_src comp="180" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="286"><net_src comp="185" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="292"><net_src comp="216" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="300"><net_src comp="232" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="305"><net_src comp="98" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="310"><net_src comp="111" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_word_V | {6 }
	Port: store_ctrl | {4 }
 - Input state : 
	Port: store : p_outbuff_0_V | {5 6 }
	Port: store : p_outbuff_1_V | {5 6 }
	Port: store : out_word_V | {}
	Port: store : mac_n | {1 }
	Port: store : mac_vec | {1 }
	Port: store : mac_len | {1 }
	Port: store : store_ctrl | {}
	Port: store : chunk | {1 }
  - Chain level:
	State 1
	State 2
		or_ln44 : 1
		length : 1
		or_ln45 : 1
		add_ln45_1 : 1
		store_offset : 2
		mul_ln47 : 2
		dma_length : 2
	State 3
		dma_index : 1
		dma_index_1 : 2
		store_ctrl3_part_set : 3
		write_ln54 : 4
	State 4
	State 5
		icmp_ln56 : 1
		i : 1
		br_ln56 : 2
		zext_ln180 : 1
		p_outbuff_0_V_addr : 2
		p_outbuff_0_V_load : 3
		p_outbuff_1_V_addr : 2
		p_outbuff_1_V_load : 3
	State 6
		tmp_i_i : 1
		write_ln58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln44_fu_141       |    0    |    0    |    39   |
|          |        length_fu_152        |    0    |    0    |    39   |
|    add   |       add_ln45_fu_158       |    0    |    0    |    39   |
|          |      add_ln45_1_fu_169      |    0    |    0    |    39   |
|          |         index_fu_195        |    0    |    0    |    39   |
|          |           i_fu_232          |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln45_fu_135       |    3    |    0    |    21   |
|    mul   |     store_offset_fu_175     |    3    |    0    |    21   |
|          |       mul_ln47_fu_180       |    3    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_227      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |    mac_n_read_read_fu_60    |    0    |    0    |    0    |
|   read   |   mac_vec_read_read_fu_66   |    0    |    0    |    0    |
|          |   mac_len_read_read_fu_72   |    0    |    0    |    0    |
|          |    chunk_read_read_fu_78    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_84       |    0    |    0    |    0    |
|          |    write_ln58_write_fu_91   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln44_fu_146       |    0    |    0    |    0    |
|          |        or_ln45_fu_163       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|      dma_length_fu_185      |    0    |    0    |    0    |
|          |       dma_index_fu_202      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     dma_length_1_fu_199     |    0    |    0    |    0    |
|   zext   |      dma_index_1_fu_212     |    0    |    0    |    0    |
|          |      zext_ln180_fu_238      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate| store_ctrl3_part_set_fu_216 |    0    |    0    |    0    |
|          |        tmp_i_i_fu_244       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    9    |    0    |   314   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     chunk_read_reg_263     |   32   |
|     dma_length_reg_283     |   31   |
|       i_0_i_i_reg_124      |   31   |
|          i_reg_297         |   31   |
|     mac_n_read_reg_253     |   32   |
|    mac_vec_read_reg_258    |   32   |
|      mul_ln45_reg_268      |   32   |
|      mul_ln47_reg_278      |   32   |
| p_outbuff_0_V_addr_reg_302 |    6   |
| p_outbuff_1_V_addr_reg_307 |    6   |
|store_ctrl3_part_set_reg_289|   96   |
|    store_offset_reg_273    |   32   |
+----------------------------+--------+
|            Total           |   393  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_84  |  p2  |   2  |  96  |   192  ||    9    |
| grp_access_fu_105 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||   2.55  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   314  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   393  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   393  |   341  |
+-----------+--------+--------+--------+--------+
