#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr 11 16:44:26 2020
# Process ID: 7712
# Current directory: D:/Programming/Git/cse125/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19496 D:\Programming\Git\cse125\Lab1\Lab1.xpr
# Log file: D:/Programming/Git/cse125/Lab1/vivado.log
# Journal file: D:/Programming/Git/cse125/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Programming/Git/cse125/Lab1/Lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 906.336 ; gain = 295.305
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/lfsr_behavioural.v]
set_property is_enabled true [get_files  D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/lfsr_structural.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part1_lfsr_tb.v}}]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sat Apr 11 16:47:48 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Sat Apr 11 16:57:39 2020] Launched synth_1...
Run output will be captured here: D:/Programming/Git/cse125/Lab1/Lab1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3 -scripts_only
reset_run synth_1
launch_runs synth_1 -jobs 3 -scripts_only
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_1
Compiling module xil_defaultlib.multiplier_4
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_tb_behav -key {Behavioral:sim_1:Functional:multiplier_tb} -tclbatch {multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
mult1 output is correct
Error with mult4 output
$finish called at time : 465 ns : File "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 956.355 ; gain = 2.867
run 100 us
run 100 us
run 100 us
reset_run synth_1
launch_runs synth_1 -jobs 3 -scripts_only
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_1
Compiling module xil_defaultlib.multiplier_4
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
mult1 output is correct
mult4 output is correct
$finish called at time : 465 ns : File "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1047.523 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sources_1/new/multiplier_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Git/cse125/Lab1/Lab1.sim/sim_1/behav/xsim'
"xelab -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a5a7a4647d41486d94800a3609dbb50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier_1
Compiling module xil_defaultlib.multiplier_4
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
mult1 output is correct
mult4 output is correct
$finish called at time : 465 ns : File "D:/Programming/Git/cse125/Lab1/Lab1.srcs/sim_1/imports/google download/Part2_multiplier_tb.v" Line 85
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.523 ; gain = 0.000
