
---------- Begin Simulation Statistics ----------
final_tick                                46444216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194439                       # Simulator instruction rate (inst/s)
host_mem_usage                                4491040                       # Number of bytes of host memory used
host_op_rate                                   352149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    92.57                       # Real time elapsed on the host
host_tick_rate                              501735017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17998691                       # Number of instructions simulated
sim_ops                                      32597408                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046444                       # Number of seconds simulated
sim_ticks                                 46444216500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     85                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    7998691                       # Number of instructions committed
system.cpu0.committedOps                     11619866                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.612943                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1544576                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1500922                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       291544                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    5812617                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        22673                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       76881822                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.086111                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1854757                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          270                       # TLB misses on write requests
system.cpu0.numCycles                        92888344                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4017155     34.57%     34.59% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.59% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.60% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               868344      7.47%     42.07% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.07% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     42.09% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.09% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     42.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     42.10% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.02%     42.11% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     42.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     42.12% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     42.12% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     42.13% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.36%     42.49% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               312381      2.69%     45.18% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           870426      7.49%     52.67% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         5499459     47.33%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                11619866                       # Class of committed instruction
system.cpu0.tickCycles                       16006522                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              285                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    285                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.288843                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5693296                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2460439                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        35080                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1493532                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          537                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       52290705                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.107656                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    5347890                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          618                       # TLB misses on write requests
system.cpu1.numCycles                        92888433                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                20977542                       # Class of committed instruction
system.cpu1.tickCycles                       40597728                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       952436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1905915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2269051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4538168                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            863                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             202659                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       756250                       # Transaction distribution
system.membus.trans_dist::CleanEvict           196186                       # Transaction distribution
system.membus.trans_dist::ReadExReq            750820                       # Transaction distribution
system.membus.trans_dist::ReadExResp           750819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        202659                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2859393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2859393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2859393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109422592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109422592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               109422592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            953479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  953479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              953479                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5248583500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5020803750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1843585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1843585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1843585                       # number of overall hits
system.cpu0.icache.overall_hits::total        1843585                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11105                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11105                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11105                       # number of overall misses
system.cpu0.icache.overall_misses::total        11105                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    282550000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    282550000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    282550000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    282550000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1854690                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1854690                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1854690                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1854690                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005988                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005988                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005988                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005988                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25443.493922                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25443.493922                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25443.493922                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25443.493922                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11089                       # number of writebacks
system.cpu0.icache.writebacks::total            11089                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11105                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11105                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11105                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    271445000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    271445000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    271445000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    271445000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005988                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005988                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005988                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005988                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24443.493922                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24443.493922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24443.493922                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24443.493922                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11089                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1843585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1843585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11105                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    282550000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    282550000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1854690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1854690                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005988                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005988                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25443.493922                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25443.493922                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11105                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    271445000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    271445000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005988                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005988                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24443.493922                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24443.493922                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999706                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1854690                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11105                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           167.013958                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999706                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14848625                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14848625                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5839743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5839743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5839743                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5839743                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1169724                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1169724                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1169724                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1169724                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  79680534500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  79680534500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  79680534500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  79680534500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7009467                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7009467                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7009467                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7009467                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166878                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166878                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166878                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166878                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68119.090059                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68119.090059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68119.090059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68119.090059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       727407                       # number of writebacks
system.cpu0.dcache.writebacks::total           727407                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       435177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       435177                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       435177                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       435177                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       734547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       734547                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       734547                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       734547                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  62978469500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  62978469500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  62978469500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  62978469500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104794                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104794                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104794                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104794                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85737.835019                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85737.835019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85737.835019                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85737.835019                       # average overall mshr miss latency
system.cpu0.dcache.replacements                734530                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1199564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1199564                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    336082500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    336082500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1208943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1208943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.007758                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007758                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 35833.511035                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35833.511035                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    312802500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    312802500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 34582.918740                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34582.918740                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4640179                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4640179                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1160345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1160345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  79344452000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  79344452000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5800524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5800524                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200041                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68380.052484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68380.052484                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       434843                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       434843                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       725502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       725502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  62665667000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62665667000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125075                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125075                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86375.595105                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86375.595105                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999725                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6574289                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           734546                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.950139                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999725                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         56810282                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        56810282                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4210895                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4210895                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4210895                       # number of overall hits
system.cpu1.icache.overall_hits::total        4210895                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1136836                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1136836                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1136836                       # number of overall misses
system.cpu1.icache.overall_misses::total      1136836                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  26560514500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  26560514500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  26560514500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  26560514500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5347731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5347731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5347731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5347731                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.212583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.212583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.212583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.212583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 23363.541003                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23363.541003                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 23363.541003                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23363.541003                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1136819                       # number of writebacks
system.cpu1.icache.writebacks::total          1136819                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1136836                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1136836                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1136836                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1136836                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  25423679500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  25423679500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  25423679500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  25423679500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.212583                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.212583                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.212583                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.212583                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22363.541883                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22363.541883                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22363.541883                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22363.541883                       # average overall mshr miss latency
system.cpu1.icache.replacements               1136819                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4210895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4210895                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1136836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1136836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  26560514500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  26560514500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5347731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5347731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.212583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.212583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 23363.541003                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23363.541003                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1136836                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1136836                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  25423679500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  25423679500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.212583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.212583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22363.541883                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22363.541883                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999693                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5347730                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1136835                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.704051                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999693                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43918683                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43918683                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3326380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3326380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3327332                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3327332                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       462471                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        462471                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       463573                       # number of overall misses
system.cpu1.dcache.overall_misses::total       463573                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  14429161000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14429161000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  14429161000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14429161000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3788851                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3788851                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3790905                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3790905                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.122061                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.122061                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.122286                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.122286                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 31200.142279                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 31200.142279                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 31125.973687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 31125.973687                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           59                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       173623                       # number of writebacks
system.cpu1.dcache.writebacks::total           173623                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        76880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        76880                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        76880                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        76880                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       385591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       385591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       386629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       386629                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  11335743500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11335743500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  11408364500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11408364500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101770                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101770                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101989                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101989                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 29398.361217                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29398.361217                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 29507.265363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29507.265363                       # average overall mshr miss latency
system.cpu1.dcache.replacements                386613                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2074175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2074175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       297575                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       297575                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8644000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8644000000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2371750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2371750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.125466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.125466                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 29048.139125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29048.139125                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        12913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12913                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   7991791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7991791000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.120022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.120022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 28074.667500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28074.667500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1252205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1252205                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       164896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       164896                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   5785161000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   5785161000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.116362                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116362                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 35083.695178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35083.695178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        63967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        63967                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100929                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100929                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3343952500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3343952500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.071222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.071222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 33131.731217                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33131.731217                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data          952                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          952                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         1102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1102                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.536514                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.536514                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data     72621000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     72621000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 69962.427746                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 69962.427746                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999712                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3713961                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           386629                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.606007                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999712                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30713869                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30713869                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                7646                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              991463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              307285                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1315638                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9244                       # number of overall hits
system.l2.overall_hits::.cpu0.data               7646                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             991463                       # number of overall hits
system.l2.overall_hits::.cpu1.data             307285                       # number of overall hits
system.l2.overall_hits::total                 1315638                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1861                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            726901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            145373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             79344                       # number of demand (read+write) misses
system.l2.demand_misses::total                 953479                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1861                       # number of overall misses
system.l2.overall_misses::.cpu0.data           726901                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           145373                       # number of overall misses
system.l2.overall_misses::.cpu1.data            79344                       # number of overall misses
system.l2.overall_misses::total                953479                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    152413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  61769904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  13068631000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   7538957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      82529905000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    152413000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  61769904000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  13068631000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   7538957000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     82529905000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          734547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1136836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          386629                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2269117                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         734547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1136836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         386629                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2269117                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.167582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.989591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.127875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.205220                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.420198                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.167582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.989591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.127875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.205220                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.420198                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81898.441698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84977.051896                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89897.236763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 95016.094475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86556.604812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81898.441698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84977.051896                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89897.236763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 95016.094475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86556.604812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              756250                       # number of writebacks
system.l2.writebacks::total                    756250                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       726901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       145373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        79344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            953479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       726901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       145373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        79344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           953479                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    133803000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  54500904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  11614901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   6745517000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  72995125000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    133803000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  54500904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  11614901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   6745517000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  72995125000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.167582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.989591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.127875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.205220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.420198                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.167582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.989591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.127875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.205220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.420198                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71898.441698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74977.065653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79897.236763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85016.094475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76556.615300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71898.441698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74977.065653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79897.236763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85016.094475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76556.615300                       # average overall mshr miss latency
system.l2.replacements                         952909                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       901030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           901030                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       901030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       901030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1147908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1147908                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1147908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1147908                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          390                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           390                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            74237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75642                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         724097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              750820                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  61537878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2384936000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   63922814000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       725502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            826462                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.264689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 84985.682857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 89246.566628                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85137.335180                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       724097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        26723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         750820                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  54296918000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2117706000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  56414624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998063                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.264689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908475                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 74985.696668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79246.566628                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75137.348499                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        991463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1000707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       145373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    152413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  13068631000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13221044000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1136836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1147941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.167582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.127875                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.128259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81898.441698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89897.236763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89796.134045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1861                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       145373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       147234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    133803000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  11614901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11748704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.167582                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.127875                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71898.441698                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79897.236763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79796.134045                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         6241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       233048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            239289                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        52621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           55425                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    232026000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5154021000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5386047000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       285669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        294714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.310006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.184203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82748.216833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97946.086163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97177.212449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2804                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        52621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        55425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    203986000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   4627811000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4831797000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.310006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.184203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72748.216833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87946.086163                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87177.212449                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.482932                       # Cycle average of tags in use
system.l2.tags.total_refs                     4537777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    953933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.756914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.449638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.871294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      624.026501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      231.275271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      152.860229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.609401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.225855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.149278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999495                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          573                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37259277                       # Number of tag accesses
system.l2.tags.data_accesses                 37259277                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        119104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      46521664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       9303872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       5078016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61022656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       119104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      9303872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9422976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48400000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48400000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         726901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         145373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          79344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              953479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       756250                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             756250                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2564453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1001667538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        200323586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        109335809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1313891386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2564453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    200323586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        202888039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1042110378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1042110378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1042110378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2564453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1001667538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       200323586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       109335809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2356001764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    756180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    726871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    145373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     78167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000232524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        47146                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        47146                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2535346                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             710222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      953479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     756250                       # Number of write requests accepted
system.mem_ctrls.readBursts                    953479                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   756250                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             51386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             75901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             55155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             59934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             66353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            54308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            59977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            57825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            50227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             46868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             46711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             46556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            46745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            46367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            51246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15821667250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4761360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             33676767250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16614.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35364.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   786557                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  682263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                953479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               756250                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  511852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  361317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   74360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  50659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  51130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       239599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.330452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.795559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   421.454019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83024     34.65%     34.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39181     16.35%     51.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13694      5.72%     56.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8822      3.68%     60.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6562      2.74%     63.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5164      2.16%     65.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4877      2.04%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4964      2.07%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        73311     30.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       239599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.198256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.790409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.849623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          47012     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            74      0.16%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            27      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.035571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.335369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46378     98.37%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              253      0.54%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              141      0.30%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              222      0.47%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              138      0.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47146                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60945408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                48394176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61022656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             48400000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1312.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1041.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1313.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1042.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46444170500                       # Total gap between requests
system.mem_ctrls.avgGap                      27164.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       119104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     46519744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      9303872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5002688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     48394176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2564452.777451849077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1001626198.172596931458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 200323586.037886977196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 107713906.638946086168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1041984979.981307148933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1861                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       726901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       145373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        79344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       756250                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     57493500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  24541601000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5612482250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   3465190500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1164366125750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30893.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33761.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38607.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43673.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1539657.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            867452880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            461039370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3290504700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1994916960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3665712960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20283870090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        753425760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31316922720                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.291119                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1751215750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1550640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43142360750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            843369660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            448238835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3508717380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1952233020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3665712960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20483103900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        585649920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        31487025675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        677.953641                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1321087000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1550640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43572489500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1442654                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1657280                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1147908                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          416772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           826462                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          826461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1147941                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       294714                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2203623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3410490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1159871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6807283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     93564992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    145513856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35856128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              276355392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          952909                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48400000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3222026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000268                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016364                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3221163     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    863      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3222026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4318022000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         580000884                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1705267969                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1107508598                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16667979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  46444216500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
