set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {reset}]
set_property IOSTANDARD LVCMOS18 [get_ports {bitSelect[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {bitSelect[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {dataOut[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property PACKAGE_PIN H18 [get_ports {bitSelect[1]}]
set_property PACKAGE_PIN H17 [get_ports {bitSelect[0]}]
set_property PACKAGE_PIN U14 [get_ports {dataOut[7]}]
set_property PACKAGE_PIN U19 [get_ports {dataOut[6]}]
set_property PACKAGE_PIN W22 [get_ports {dataOut[5]}]
set_property PACKAGE_PIN V22 [get_ports {dataOut[4]}]
set_property PACKAGE_PIN U21 [get_ports {dataOut[3]}]
set_property PACKAGE_PIN U22 [get_ports {dataOut[2]}]
set_property PACKAGE_PIN T21 [get_ports {dataOut[1]}]
set_property PACKAGE_PIN T22 [get_ports {dataOut[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memAddr[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memAddr[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memAddr[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memAddr[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {memAddr[0]}]
set_property PACKAGE_PIN H19 [get_ports {memAddr[4]}]
set_property PACKAGE_PIN F21 [get_ports {memAddr[3]}]
set_property PACKAGE_PIN H22 [get_ports {memAddr[2]}]
set_property PACKAGE_PIN G22 [get_ports {memAddr[1]}]
set_property PACKAGE_PIN F22 [get_ports {memAddr[0]}]
set_property PACKAGE_PIN N15 [get_ports clk]
set_property PACKAGE_PIN R18 [get_ports reset]


