{
  "module_name": "phy-exynos7-ufs.c",
  "hash_id": "f758c87e7a12a0052fa0fd9569a7757e9fcc0d57a81aeb28d983b38f191f2a94",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/samsung/phy-exynos7-ufs.c",
  "human_readable_source": "\n \n\n#include \"phy-samsung-ufs.h\"\n\n#define EXYNOS7_EMBEDDED_COMBO_PHY_CTRL\t0x720\n#define EXYNOS7_EMBEDDED_COMBO_PHY_CTRL_MASK\t0x1\n#define EXYNOS7_EMBEDDED_COMBO_PHY_CTRL_EN\tBIT(0)\n\n#define EXYNOS7_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS\t0x5e\n\n \nstatic const struct samsung_ufs_phy_cfg exynos7_pre_init_cfg[] = {\n\tPHY_COMN_REG_CFG(0x00f, 0xfa, PWR_MODE_ANY),\n\tPHY_COMN_REG_CFG(0x010, 0x82, PWR_MODE_ANY),\n\tPHY_COMN_REG_CFG(0x011, 0x1e, PWR_MODE_ANY),\n\tPHY_COMN_REG_CFG(0x017, 0x84, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x035, 0x58, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x036, 0x32, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x037, 0x40, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x03b, 0x83, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x042, 0x88, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x043, 0xa6, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x048, 0x74, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x04c, 0x5b, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x04d, 0x83, PWR_MODE_ANY),\n\tPHY_TRSV_REG_CFG(0x05c, 0x14, PWR_MODE_ANY),\n\tEND_UFS_PHY_CFG\n};\n\n \nstatic const struct samsung_ufs_phy_cfg exynos7_pre_pwr_hs_cfg[] = {\n\tPHY_COMN_REG_CFG(0x00f, 0xfa, PWR_MODE_HS_ANY),\n\tPHY_COMN_REG_CFG(0x010, 0x82, PWR_MODE_HS_ANY),\n\tPHY_COMN_REG_CFG(0x011, 0x1e, PWR_MODE_HS_ANY),\n\t \n\tPHY_COMN_REG_CFG(0x016, 0xff, PWR_MODE_HS_ANY),\n\tPHY_COMN_REG_CFG(0x015, 0x80, PWR_MODE_HS_ANY),\n\tPHY_COMN_REG_CFG(0x017, 0x94, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x036, 0x32, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x037, 0x43, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x038, 0x3f, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x042, 0x88, PWR_MODE_HS_G2_SER_A),\n\tPHY_TRSV_REG_CFG(0x042, 0xbb, PWR_MODE_HS_G2_SER_B),\n\tPHY_TRSV_REG_CFG(0x043, 0xa6, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x048, 0x74, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x034, 0x35, PWR_MODE_HS_G2_SER_A),\n\tPHY_TRSV_REG_CFG(0x034, 0x36, PWR_MODE_HS_G2_SER_B),\n\tPHY_TRSV_REG_CFG(0x035, 0x5b, PWR_MODE_HS_G2_SER_A),\n\tPHY_TRSV_REG_CFG(0x035, 0x5c, PWR_MODE_HS_G2_SER_B),\n\tEND_UFS_PHY_CFG\n};\n\n \nstatic const struct samsung_ufs_phy_cfg exynos7_post_pwr_hs_cfg[] = {\n\tPHY_COMN_REG_CFG(0x015, 0x00, PWR_MODE_HS_ANY),\n\tPHY_TRSV_REG_CFG(0x04d, 0x83, PWR_MODE_HS_ANY),\n\tEND_UFS_PHY_CFG\n};\n\nstatic const struct samsung_ufs_phy_cfg *exynos7_ufs_phy_cfgs[CFG_TAG_MAX] = {\n\t[CFG_PRE_INIT]\t\t= exynos7_pre_init_cfg,\n\t[CFG_PRE_PWR_HS]\t= exynos7_pre_pwr_hs_cfg,\n\t[CFG_POST_PWR_HS]\t= exynos7_post_pwr_hs_cfg,\n};\n\nstatic const char * const exynos7_ufs_phy_clks[] = {\n\t\"tx0_symbol_clk\", \"rx0_symbol_clk\", \"rx1_symbol_clk\", \"ref_clk\",\n};\n\nconst struct samsung_ufs_phy_drvdata exynos7_ufs_phy = {\n\t.cfgs = exynos7_ufs_phy_cfgs,\n\t.isol = {\n\t\t.offset = EXYNOS7_EMBEDDED_COMBO_PHY_CTRL,\n\t\t.mask = EXYNOS7_EMBEDDED_COMBO_PHY_CTRL_MASK,\n\t\t.en = EXYNOS7_EMBEDDED_COMBO_PHY_CTRL_EN,\n\t},\n\t.clk_list = exynos7_ufs_phy_clks,\n\t.num_clks = ARRAY_SIZE(exynos7_ufs_phy_clks),\n\t.cdr_lock_status_offset = EXYNOS7_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}