// Seed: 1375501448
module module_0 (
    input wire id_0
);
  wire id_2;
  assign id_2 = id_2;
  assign module_1.id_9 = 0;
  logic [7:0] id_3, id_4;
  assign id_4[-1] = id_2;
  wire id_5;
  tri1 id_6 = -1;
  localparam id_7 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd1
) (
    output tri0 id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input tri0 _id_12,
    output supply1 id_13
);
  logic [id_12 : 1] id_15;
  ;
  module_0 modCall_1 (id_3);
endmodule
