

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 22:06:14 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   587536|   587536|  5.875 ms|  5.875 ms|  587536|  587536|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   587534|   587534|        24|          9|          9|  65280|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 9, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 27 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 28 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 32 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten86 = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten86"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %o"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten45"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten31"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %r"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i9 %indvar_flatten31" [src/conv2.cpp:45]   --->   Operation 42 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i15 %indvar_flatten45" [src/conv2.cpp:41]   --->   Operation 43 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten86_load = load i16 %indvar_flatten86" [src/conv2.cpp:40]   --->   Operation 44 'load' 'indvar_flatten86_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%icmp_ln40 = icmp_eq  i16 %indvar_flatten86_load, i16 65280" [src/conv2.cpp:40]   --->   Operation 45 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln40_1 = add i16 %indvar_flatten86_load, i16 1" [src/conv2.cpp:40]   --->   Operation 46 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc47, void %BH.i23.preheader.exitStub" [src/conv2.cpp:40]   --->   Operation 47 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [src/conv2.cpp:45]   --->   Operation 48 'load' 'c_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [src/conv2.cpp:41]   --->   Operation 49 'load' 'r_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%icmp_ln41 = icmp_eq  i15 %indvar_flatten45_load, i15 16320" [src/conv2.cpp:41]   --->   Operation 50 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.28ns)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 51 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln46 = icmp_eq  i8 %c_load, i8 255" [src/conv2.cpp:46]   --->   Operation 52 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.77ns)   --->   "%icmp_ln45 = icmp_eq  i9 %indvar_flatten31_load, i9 255" [src/conv2.cpp:45]   --->   Operation 53 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.28ns)   --->   "%and_ln40_1 = and i1 %icmp_ln45, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 54 'and' 'and_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns)   --->   "%or_ln41 = or i1 %and_ln40_1, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 55 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.17ns)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r_load" [src/conv2.cpp:41]   --->   Operation 56 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln45, i1 1" [src/conv2.cpp:41]   --->   Operation 57 'xor' 'xor_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41_1 = or i1 %icmp_ln41, i1 %xor_ln41" [src/conv2.cpp:41]   --->   Operation 58 'or' 'or_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%and_ln40 = and i1 %or_ln41_1, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 59 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %and_ln40, i1 %icmp_ln46" [src/conv2.cpp:41]   --->   Operation 60 'and' 'and_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.54ns)   --->   "%add_ln45 = add i2 %select_ln41, i2 1" [src/conv2.cpp:45]   --->   Operation 61 'add' 'add_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %and_ln41, i1 %and_ln40_1" [src/conv2.cpp:45]   --->   Operation 62 'or' 'or_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_1 = or i1 %or_ln45, i1 %icmp_ln41" [src/conv2.cpp:45]   --->   Operation 63 'or' 'or_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_1, i8 0, i8 %c_load" [src/conv2.cpp:45]   --->   Operation 64 'select' 'select_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.17ns)   --->   "%select_ln45_1 = select i1 %and_ln41, i2 %add_ln45, i2 %select_ln41" [src/conv2.cpp:45]   --->   Operation 65 'select' 'select_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [12/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 66 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.76ns)   --->   "%add_ln46_2 = add i8 %select_ln45, i8 3" [src/conv2.cpp:46]   --->   Operation 67 'add' 'add_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln45_1 = add i9 %indvar_flatten31_load, i9 1" [src/conv2.cpp:45]   --->   Operation 68 'add' 'add_ln45_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.39ns)   --->   "%select_ln45_2 = select i1 %or_ln41, i9 1, i9 %add_ln45_1" [src/conv2.cpp:45]   --->   Operation 69 'select' 'select_ln45_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.84ns)   --->   "%add_ln41_1 = add i15 %indvar_flatten45_load, i15 1" [src/conv2.cpp:41]   --->   Operation 70 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.29ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i15 1, i15 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 71 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln46 = store i16 %add_ln40_1, i16 %indvar_flatten86" [src/conv2.cpp:46]   --->   Operation 72 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln46 = store i15 %select_ln41_3, i15 %indvar_flatten45" [src/conv2.cpp:46]   --->   Operation 73 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln46 = store i9 %select_ln45_2, i9 %indvar_flatten31" [src/conv2.cpp:46]   --->   Operation 74 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln46 = store i2 %select_ln45_1, i2 %r" [src/conv2.cpp:46]   --->   Operation 75 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln46 = store i8 %add_ln46_2, i8 %c" [src/conv2.cpp:46]   --->   Operation 76 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.65>
ST_3 : Operation 77 [11/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 77 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln46 = add i8 %select_ln45, i8 1" [src/conv2.cpp:46]   --->   Operation 78 'add' 'add_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [12/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 79 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %select_ln45" [src/conv2.cpp:46]   --->   Operation 80 'zext' 'zext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 81 [10/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 81 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [11/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 82 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln46_1 = add i9 %zext_ln46, i9 2" [src/conv2.cpp:46]   --->   Operation 83 'add' 'add_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [13/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 84 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 85 [9/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 85 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [10/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 86 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [12/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 87 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 88 [8/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 88 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [9/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 89 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [11/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 90 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.89>
ST_7 : Operation 91 [7/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 91 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [8/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 92 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [10/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 93 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 94 [6/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 94 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [7/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 95 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [9/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 96 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 97 [5/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 97 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [6/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 98 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [8/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 99 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.89>
ST_10 : Operation 100 [4/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 100 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [5/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 101 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [7/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 102 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.19>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [src/conv2.cpp:43]   --->   Operation 103 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%o_2 = load i3 %o" [src/conv2.cpp:43]   --->   Operation 104 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %i_1" [src/conv2.cpp:43]   --->   Operation 105 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i3 %o_2" [src/conv2.cpp:43]   --->   Operation 106 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%lshr_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_1, i6 %trunc_ln43" [src/conv2.cpp:43]   --->   Operation 107 'bitconcatenate' 'lshr_ln' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o_2, i3 1" [src/conv2.cpp:40]   --->   Operation 108 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i_1" [src/conv2.cpp:40]   --->   Operation 109 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.20ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o_2" [src/conv2.cpp:40]   --->   Operation 110 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_2 = trunc i3 %add_ln40" [src/conv2.cpp:43]   --->   Operation 111 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_2, i6 0" [src/conv2.cpp:43]   --->   Operation 112 'bitconcatenate' 'lshr_ln43_mid' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i8 %lshr_ln43_mid, i8 %lshr_ln" [src/conv2.cpp:40]   --->   Operation 113 'select' 'select_ln40_2' <Predicate = (!icmp_ln40 & !and_ln40_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 114 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40_1, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 115 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i7 %select_ln41_1" [src/conv2.cpp:50]   --->   Operation 116 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:50]   --->   Operation 117 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %p_shl1" [src/conv2.cpp:50]   --->   Operation 118 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.77ns)   --->   "%sub_ln50_1 = sub i10 %zext_ln50_3, i10 %zext_ln50_2" [src/conv2.cpp:50]   --->   Operation 119 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %sub_ln50_1" [src/conv2.cpp:43]   --->   Operation 120 'sext' 'sext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_3 = trunc i7 %add_ln41" [src/conv2.cpp:43]   --->   Operation 121 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln43_4 = trunc i3 %select_ln40_1" [src/conv2.cpp:43]   --->   Operation 122 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%lshr_ln43_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln43_4, i6 %trunc_ln43_3" [src/conv2.cpp:43]   --->   Operation 123 'bitconcatenate' 'lshr_ln43_mid1' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40_1, i8 %lshr_ln43_mid1, i8 %select_ln40_2" [src/conv2.cpp:41]   --->   Operation 124 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 125 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %zext_ln41" [src/conv2.cpp:43]   --->   Operation 126 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 127 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 127 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i2 %select_ln45_1" [src/conv2.cpp:50]   --->   Operation 128 'zext' 'zext_ln50_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln50 = add i11 %sext_ln43, i11 %zext_ln50_5" [src/conv2.cpp:50]   --->   Operation 129 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i11 %add_ln50" [src/conv2.cpp:50]   --->   Operation 130 'sext' 'sext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (2.14ns)   --->   "%mul_ln50 = mul i14 %sext_ln50, i14 85" [src/conv2.cpp:50]   --->   Operation 131 'mul' 'mul_ln50' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [3/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 132 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [4/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 133 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [6/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 134 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln46 = store i3 %select_ln40_1, i3 %o" [src/conv2.cpp:46]   --->   Operation 135 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_11 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln46 = store i7 %select_ln41_1, i7 %i" [src/conv2.cpp:46]   --->   Operation 136 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [src/conv2.cpp:46]   --->   Operation 137 'br' 'br_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.84>
ST_12 : Operation 138 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr" [src/conv2.cpp:41]   --->   Operation 138 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 139 'bitcast' 'bitcast_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 140 [2/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 140 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i8 %select_ln45" [src/conv2.cpp:46]   --->   Operation 141 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (2.11ns)   --->   "%mul_ln46 = mul i17 %zext_ln46_1, i17 386" [src/conv2.cpp:46]   --->   Operation 142 'mul' 'mul_ln46' <Predicate = (!icmp_ln40)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln46, i32 15, i32 16" [src/conv2.cpp:46]   --->   Operation 143 'partselect' 'trunc_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 144 [3/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 144 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [5/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 145 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln, void %arrayidx407.case.2, i2 0, void %arrayidx407.case.0, i2 1, void %arrayidx407.case.1" [src/conv2.cpp:50]   --->   Operation 146 'switch' 'switch_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.73>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 147 [1/12] (1.89ns)   --->   "%urem_ln46 = urem i8 %select_ln45, i8 85" [src/conv2.cpp:46]   --->   Operation 147 'urem' 'urem_ln46' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i8 %urem_ln46" [src/conv2.cpp:50]   --->   Operation 148 'zext' 'zext_ln50_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.83ns)   --->   "%add_ln50_2 = add i14 %mul_ln50, i14 %zext_ln50_7" [src/conv2.cpp:50]   --->   Operation 149 'add' 'add_ln50_2' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i14 %add_ln50_2" [src/conv2.cpp:50]   --->   Operation 150 'zext' 'zext_ln50_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_3 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_8" [src/conv2.cpp:50]   --->   Operation 151 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_4 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_8" [src/conv2.cpp:50]   --->   Operation 152 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_5 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_8" [src/conv2.cpp:50]   --->   Operation 153 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 154 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_6 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_3" [src/conv2.cpp:50]   --->   Operation 154 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 155 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_7 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_4" [src/conv2.cpp:50]   --->   Operation 155 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 156 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_8 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_5" [src/conv2.cpp:50]   --->   Operation 156 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_13 : Operation 157 [2/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 157 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln50_14 = zext i8 %add_ln46" [src/conv2.cpp:50]   --->   Operation 158 'zext' 'zext_ln50_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.11ns)   --->   "%mul_ln50_1 = mul i17 %zext_ln50_14, i17 386" [src/conv2.cpp:50]   --->   Operation 159 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln50_1, i32 15, i32 16" [src/conv2.cpp:50]   --->   Operation 160 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 161 [4/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 161 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln1, void %arrayidx407.1.case.2, i2 0, void %arrayidx407.1.case.0, i2 1, void %arrayidx407.1.case.1" [src/conv2.cpp:50]   --->   Operation 162 'switch' 'switch_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.73>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 163 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_6 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_3" [src/conv2.cpp:50]   --->   Operation 163 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 164 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_7 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_4" [src/conv2.cpp:50]   --->   Operation 164 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 165 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_8 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_5" [src/conv2.cpp:50]   --->   Operation 165 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 166 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_6, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_7, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_8, i2 %trunc_ln" [src/conv2.cpp:50]   --->   Operation 166 'mux' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 167 [1/12] (1.89ns)   --->   "%urem_ln50 = urem i8 %add_ln46, i8 85" [src/conv2.cpp:50]   --->   Operation 167 'urem' 'urem_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln50_11 = zext i8 %urem_ln50" [src/conv2.cpp:50]   --->   Operation 168 'zext' 'zext_ln50_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.83ns)   --->   "%add_ln50_4 = add i14 %mul_ln50, i14 %zext_ln50_11" [src/conv2.cpp:50]   --->   Operation 169 'add' 'add_ln50_4' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln50_12 = zext i14 %add_ln50_4" [src/conv2.cpp:50]   --->   Operation 170 'zext' 'zext_ln50_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_9 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 171 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_10 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 172 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_11 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_12" [src/conv2.cpp:50]   --->   Operation 173 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 174 [3/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 174 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln50_19 = zext i9 %add_ln46_1" [src/conv2.cpp:50]   --->   Operation 175 'zext' 'zext_ln50_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (2.14ns)   --->   "%mul_ln50_2 = mul i19 %zext_ln50_19, i19 772" [src/conv2.cpp:50]   --->   Operation 176 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln40)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln50_2, i32 16, i32 17" [src/conv2.cpp:50]   --->   Operation 177 'partselect' 'trunc_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 178 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_15 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_9" [src/conv2.cpp:50]   --->   Operation 178 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 179 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_16 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_10" [src/conv2.cpp:50]   --->   Operation 179 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 180 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_17 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_11" [src/conv2.cpp:50]   --->   Operation 180 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_14 : Operation 181 [1/1] (0.73ns)   --->   "%switch_ln50 = switch i2 %trunc_ln50_1, void %arrayidx407.2.case.2, i2 0, void %arrayidx407.2.case.0, i2 1, void %arrayidx407.2.case.1" [src/conv2.cpp:50]   --->   Operation 181 'switch' 'switch_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.73>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i3 %select_ln40_1" [src/conv2.cpp:50]   --->   Operation 182 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_1, i2 0" [src/conv2.cpp:50]   --->   Operation 183 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i5 %tmp_29" [src/conv2.cpp:50]   --->   Operation 184 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.78ns)   --->   "%sub_ln50 = sub i6 %zext_ln50_1, i6 %zext_ln50" [src/conv2.cpp:50]   --->   Operation 185 'sub' 'sub_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln50" [src/conv2.cpp:40]   --->   Operation 186 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i2 %select_ln45_1" [src/conv2.cpp:50]   --->   Operation 187 'zext' 'zext_ln50_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln50_1 = add i7 %sext_ln40, i7 %zext_ln50_4" [src/conv2.cpp:50]   --->   Operation 188 'add' 'add_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln50_1" [src/conv2.cpp:45]   --->   Operation 189 'sext' 'sext_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.65ns)   --->   "%mul_ln45 = mul i10 %sext_ln45, i10 85" [src/conv2.cpp:45]   --->   Operation 190 'mul' 'mul_ln45' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 191 '%mul = fmul i32 %bitcast_ln41, i32 %tmp_s'
ST_15 : Operation 191 [3/3] (5.25ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 191 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [2/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 192 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_15 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_9" [src/conv2.cpp:50]   --->   Operation 193 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 194 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_16 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_10" [src/conv2.cpp:50]   --->   Operation 194 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 195 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_17 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_11" [src/conv2.cpp:50]   --->   Operation 195 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_15 : Operation 196 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_15, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_16, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_17, i2 %trunc_ln1" [src/conv2.cpp:50]   --->   Operation 196 'mux' 'tmp_2' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i8 %urem_ln46" [src/conv2.cpp:50]   --->   Operation 197 'zext' 'zext_ln50_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.78ns)   --->   "%add_ln50_3 = add i10 %mul_ln45, i10 %zext_ln50_6" [src/conv2.cpp:50]   --->   Operation 198 'add' 'add_ln50_3' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 199 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 199 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln50_10 = zext i8 %urem_ln50" [src/conv2.cpp:50]   --->   Operation 200 'zext' 'zext_ln50_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln50_5 = add i10 %mul_ln45, i10 %zext_ln50_10" [src/conv2.cpp:50]   --->   Operation 201 'add' 'add_ln50_5' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/13] (1.53ns)   --->   "%urem_ln50_1 = urem i9 %add_ln46_1, i9 85" [src/conv2.cpp:50]   --->   Operation 202 'urem' 'urem_ln50_1' <Predicate = (!icmp_ln40)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln50_15 = zext i9 %urem_ln50_1" [src/conv2.cpp:50]   --->   Operation 203 'zext' 'zext_ln50_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln50_16 = zext i9 %urem_ln50_1" [src/conv2.cpp:50]   --->   Operation 204 'zext' 'zext_ln50_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.83ns)   --->   "%add_ln50_6 = add i14 %mul_ln50, i14 %zext_ln50_16" [src/conv2.cpp:50]   --->   Operation 205 'add' 'add_ln50_6' <Predicate = (!icmp_ln40)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln50_17 = zext i14 %add_ln50_6" [src/conv2.cpp:50]   --->   Operation 206 'zext' 'zext_ln50_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_12 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_2, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 207 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_13 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_1, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 208 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_14 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i, i64 0, i64 %zext_ln50_17" [src/conv2.cpp:50]   --->   Operation 209 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.78ns)   --->   "%add_ln50_7 = add i10 %mul_ln45, i10 %zext_ln50_15" [src/conv2.cpp:50]   --->   Operation 210 'add' 'add_ln50_7' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 211 '%mul_1 = fmul i32 %bitcast_ln41, i32 %tmp_2'
ST_16 : Operation 211 [3/3] (5.25ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 211 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_18 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_12" [src/conv2.cpp:50]   --->   Operation 212 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 213 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_19 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_13" [src/conv2.cpp:50]   --->   Operation 213 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 214 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_20 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_14" [src/conv2.cpp:50]   --->   Operation 214 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i10 %add_ln50_3" [src/conv2.cpp:50]   --->   Operation 215 'zext' 'zext_ln50_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_15 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_9" [src/conv2.cpp:50]   --->   Operation 216 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_16 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_9" [src/conv2.cpp:50]   --->   Operation 217 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_17 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_9" [src/conv2.cpp:50]   --->   Operation 218 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 219 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln41, i32 %tmp_s" [src/conv2.cpp:50]   --->   Operation 219 'fmul' 'mul' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 220 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:50]   --->   Operation 220 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_17 : Operation 221 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:50]   --->   Operation 221 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_17 : Operation 222 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:50]   --->   Operation 222 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln50_13 = zext i10 %add_ln50_5" [src/conv2.cpp:50]   --->   Operation 223 'zext' 'zext_ln50_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_21 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_13" [src/conv2.cpp:50]   --->   Operation 224 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_22 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_13" [src/conv2.cpp:50]   --->   Operation 225 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_23 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_13" [src/conv2.cpp:50]   --->   Operation 226 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_17 : Operation 227 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 227 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_18 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_12" [src/conv2.cpp:50]   --->   Operation 228 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 229 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_19 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_13" [src/conv2.cpp:50]   --->   Operation 229 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 230 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_i_20 = load i14 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_14" [src/conv2.cpp:50]   --->   Operation 230 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16320> <RAM>
ST_17 : Operation 231 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_18, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_19, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_i_20, i2 %trunc_ln50_1" [src/conv2.cpp:50]   --->   Operation 231 'mux' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 232 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 232 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_17 : Operation 233 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 233 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_17 : Operation 234 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 234 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 235 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_18 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:50]   --->   Operation 235 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 236 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_19 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:50]   --->   Operation 236 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 237 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_20 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:50]   --->   Operation 237 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln50_18 = zext i10 %add_ln50_7" [src/conv2.cpp:50]   --->   Operation 238 'zext' 'zext_ln50_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_24 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln50_18" [src/conv2.cpp:50]   --->   Operation 239 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_25 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln50_18" [src/conv2.cpp:50]   --->   Operation 240 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_26 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln50_18" [src/conv2.cpp:50]   --->   Operation 241 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_18 : Operation 242 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %bitcast_ln41, i32 %tmp_2" [src/conv2.cpp:50]   --->   Operation 242 'fmul' 'mul_1' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 243 '%mul_2 = fmul i32 %bitcast_ln41, i32 %tmp_3'
ST_18 : Operation 243 [3/3] (5.25ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 243 'fmul' 'mul_2' <Predicate = (!icmp_ln40)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_27 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 244 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_27' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 245 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_28 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 245 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_28' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 246 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_29 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 246 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_29' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 247 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_30 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24" [src/conv2.cpp:50]   --->   Operation 247 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_30' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 248 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_31 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25" [src/conv2.cpp:50]   --->   Operation 248 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_31' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_18 : Operation 249 [2/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_32 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26" [src/conv2.cpp:50]   --->   Operation 249 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_32' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 250 [1/1] (0.47ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_18, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_19, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_20, i2 %trunc_ln" [src/conv2.cpp:50]   --->   Operation 250 'mux' 'tmp_1' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 251 '%add = fadd i32 %tmp_1, i32 %mul'
ST_19 : Operation 251 [4/4] (4.67ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 251 'fadd' 'add' <Predicate = (!icmp_ln40)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 252 'fmul' 'mul_2' <Predicate = (!icmp_ln40)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 253 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_30 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24" [src/conv2.cpp:50]   --->   Operation 253 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_30' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_19 : Operation 254 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_31 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25" [src/conv2.cpp:50]   --->   Operation 254 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_31' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_19 : Operation 255 [1/2] (1.23ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_32 = load i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26" [src/conv2.cpp:50]   --->   Operation 255 'load' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_32' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_19 : Operation 256 [1/1] (0.47ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_30, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_31, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_32, i2 %trunc_ln50_1" [src/conv2.cpp:50]   --->   Operation 256 'mux' 'tmp_5' <Predicate = (!icmp_ln40)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 257 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 257 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 258 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %bitcast_ln41, i32 %tmp_3" [src/conv2.cpp:50]   --->   Operation 258 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (0.47ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_27, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_28, i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_29, i2 %trunc_ln1" [src/conv2.cpp:50]   --->   Operation 259 'mux' 'tmp_4' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 260 '%add_1 = fadd i32 %tmp_4, i32 %mul_1'
ST_20 : Operation 260 [4/4] (4.67ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 260 'fadd' 'add_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 261 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 261 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 262 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 263 '%add_2 = fadd i32 %tmp_5, i32 %mul_2'
ST_21 : Operation 263 [4/4] (4.67ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 263 'fadd' 'add_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 264 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_1, i32 %mul" [src/conv2.cpp:50]   --->   Operation 264 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 265 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 266 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 266 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 267 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %tmp_4, i32 %mul_1" [src/conv2.cpp:50]   --->   Operation 267 'fadd' 'add_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 268 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 268 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_16" [src/conv2.cpp:50]   --->   Operation 269 'store' 'store_ln50' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.exit" [src/conv2.cpp:50]   --->   Operation 270 'br' 'br_ln50' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_15" [src/conv2.cpp:50]   --->   Operation 271 'store' 'store_ln50' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.exit" [src/conv2.cpp:50]   --->   Operation 272 'br' 'br_ln50' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_17" [src/conv2.cpp:50]   --->   Operation 273 'store' 'store_ln50' <Predicate = (trunc_ln != 0 & trunc_ln != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.exit" [src/conv2.cpp:50]   --->   Operation 274 'br' 'br_ln50' <Predicate = (trunc_ln != 0 & trunc_ln != 1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 275 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 276 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65280, i64 65280, i64 65280"   --->   Operation 276 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 277 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 278 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_19" [src/conv2.cpp:47]   --->   Operation 279 'specpipeline' 'specpipeline_ln47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 280 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:46]   --->   Operation 280 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 281 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %tmp_5, i32 %mul_2" [src/conv2.cpp:50]   --->   Operation 281 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 282 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_22" [src/conv2.cpp:50]   --->   Operation 282 'store' 'store_ln50' <Predicate = (trunc_ln1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 283 'br' 'br_ln50' <Predicate = (trunc_ln1 == 1)> <Delay = 0.00>
ST_24 : Operation 284 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_21" [src/conv2.cpp:50]   --->   Operation 284 'store' 'store_ln50' <Predicate = (trunc_ln1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 285 'br' 'br_ln50' <Predicate = (trunc_ln1 == 0)> <Delay = 0.00>
ST_24 : Operation 286 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_1, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_23" [src/conv2.cpp:50]   --->   Operation 286 'store' 'store_ln50' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_24 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.1.exit" [src/conv2.cpp:50]   --->   Operation 287 'br' 'br_ln50' <Predicate = (trunc_ln1 != 0 & trunc_ln1 != 1)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.23>
ST_25 : Operation 288 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_25" [src/conv2.cpp:50]   --->   Operation 288 'store' 'store_ln50' <Predicate = (trunc_ln50_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 289 'br' 'br_ln50' <Predicate = (trunc_ln50_1 == 1)> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_24" [src/conv2.cpp:50]   --->   Operation 290 'store' 'store_ln50' <Predicate = (trunc_ln50_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 291 'br' 'br_ln50' <Predicate = (trunc_ln50_1 == 0)> <Delay = 0.00>
ST_25 : Operation 292 [1/1] (1.23ns)   --->   "%store_ln50 = store i32 %add_2, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_26" [src/conv2.cpp:50]   --->   Operation 292 'store' 'store_ln50' <Predicate = (trunc_ln50_1 != 0 & trunc_ln50_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln50 = br void %arrayidx407.2.exit" [src/conv2.cpp:50]   --->   Operation 293 'br' 'br_ln50' <Predicate = (trunc_ln50_1 != 0 & trunc_ln50_1 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten86') [14]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten86' [15]  (0.427 ns)

 <State 2>: 3.699ns
The critical path consists of the following:
	'load' operation ('indvar_flatten45_load', src/conv2.cpp:41) on local variable 'indvar_flatten45' [26]  (0.000 ns)
	'icmp' operation ('icmp_ln41', src/conv2.cpp:41) [41]  (0.842 ns)
	'xor' operation ('xor_ln40', src/conv2.cpp:40) [52]  (0.287 ns)
	'and' operation ('and_ln40_1', src/conv2.cpp:40) [55]  (0.287 ns)
	'or' operation ('or_ln45', src/conv2.cpp:45) [80]  (0.000 ns)
	'or' operation ('or_ln45_1', src/conv2.cpp:45) [81]  (0.000 ns)
	'select' operation ('select_ln45', src/conv2.cpp:45) [82]  (0.393 ns)
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 3>: 2.655ns
The critical path consists of the following:
	'add' operation ('add_ln46', src/conv2.cpp:46) [121]  (0.765 ns)
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [122]  (1.890 ns)

 <State 4>: 2.296ns
The critical path consists of the following:
	'add' operation ('add_ln46_1', src/conv2.cpp:46) [138]  (0.765 ns)
	'urem' operation ('urem_ln50_1', src/conv2.cpp:50) [139]  (1.531 ns)

 <State 5>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 6>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 7>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 8>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 9>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 10>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)

 <State 11>: 5.196ns
The critical path consists of the following:
	'load' operation ('i', src/conv2.cpp:43) on local variable 'i' [25]  (0.000 ns)
	'select' operation ('select_ln40', src/conv2.cpp:40) [42]  (0.360 ns)
	'add' operation ('add_ln41', src/conv2.cpp:41) [56]  (0.773 ns)
	'select' operation ('select_ln41_1', src/conv2.cpp:41) [60]  (0.360 ns)
	'sub' operation ('sub_ln50_1', src/conv2.cpp:50) [64]  (0.776 ns)
	'add' operation ('add_ln50', src/conv2.cpp:50) [86]  (0.787 ns)
	'mul' operation ('mul_ln50', src/conv2.cpp:50) [88]  (2.140 ns)

 <State 12>: 2.845ns
The critical path consists of the following:
	'mul' operation ('mul_ln46', src/conv2.cpp:46) [109]  (2.110 ns)
	blocking operation 0.735125 ns on control path)

 <State 13>: 3.958ns
The critical path consists of the following:
	'urem' operation ('urem_ln46', src/conv2.cpp:46) [95]  (1.890 ns)
	'add' operation ('add_ln50_2', src/conv2.cpp:50) [98]  (0.831 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_3', src/conv2.cpp:50) [100]  (0.000 ns)
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_6', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_2' [111]  (1.237 ns)

 <State 14>: 3.958ns
The critical path consists of the following:
	'urem' operation ('urem_ln50', src/conv2.cpp:50) [122]  (1.890 ns)
	'add' operation ('add_ln50_4', src/conv2.cpp:50) [125]  (0.831 ns)
	'getelementptr' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_9', src/conv2.cpp:50) [127]  (0.000 ns)
	'load' operation ('conv2_float_255_255_float_64_1_1_float_float_255_255_i_15', src/conv2.cpp:50) on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_i_2' [155]  (1.237 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul', src/conv2.cpp:50) [115]  (5.254 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:50) [115]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv2.cpp:50) [115]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv2.cpp:50) [159]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv2.cpp:50) [164]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2', src/conv2.cpp:50) [164]  (7.016 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:50) [120]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv2.cpp:50) [120]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_1', src/conv2.cpp:50) [169]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add_2', src/conv2.cpp:50) [174]  (6.437 ns)

 <State 25>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln50', src/conv2.cpp:50) of variable 'add_2', src/conv2.cpp:50 on array 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_1' [199]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
