/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [36:0] celloutsig_0_8z;
  wire [17:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[139] & celloutsig_1_0z[7]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z & in_data[141]);
  assign celloutsig_0_0z = ~(in_data[28] | in_data[28]);
  assign celloutsig_0_13z = ~(in_data[51] | celloutsig_0_8z[5]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_7z = ~celloutsig_0_4z;
  assign celloutsig_0_33z = ~celloutsig_0_13z;
  reg [4:0] _09_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 5'h00;
    else _09_ <= { in_data[37:34], celloutsig_0_0z };
  assign { _01_[4:1], _00_ } = _09_;
  assign celloutsig_1_7z = { in_data[137:135], celloutsig_1_4z } % { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_0z[13:8] % { 1'h1, celloutsig_1_7z[1], 4'h0 };
  assign celloutsig_0_12z = celloutsig_0_3z[10:4] % { 1'h1, celloutsig_0_8z[9:4] };
  assign celloutsig_1_2z = celloutsig_1_0z[16:11] != celloutsig_1_0z[14:9];
  assign celloutsig_0_4z = { celloutsig_0_3z[12:7], celloutsig_0_3z } != { in_data[43:25], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_18z = in_data[188:184] != { celloutsig_1_2z, 4'h0 };
  assign celloutsig_1_12z = | { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_15z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = | { celloutsig_1_13z[4], celloutsig_1_8z, celloutsig_1_1z[6] };
  assign celloutsig_0_1z = | in_data[5:2];
  assign celloutsig_1_1z = celloutsig_1_0z[8:1] ^ in_data[174:167];
  assign celloutsig_0_8z = { in_data[53:43], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, _01_[4:1], _00_, celloutsig_0_5z, celloutsig_0_2z, _01_[4:1], _00_, celloutsig_0_4z, _01_[4:1], _00_ } ^ { in_data[87:55], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[84:74], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } ^ { in_data[25:11], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[116:99] ^ in_data[113:96];
  assign celloutsig_0_5z = ~((celloutsig_0_4z & celloutsig_0_3z[7]) | (celloutsig_0_4z & celloutsig_0_0z));
  assign celloutsig_0_32z = ~((celloutsig_0_12z[3] & celloutsig_0_5z) | (_01_[3] & celloutsig_0_15z));
  assign celloutsig_1_13z[4] = celloutsig_1_12z ^ in_data[138];
  assign _01_[0] = _00_;
  assign celloutsig_1_13z[3:0] = 4'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
