LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY chenillard_1_3 IS
    PORT (
        CLOCK_50  : IN STD_LOGIC;        
        reset     : IN STD_LOGIC;        
        speed     : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
        leds_red  : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);  
        leds_green: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)  
    );
END ENTITY chenillard_1_3;

ARCHITECTURE behavior OF chenillard_1_3 IS
    COMPONENT clock_divider
        PORT (
            CLOCK_50 : IN STD_LOGIC;
            reset    : IN STD_LOGIC;
            speed    : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
            clk_out  : OUT STD_LOGIC
        );
    END COMPONENT;

    SIGNAL clk_slow  : STD_LOGIC;  
    SIGNAL led_counter : INTEGER RANGE 0 TO 7 := 0;

BEGIN
    -- Instanciation du diviseur de fréquence
    clk_div : clock_divider PORT MAP (
        CLOCK_50 => CLOCK_50,
        reset    => reset,
        speed    => speed,
        clk_out  => clk_slow
    );

    -- Processus pour gérer les LEDs rouges et vertes
    PROCESS (clk_slow, reset)
    BEGIN
        IF reset = '1' THEN
            led_counter <= 0;
            leds_red   <= "00000001";  
            leds_green <= "10000000";  
        ELSIF rising_edge(clk_slow) THEN
            leds_red   <= (OTHERS => '0');  
            leds_green <= (OTHERS => '0');  
            leds_red(led_counter)   <= '1';  
            leds_green(7 - led_counter) <= '1';  

            -- Incrémentation du compteur
            led_counter <= (led_counter + 1) MOD 8;  
        END IF;
    END PROCESS;

END ARCHITECTURE behavior;
_______
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY chenillard_1_3 IS
    PORT (
        CLOCK_50  : IN STD_LOGIC;        
        reset     : IN STD_LOGIC;        
        speed     : IN STD_LOGIC_VECTOR(1 DOWNTO 0);  
        enable    : IN STD_LOGIC;  -- Activation du mode
        leds_red  : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);  
        leds_green: OUT STD_LOGIC_VECTOR(7 DOWNTO 0)  
    );
END ENTITY chenillard_1_3;

ARCHITECTURE behavior OF chenillard_1_3 IS
    COMPONENT clock_divider
        PORT (
            CLOCK_50 : IN STD_LOGIC;
            reset    : IN STD_LOGIC;
            speed    : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
            clk_out  : OUT STD_LOGIC
        );
    END COMPONENT;

    SIGNAL clk_slow  : STD_LOGIC;  
    SIGNAL led_counter : INTEGER RANGE 0 TO 7 := 0;

BEGIN
    -- Instanciation du diviseur de fréquence
    clk_div : clock_divider PORT MAP (
        CLOCK_50 => CLOCK_50,
        reset    => reset,
        speed    => speed,
        clk_out  => clk_slow
    );

    -- Processus pour gérer les LEDs rouges et vertes
    PROCESS (clk_slow, reset)
    BEGIN
        IF reset = '1' THEN
            led_counter <= 0;
            leds_red   <= (OTHERS => '0');  
            leds_green <= (OTHERS => '0');  
        ELSIF rising_edge(clk_slow) THEN
            IF enable = '1' THEN  -- Vérifie si le mode est activé
                leds_red   <= (OTHERS => '0');  
                leds_green <= (OTHERS => '0');  
                leds_red(led_counter)   <= '1';  
                leds_green(7 - led_counter) <= '1';  

                -- Incrémentation du compteur
                led_counter <= (led_counter + 1) MOD 8;  
            END IF;
        END IF;
    END PROCESS;

END ARCHITECTURE behavior;
