#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Dec 20 02:10:14 2022
# Process ID: 23208
# Current directory: C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.runs/impl_1
# Command line: vivado.exe -log reaction_timer_synth.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source reaction_timer_synth.tcl -notrace
# Log file: C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.runs/impl_1/reaction_timer_synth.vdi
# Journal file: C:/Projects/FPGA-Intro/FPGA_Prototyping_CH6/FPGA_Prototyping_CH6.runs/impl_1\vivado.jou
# Running On: DESKTOP-SA1D2UB, OS: Windows, CPU Frequency: 3991 MHz, CPU Physical cores: 4, Host memory: 17058 MB
#-----------------------------------------------------------
source reaction_timer_synth.tcl -notrace
