INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/My_Memory/My_Memory.srcs/sources_1/new/my_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/My_Memory/My_Memory.srcs/sim_1/new/my_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_fifo_tb
