$date
	Mon Sep 22 16:30:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_demux_1_to_8 $end
$var wire 8 ! data_out_tb [7:0] $end
$var reg 1 " data_in_tb $end
$var reg 3 # sel_tb [2:0] $end
$scope module uut $end
$var wire 1 " data_in $end
$var wire 3 $ sel [2:0] $end
$var reg 8 % data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
b0 #
1"
b1 !
$end
#10
b10 !
b10 %
b1 #
b1 $
#20
b100 !
b100 %
b10 #
b10 $
#30
b1000 !
b1000 %
b11 #
b11 $
#40
b10000 !
b10000 %
b100 #
b100 $
#50
b100000 !
b100000 %
b101 #
b101 $
#60
b1000000 !
b1000000 %
b110 #
b110 $
#70
b10000000 !
b10000000 %
b111 #
b111 $
#80
b0 !
b0 %
b0 #
b0 $
0"
#90
b111 #
b111 $
#100
