flow_target="vivado"
part="xc7z007sclg225-2"
clock="100MHz"
clock_uncertainty="1ns"

[csim]
code_analyzer=1

[hls]
tb.file=C:/Users/renan/Desktop/teste/bram_tb.cpp
syn.file=C:/Users/renan/Desktop/teste/assert.h
syn.file=C:/Users/renan/Desktop/teste/axi4_lite.h
syn.file=C:/Users/renan/Desktop/teste/bram.cpp
syn.file=C:/Users/renan/Desktop/teste/nmp_axi4l_ip.cpp
syn.file=C:/Users/renan/Desktop/teste/skidbuffer.cpp
syn.top="nmp_axi4l_ip"

[package]
output.format="ip_catalog"
