////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Aug  2 10:04:59 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk100, cpu_reset, serial_tx, ddram_clock_p, ddram_clock_n, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, 
ddram_ba, ddram_a, ddram_dq, ddram_dqs, ddram_dqs_n, ddram_dm
);
  input serial_rx;
  input clk100;
  input cpu_reset;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire cpu_reset_IBUF_2;
  wire regs0_3;
  wire clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire regs1_6;
  wire clk100b;
  wire base50_clk_BUFG_8;
  wire dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire uart_phy_rx_r_12;
  wire pll_fb;
  wire unbuf_sdram_full;
  wire unbuf_sdram_half_a;
  wire unbuf_sdram_half_b;
  wire unbuf_sys2x;
  wire unbuf_sys;
  wire pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire sdram_full_wr_clk;
  wire clk8x_wr_strb;
  wire sdram_half_clk;
  wire clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire uart_phy_rx_busy_47;
  wire ddram_dm_0_OBUF_88;
  wire ddram_dm_1_OBUF_89;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_159;
  wire ddram_a_13_188;
  wire ddram_a_12_189;
  wire ddram_a_11_190;
  wire ddram_a_10_191;
  wire ddram_a_9_192;
  wire ddram_a_8_193;
  wire ddram_a_7_194;
  wire ddram_a_6_195;
  wire ddram_a_5_196;
  wire ddram_a_4_197;
  wire ddram_a_3_198;
  wire ddram_a_2_199;
  wire ddram_a_1_200;
  wire ddram_a_0_201;
  wire ddram_ba_2_202;
  wire ddram_ba_1_203;
  wire ddram_ba_0_204;
  wire ddram_cke_OBUF_205;
  wire ddram_ras_n_OBUF_206;
  wire ddram_cas_n_OBUF_207;
  wire ddram_we_n_OBUF_208;
  wire ddram_reset_n_OBUF_209;
  wire ddram_odt_OBUF_210;
  wire half_rate_phy_postamble_211;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire half_rate_phy_record1_ras_n;
  wire half_rate_phy_record1_we_n;
  wire output_clk;
  wire clk_sdram_half_shifted_INV_466_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_233;
  wire phase_sys2x_234;
  wire wr_data_en_d_235;
  wire half_rate_phy_phase_sys_301;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_368;
  wire \lm32_cpu/instruction_unit/i_cyc_o_467 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_468 ;
  wire \lm32_cpu/load_store_unit/d_we_o_469 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire rom_bus_ack_851;
  wire sram_bus_ack_852;
  wire \interface_adr[13] ;
  wire \interface_adr[12] ;
  wire \interface_adr[11] ;
  wire \interface_adr[10] ;
  wire \interface_adr[9] ;
  wire \interface_adr[5] ;
  wire \interface_adr[4] ;
  wire \interface_adr[3] ;
  wire \interface_adr[2] ;
  wire uart_phy_sink_ready_878;
  wire uart_phy_uart_clk_txen_911;
  wire uart_phy_source_valid_912;
  wire uart_phy_uart_clk_rxen_945;
  wire uart_tx_old_trigger_946;
  wire uart_rx_old_trigger_947;
  wire timer0_zero_old_trigger_980;
  wire phase_sys_981;
  wire dfi_dfi_p0_rddata_valid_1014;
  wire dfi_dfi_p2_rddata_valid_1079;
  wire sdram_cmd_payload_cas_1113;
  wire sdram_cmd_payload_we_1114;
  wire sdram_generator_done_1115;
  wire sdram_dfi_p0_rddata_en_1133;
  wire sdram_dfi_p1_rddata_en_1151;
  wire sdram_dfi_p1_wrdata_en_1152;
  wire sdram_bandwidth_cmd_valid_1153;
  wire sdram_bandwidth_cmd_ready_1154;
  wire sdram_bandwidth_cmd_is_read_1155;
  wire sdram_bandwidth_cmd_is_write_1156;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1158;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1160;
  wire \interface_adr[1] ;
  wire \interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1175;
  wire sdram_dfi_p0_cas_n_1216;
  wire sdram_dfi_p0_ras_n_1217;
  wire sdram_dfi_p0_we_n_1218;
  wire sdram_dfi_p1_cas_n_1219;
  wire sdram_dfi_p1_ras_n_1220;
  wire sdram_dfi_p1_we_n_1221;
  wire sdram_tfawcon_ready;
  wire sdram_cmd_payload_ras_1223;
  wire interface_we_1233;
  wire refresher_state_FSM_FFd2_1234;
  wire refresher_state_FSM_FFd1_1235;
  wire bankmachine0_state_FSM_FFd1_1236;
  wire sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1238;
  wire sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1240;
  wire sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1242;
  wire sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1244;
  wire sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1246;
  wire sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1248;
  wire sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1250;
  wire sdram_bankmachine7_row_close;
  wire sdram_choose_cmd_grant_FSM_FFd8_1252;
  wire sdram_choose_cmd_grant_FSM_FFd1_1253;
  wire sdram_choose_cmd_grant_FSM_FFd2_1254;
  wire sdram_choose_cmd_grant_FSM_FFd3_1255;
  wire sdram_choose_cmd_grant_FSM_FFd4_1256;
  wire sdram_choose_cmd_grant_FSM_FFd5_1257;
  wire sdram_choose_cmd_grant_FSM_FFd6_1258;
  wire sdram_choose_cmd_grant_FSM_FFd7_1259;
  wire sdram_choose_req_grant_FSM_FFd8_1263;
  wire sdram_choose_req_grant_FSM_FFd1_1264;
  wire sdram_choose_req_grant_FSM_FFd2_1265;
  wire sdram_choose_req_grant_FSM_FFd3_1266;
  wire sdram_choose_req_grant_FSM_FFd4_1267;
  wire sdram_choose_req_grant_FSM_FFd5_1268;
  wire sdram_choose_req_grant_FSM_FFd6_1269;
  wire sdram_choose_req_grant_FSM_FFd7_1270;
  wire multiplexer_state_FSM_FFd1_1274;
  wire multiplexer_state_FSM_FFd2_1275;
  wire multiplexer_state_FSM_FFd3_1276;
  wire cache_state_FSM_FFd1_1277;
  wire litedramwishbone2native_state_FSM_FFd1_1278;
  wire bus_wishbone_ack_1327;
  wire sdram_bankmachine0_cmd_buffer_valid_n_1589;
  wire sdram_bankmachine0_cmd_buffer_source_payload_we_1590;
  wire sdram_bankmachine1_cmd_buffer_valid_n_1635;
  wire sdram_bankmachine1_cmd_buffer_source_payload_we_1636;
  wire sdram_bankmachine2_cmd_buffer_valid_n_1681;
  wire sdram_bankmachine2_cmd_buffer_source_payload_we_1682;
  wire sdram_bankmachine3_cmd_buffer_valid_n_1727;
  wire sdram_bankmachine3_cmd_buffer_source_payload_we_1728;
  wire sdram_bankmachine4_cmd_buffer_valid_n_1773;
  wire sdram_bankmachine4_cmd_buffer_source_payload_we_1774;
  wire sdram_bankmachine5_cmd_buffer_valid_n_1819;
  wire sdram_bankmachine5_cmd_buffer_source_payload_we_1820;
  wire sdram_bankmachine6_cmd_buffer_valid_n_1865;
  wire sdram_bankmachine6_cmd_buffer_source_payload_we_1866;
  wire sdram_bankmachine7_cmd_buffer_valid_n_1911;
  wire sdram_bankmachine7_cmd_buffer_source_payload_we_1912;
  wire ctrl_storage_full_31_2086;
  wire ctrl_storage_full_30_2087;
  wire ctrl_storage_full_29_2088;
  wire ctrl_storage_full_27_2089;
  wire ctrl_storage_full_26_2090;
  wire ctrl_storage_full_24_2091;
  wire ctrl_storage_full_23_2092;
  wire ctrl_storage_full_22_2093;
  wire ctrl_storage_full_19_2094;
  wire ctrl_storage_full_17_2095;
  wire ctrl_storage_full_16_2096;
  wire ctrl_storage_full_15_2097;
  wire ctrl_storage_full_13_2098;
  wire ctrl_storage_full_11_2099;
  wire ctrl_storage_full_8_2100;
  wire ctrl_storage_full_7_2101;
  wire ctrl_storage_full_2_2102;
  wire ctrl_storage_full_1_2103;
  wire ctrl_storage_full_0_2104;
  wire sdram_phaseinjector0_address_storage_full_13_2115;
  wire sdram_phaseinjector0_address_storage_full_12_2116;
  wire sdram_phaseinjector0_address_storage_full_11_2117;
  wire sdram_phaseinjector0_address_storage_full_10_2118;
  wire sdram_phaseinjector0_address_storage_full_9_2119;
  wire sdram_phaseinjector0_address_storage_full_8_2120;
  wire sdram_phaseinjector1_address_storage_full_13_2130;
  wire sdram_phaseinjector1_address_storage_full_12_2131;
  wire sdram_phaseinjector1_address_storage_full_11_2132;
  wire sdram_phaseinjector1_address_storage_full_10_2133;
  wire sdram_phaseinjector1_address_storage_full_9_2134;
  wire sdram_phaseinjector1_address_storage_full_8_2135;
  wire sdram_phaseinjector2_address_storage_full_13_2145;
  wire sdram_phaseinjector2_address_storage_full_12_2146;
  wire sdram_phaseinjector2_address_storage_full_11_2147;
  wire sdram_phaseinjector2_address_storage_full_10_2148;
  wire sdram_phaseinjector2_address_storage_full_9_2149;
  wire sdram_phaseinjector2_address_storage_full_8_2150;
  wire sdram_phaseinjector3_address_storage_full_13_2160;
  wire sdram_phaseinjector3_address_storage_full_12_2161;
  wire sdram_phaseinjector3_address_storage_full_11_2162;
  wire sdram_phaseinjector3_address_storage_full_10_2163;
  wire sdram_phaseinjector3_address_storage_full_9_2164;
  wire sdram_phaseinjector3_address_storage_full_8_2165;
  wire timer0_en_storage_full_2169;
  wire timer0_eventmanager_storage_full_2170;
  wire uart_phy_storage_full_22_2173;
  wire uart_phy_storage_full_21_2174;
  wire uart_phy_storage_full_19_2175;
  wire uart_phy_storage_full_16_2176;
  wire uart_phy_storage_full_8_2177;
  wire ctrl_storage_full_28_2182;
  wire ctrl_storage_full_25_2183;
  wire ctrl_storage_full_21_2184;
  wire ctrl_storage_full_20_2185;
  wire ctrl_storage_full_18_2186;
  wire ctrl_storage_full_14_2187;
  wire ctrl_storage_full_12_2188;
  wire ctrl_storage_full_10_2189;
  wire ctrl_storage_full_9_2190;
  wire ctrl_storage_full_6_2191;
  wire ctrl_storage_full_5_2192;
  wire ctrl_storage_full_4_2193;
  wire ctrl_storage_full_3_2194;
  wire uart_phy_storage_full_23_2195;
  wire uart_phy_storage_full_20_2196;
  wire uart_phy_storage_full_18_2197;
  wire uart_phy_storage_full_17_2198;
  wire uart_phy_storage_full_15_2199;
  wire uart_phy_storage_full_14_2200;
  wire uart_phy_storage_full_13_2201;
  wire uart_phy_storage_full_12_2202;
  wire uart_phy_storage_full_11_2203;
  wire uart_phy_storage_full_10_2204;
  wire uart_phy_storage_full_9_2205;
  wire uart_phy_tx_busy_2210;
  wire serial_tx_OBUF_2211;
  wire uart_tx_pending_2212;
  wire uart_rx_pending_2213;
  wire uart_tx_fifo_readable_2214;
  wire uart_rx_fifo_readable_2215;
  wire timer0_zero_pending_2216;
  wire sdram_bankmachine0_row_opened_2217;
  wire sdram_bankmachine0_twtpcon_ready_2218;
  wire sdram_bankmachine0_trccon_ready_2220;
  wire sdram_bankmachine0_trascon_ready_2221;
  wire sdram_bankmachine1_row_opened_2222;
  wire sdram_bankmachine1_twtpcon_ready_2223;
  wire sdram_bankmachine1_trccon_ready_2225;
  wire sdram_bankmachine1_trascon_ready_2226;
  wire sdram_bankmachine2_row_opened_2227;
  wire sdram_bankmachine2_twtpcon_ready_2228;
  wire sdram_bankmachine2_trccon_ready_2230;
  wire sdram_bankmachine2_trascon_ready_2231;
  wire sdram_bankmachine3_row_opened_2232;
  wire sdram_bankmachine3_twtpcon_ready_2233;
  wire sdram_bankmachine3_trccon_ready_2235;
  wire sdram_bankmachine3_trascon_ready_2236;
  wire sdram_bankmachine4_row_opened_2237;
  wire sdram_bankmachine4_twtpcon_ready_2238;
  wire sdram_bankmachine4_trccon_ready_2240;
  wire sdram_bankmachine4_trascon_ready_2241;
  wire sdram_bankmachine5_row_opened_2242;
  wire sdram_bankmachine5_twtpcon_ready_2243;
  wire sdram_bankmachine5_trccon_ready_2245;
  wire sdram_bankmachine5_trascon_ready_2246;
  wire sdram_bankmachine6_row_opened_2247;
  wire sdram_bankmachine6_twtpcon_ready_2248;
  wire sdram_bankmachine6_trccon_ready_2250;
  wire sdram_bankmachine6_trascon_ready_2251;
  wire sdram_bankmachine7_row_opened_2252;
  wire sdram_bankmachine7_twtpcon_ready_2253;
  wire sdram_bankmachine7_trccon_ready_2255;
  wire sdram_bankmachine7_trascon_ready_2256;
  wire sdram_trrdcon_count_2264;
  wire sdram_trrdcon_ready_2265;
  wire sdram_twtrcon_ready_2266;
  wire basesoc_grant_2267;
  wire sdram_bandwidth_counter_22_2288;
  wire sdram_bandwidth_counter_21_2289;
  wire sdram_bandwidth_counter_20_2290;
  wire sdram_bandwidth_counter_19_2291;
  wire sdram_bandwidth_counter_18_2292;
  wire sdram_bandwidth_counter_17_2293;
  wire sdram_bandwidth_counter_16_2294;
  wire sdram_bandwidth_counter_15_2295;
  wire sdram_bandwidth_counter_14_2296;
  wire sdram_bandwidth_counter_13_2297;
  wire sdram_bandwidth_counter_12_2298;
  wire sdram_bandwidth_counter_11_2299;
  wire sdram_bandwidth_counter_10_2300;
  wire sdram_bandwidth_counter_9_2301;
  wire sdram_bandwidth_counter_8_2302;
  wire sdram_bandwidth_counter_7_2303;
  wire sdram_bandwidth_counter_6_2304;
  wire sdram_bandwidth_counter_5_2305;
  wire sdram_bandwidth_counter_4_2306;
  wire sdram_bandwidth_counter_3_2307;
  wire sdram_bandwidth_counter_2_2308;
  wire sdram_bandwidth_counter_1_2309;
  wire sdram_bandwidth_counter_0_2310;
  wire sdram_bandwidth_period_2311;
  wire sdram_bandwidth_counter_23_2312;
  wire sdram_phaseinjector0_wrdata_storage_full_31_2321;
  wire sdram_phaseinjector0_wrdata_storage_full_30_2322;
  wire sdram_phaseinjector0_wrdata_storage_full_29_2323;
  wire sdram_phaseinjector0_wrdata_storage_full_28_2324;
  wire sdram_phaseinjector0_wrdata_storage_full_27_2325;
  wire sdram_phaseinjector0_wrdata_storage_full_26_2326;
  wire sdram_phaseinjector0_wrdata_storage_full_25_2327;
  wire sdram_phaseinjector0_wrdata_storage_full_24_2328;
  wire sdram_phaseinjector0_wrdata_storage_full_23_2329;
  wire sdram_phaseinjector0_wrdata_storage_full_22_2330;
  wire sdram_phaseinjector0_wrdata_storage_full_21_2331;
  wire sdram_phaseinjector0_wrdata_storage_full_20_2332;
  wire sdram_phaseinjector0_wrdata_storage_full_19_2333;
  wire sdram_phaseinjector0_wrdata_storage_full_18_2334;
  wire sdram_phaseinjector0_wrdata_storage_full_17_2335;
  wire sdram_phaseinjector0_wrdata_storage_full_16_2336;
  wire sdram_phaseinjector0_wrdata_storage_full_15_2337;
  wire sdram_phaseinjector0_wrdata_storage_full_14_2338;
  wire sdram_phaseinjector0_wrdata_storage_full_13_2339;
  wire sdram_phaseinjector0_wrdata_storage_full_12_2340;
  wire sdram_phaseinjector0_wrdata_storage_full_11_2341;
  wire sdram_phaseinjector0_wrdata_storage_full_10_2342;
  wire sdram_phaseinjector0_wrdata_storage_full_9_2343;
  wire sdram_phaseinjector0_wrdata_storage_full_8_2344;
  wire sdram_phaseinjector1_wrdata_storage_full_31_2361;
  wire sdram_phaseinjector1_wrdata_storage_full_30_2362;
  wire sdram_phaseinjector1_wrdata_storage_full_29_2363;
  wire sdram_phaseinjector1_wrdata_storage_full_28_2364;
  wire sdram_phaseinjector1_wrdata_storage_full_27_2365;
  wire sdram_phaseinjector1_wrdata_storage_full_26_2366;
  wire sdram_phaseinjector1_wrdata_storage_full_25_2367;
  wire sdram_phaseinjector1_wrdata_storage_full_24_2368;
  wire sdram_phaseinjector1_wrdata_storage_full_23_2369;
  wire sdram_phaseinjector1_wrdata_storage_full_22_2370;
  wire sdram_phaseinjector1_wrdata_storage_full_21_2371;
  wire sdram_phaseinjector1_wrdata_storage_full_20_2372;
  wire sdram_phaseinjector1_wrdata_storage_full_19_2373;
  wire sdram_phaseinjector1_wrdata_storage_full_18_2374;
  wire sdram_phaseinjector1_wrdata_storage_full_17_2375;
  wire sdram_phaseinjector1_wrdata_storage_full_16_2376;
  wire sdram_phaseinjector1_wrdata_storage_full_15_2377;
  wire sdram_phaseinjector1_wrdata_storage_full_14_2378;
  wire sdram_phaseinjector1_wrdata_storage_full_13_2379;
  wire sdram_phaseinjector1_wrdata_storage_full_12_2380;
  wire sdram_phaseinjector1_wrdata_storage_full_11_2381;
  wire sdram_phaseinjector1_wrdata_storage_full_10_2382;
  wire sdram_phaseinjector1_wrdata_storage_full_9_2383;
  wire sdram_phaseinjector1_wrdata_storage_full_8_2384;
  wire sdram_phaseinjector2_wrdata_storage_full_31_2401;
  wire sdram_phaseinjector2_wrdata_storage_full_30_2402;
  wire sdram_phaseinjector2_wrdata_storage_full_29_2403;
  wire sdram_phaseinjector2_wrdata_storage_full_28_2404;
  wire sdram_phaseinjector2_wrdata_storage_full_27_2405;
  wire sdram_phaseinjector2_wrdata_storage_full_26_2406;
  wire sdram_phaseinjector2_wrdata_storage_full_25_2407;
  wire sdram_phaseinjector2_wrdata_storage_full_24_2408;
  wire sdram_phaseinjector2_wrdata_storage_full_23_2409;
  wire sdram_phaseinjector2_wrdata_storage_full_22_2410;
  wire sdram_phaseinjector2_wrdata_storage_full_21_2411;
  wire sdram_phaseinjector2_wrdata_storage_full_20_2412;
  wire sdram_phaseinjector2_wrdata_storage_full_19_2413;
  wire sdram_phaseinjector2_wrdata_storage_full_18_2414;
  wire sdram_phaseinjector2_wrdata_storage_full_17_2415;
  wire sdram_phaseinjector2_wrdata_storage_full_16_2416;
  wire sdram_phaseinjector2_wrdata_storage_full_15_2417;
  wire sdram_phaseinjector2_wrdata_storage_full_14_2418;
  wire sdram_phaseinjector2_wrdata_storage_full_13_2419;
  wire sdram_phaseinjector2_wrdata_storage_full_12_2420;
  wire sdram_phaseinjector2_wrdata_storage_full_11_2421;
  wire sdram_phaseinjector2_wrdata_storage_full_10_2422;
  wire sdram_phaseinjector2_wrdata_storage_full_9_2423;
  wire sdram_phaseinjector2_wrdata_storage_full_8_2424;
  wire sdram_phaseinjector3_wrdata_storage_full_31_2441;
  wire sdram_phaseinjector3_wrdata_storage_full_30_2442;
  wire sdram_phaseinjector3_wrdata_storage_full_29_2443;
  wire sdram_phaseinjector3_wrdata_storage_full_28_2444;
  wire sdram_phaseinjector3_wrdata_storage_full_27_2445;
  wire sdram_phaseinjector3_wrdata_storage_full_26_2446;
  wire sdram_phaseinjector3_wrdata_storage_full_25_2447;
  wire sdram_phaseinjector3_wrdata_storage_full_24_2448;
  wire sdram_phaseinjector3_wrdata_storage_full_23_2449;
  wire sdram_phaseinjector3_wrdata_storage_full_22_2450;
  wire sdram_phaseinjector3_wrdata_storage_full_21_2451;
  wire sdram_phaseinjector3_wrdata_storage_full_20_2452;
  wire sdram_phaseinjector3_wrdata_storage_full_19_2453;
  wire sdram_phaseinjector3_wrdata_storage_full_18_2454;
  wire sdram_phaseinjector3_wrdata_storage_full_17_2455;
  wire sdram_phaseinjector3_wrdata_storage_full_16_2456;
  wire sdram_phaseinjector3_wrdata_storage_full_15_2457;
  wire sdram_phaseinjector3_wrdata_storage_full_14_2458;
  wire sdram_phaseinjector3_wrdata_storage_full_13_2459;
  wire sdram_phaseinjector3_wrdata_storage_full_12_2460;
  wire sdram_phaseinjector3_wrdata_storage_full_11_2461;
  wire sdram_phaseinjector3_wrdata_storage_full_10_2462;
  wire sdram_phaseinjector3_wrdata_storage_full_9_2463;
  wire sdram_phaseinjector3_wrdata_storage_full_8_2464;
  wire timer0_load_storage_full_31_2473;
  wire timer0_load_storage_full_30_2474;
  wire timer0_load_storage_full_29_2475;
  wire timer0_load_storage_full_28_2476;
  wire timer0_load_storage_full_27_2477;
  wire timer0_load_storage_full_26_2478;
  wire timer0_load_storage_full_25_2479;
  wire timer0_load_storage_full_24_2480;
  wire timer0_load_storage_full_23_2481;
  wire timer0_load_storage_full_22_2482;
  wire timer0_load_storage_full_21_2483;
  wire timer0_load_storage_full_20_2484;
  wire timer0_load_storage_full_19_2485;
  wire timer0_load_storage_full_18_2486;
  wire timer0_load_storage_full_17_2487;
  wire timer0_load_storage_full_16_2488;
  wire timer0_load_storage_full_15_2489;
  wire timer0_load_storage_full_14_2490;
  wire timer0_load_storage_full_13_2491;
  wire timer0_load_storage_full_12_2492;
  wire timer0_load_storage_full_11_2493;
  wire timer0_load_storage_full_10_2494;
  wire timer0_load_storage_full_9_2495;
  wire timer0_load_storage_full_8_2496;
  wire timer0_reload_storage_full_31_2505;
  wire timer0_reload_storage_full_30_2506;
  wire timer0_reload_storage_full_29_2507;
  wire timer0_reload_storage_full_28_2508;
  wire timer0_reload_storage_full_27_2509;
  wire timer0_reload_storage_full_26_2510;
  wire timer0_reload_storage_full_25_2511;
  wire timer0_reload_storage_full_24_2512;
  wire timer0_reload_storage_full_23_2513;
  wire timer0_reload_storage_full_22_2514;
  wire timer0_reload_storage_full_21_2515;
  wire timer0_reload_storage_full_20_2516;
  wire timer0_reload_storage_full_19_2517;
  wire timer0_reload_storage_full_18_2518;
  wire timer0_reload_storage_full_17_2519;
  wire timer0_reload_storage_full_16_2520;
  wire timer0_reload_storage_full_15_2521;
  wire timer0_reload_storage_full_14_2522;
  wire timer0_reload_storage_full_13_2523;
  wire timer0_reload_storage_full_12_2524;
  wire timer0_reload_storage_full_11_2525;
  wire timer0_reload_storage_full_10_2526;
  wire timer0_reload_storage_full_9_2527;
  wire timer0_reload_storage_full_8_2528;
  wire uart_phy_storage_full_31_2537;
  wire uart_phy_storage_full_30_2538;
  wire uart_phy_storage_full_29_2539;
  wire uart_phy_storage_full_28_2540;
  wire uart_phy_storage_full_27_2541;
  wire uart_phy_storage_full_26_2542;
  wire uart_phy_storage_full_25_2543;
  wire uart_phy_storage_full_24_2544;
  wire xilinxasyncresetsynchronizerimpl1;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<31> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<30> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<29> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<28> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<27> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<26> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<25> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<24> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<23> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<22> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<21> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<20> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<19> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<18> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<17> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<16> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<15> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<14> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<13> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<12> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<11> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<10> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<9> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<8> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<7> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<6> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<5> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<4> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<3> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<2> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<1> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<0> ;
  wire GND_1_o_BUS_0012_MUX_635_o;
  wire GND_1_o_GND_1_o_MUX_634_o;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire phase_sel_INV_11_o;
  wire _n9533;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire rhs_array_muxed49;
  wire sys_rst_lm32_reset_OR_712_o;
  wire uart_rx_fifo_wrport_we;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<31> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<30> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<29> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<28> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<27> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<26> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<25> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<24> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<23> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<22> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<21> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<20> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<19> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<18> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<17> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<16> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<15> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<14> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<13> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<12> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<11> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<10> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<9> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<8> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<7> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<6> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<5> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<4> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<3> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<2> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<1> ;
  wire \timer0_value[31]_GND_1_o_sub_1581_OUT<0> ;
  wire sdram_inti_p0_rddata_valid;
  wire sdram_inti_p2_rddata_valid;
  wire ack;
  wire basesoc_csrbankarray_csrbank2_sel_basesoc_csrbankarray_interface2_bank_bus_we_AND_650_o;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_734_o;
  wire sdram_cmd_valid;
  wire _n6957;
  wire sdram_bankmachine0_cmd_valid;
  wire sdram_bankmachine0_cmd_payload_ras;
  wire _n6961;
  wire sdram_bankmachine1_cmd_valid;
  wire sdram_bankmachine1_cmd_payload_ras;
  wire sdram_bankmachine2_cmd_valid;
  wire sdram_bankmachine2_cmd_payload_ras;
  wire _n7089;
  wire sdram_bankmachine3_cmd_payload_ras;
  wire sdram_bankmachine3_cmd_valid;
  wire _n7025;
  wire sdram_bankmachine4_cmd_valid;
  wire sdram_bankmachine4_cmd_payload_ras;
  wire _n7018;
  wire sdram_bankmachine5_cmd_valid;
  wire sdram_bankmachine5_cmd_payload_ras;
  wire sdram_bankmachine6_cmd_valid;
  wire sdram_bankmachine6_cmd_payload_ras;
  wire _n6626;
  wire sdram_bankmachine7_cmd_valid;
  wire sdram_bankmachine7_cmd_payload_ras;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire port_cmd_payload_we;
  wire tag_port_we;
  wire write_from_slave;
  wire litedramwishbone2native_state_FSM_FFd2_2976;
  wire litedramwishbone2native_state_FSM_FFd3_2977;
  wire sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1585_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2416_o ;
  wire sdram_bankmachine0_row_hit;
  wire sdram_bankmachine1_row_hit;
  wire sdram_bankmachine2_row_hit;
  wire sdram_bankmachine3_row_hit;
  wire sdram_bankmachine4_row_hit;
  wire sdram_bankmachine5_row_hit;
  wire sdram_bankmachine5_req_lock;
  wire sdram_bankmachine6_row_hit;
  wire sdram_bankmachine6_req_lock;
  wire sdram_bankmachine7_row_hit;
  wire sdram_bankmachine7_req_lock;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<31> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<30> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<29> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<28> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<27> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<26> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<25> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<24> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<23> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<22> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<21> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<20> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<19> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<18> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<17> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<16> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<15> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<14> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<13> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<12> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<11> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<10> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<9> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<8> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<7> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<6> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<5> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<4> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<3> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<2> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<1> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<0> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<31> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<30> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<29> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<28> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<27> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<26> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<25> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<24> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<23> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<22> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<21> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<20> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<19> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<18> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<17> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<16> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<15> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<14> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<13> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<12> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<11> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<10> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<9> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<8> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<7> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<6> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<5> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<4> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<3> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<2> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<1> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_624_o;
  wire uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o;
  wire uart_rx_trigger;
  wire sdram_bankmachine0_row_open;
  wire sdram_bankmachine1_row_open;
  wire sdram_bankmachine2_row_open;
  wire sdram_bankmachine3_row_open;
  wire sdram_bankmachine4_row_open;
  wire sdram_bankmachine5_row_open;
  wire sdram_bankmachine6_row_open;
  wire sdram_bankmachine7_row_open;
  wire lm32_dbus_ack;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1533_o;
  wire _n9595;
  wire _n9613;
  wire rom_bus_cyc_rom_bus_ack_AND_955_o;
  wire interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o;
  wire \sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o ;
  wire \sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o ;
  wire \sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o ;
  wire \sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o ;
  wire \sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o ;
  wire \sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o ;
  wire \sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o ;
  wire \sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o ;
  wire \tag_do_tag[22]_GND_1_o_equal_747_o ;
  wire basesoc_shared_ack;
  wire uart_tx_clear;
  wire timer0_zero_clear;
  wire uart_rx_clear;
  wire _n11175;
  wire _n11187;
  wire _n111931_FRB_3218;
  wire _n112321_FRB_3219;
  wire _n11163;
  wire _n11169;
  wire _n111541_FRB_3222;
  wire _n11151;
  wire _n11196;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re;
  wire sdram_phaseinjector2_command_issue_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re;
  wire sdram_phaseinjector3_command_issue_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re;
  wire sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank3_load3_re;
  wire basesoc_csrbankarray_csrbank3_load2_re;
  wire basesoc_csrbankarray_csrbank3_load1_re;
  wire basesoc_csrbankarray_csrbank3_load0_re;
  wire basesoc_csrbankarray_csrbank3_reload3_re;
  wire basesoc_csrbankarray_csrbank3_reload2_re;
  wire basesoc_csrbankarray_csrbank3_reload1_re;
  wire basesoc_csrbankarray_csrbank3_reload0_re;
  wire timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank4_ev_enable0_re;
  wire uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank5_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank5_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank5_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank5_tuning_word0_re;
  wire _n6397;
  wire _n6439;
  wire _n6582;
  wire _n6404;
  wire _n6548;
  wire _n6853;
  wire _n6432;
  wire _n6139;
  wire sdram_bankmachine0_cmd_ready;
  wire sdram_bankmachine1_cmd_ready;
  wire sdram_bankmachine2_cmd_ready;
  wire sdram_bankmachine3_cmd_ready;
  wire sdram_bankmachine4_cmd_ready;
  wire sdram_bankmachine5_cmd_ready;
  wire sdram_bankmachine6_cmd_ready;
  wire sdram_bankmachine7_cmd_ready;
  wire sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o;
  wire sdram_choose_cmd_cmd_payload_cas;
  wire sdram_choose_cmd_cmd_payload_ras;
  wire sdram_choose_cmd_cmd_payload_we;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o;
  wire _n6456;
  wire array_muxed17_INV_342_o;
  wire array_muxed18_INV_343_o;
  wire array_muxed19_INV_344_o;
  wire array_muxed10_INV_339_o_3369;
  wire array_muxed11_INV_340_o_3370;
  wire array_muxed12_INV_341_o_3371;
  wire \port_cmd_payload_addr[23] ;
  wire \port_cmd_payload_addr[22] ;
  wire \port_cmd_payload_addr[21] ;
  wire \port_cmd_payload_addr[20] ;
  wire \port_cmd_payload_addr[19] ;
  wire \port_cmd_payload_addr[18] ;
  wire \port_cmd_payload_addr[17] ;
  wire \port_cmd_payload_addr[16] ;
  wire \port_cmd_payload_addr[15] ;
  wire \port_cmd_payload_addr[14] ;
  wire \port_cmd_payload_addr[13] ;
  wire \port_cmd_payload_addr[12] ;
  wire \port_cmd_payload_addr[11] ;
  wire \port_cmd_payload_addr[10] ;
  wire \port_cmd_payload_addr[6] ;
  wire \port_cmd_payload_addr[5] ;
  wire \port_cmd_payload_addr[4] ;
  wire \port_cmd_payload_addr[3] ;
  wire \port_cmd_payload_addr[2] ;
  wire \port_cmd_payload_addr[1] ;
  wire \port_cmd_payload_addr[0] ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<7> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<6> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<5> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<4> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<3> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<2> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<1> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<0> ;
  wire uart_tx_trigger;
  wire dna_do;
  wire \sdram_generator_counter[5]_PWR_1_o_equal_1601_o ;
  wire \sdram_generator_counter[5]_GND_1_o_equal_1600_o ;
  wire sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_3550;
  wire sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o;
  wire sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire uart_irq;
  wire GND_1_o_GND_1_o_MUX_623_o;
  wire sdram_bankmachine0_trccon_valid;
  wire sdram_bankmachine1_trccon_valid;
  wire sdram_bankmachine2_trccon_valid;
  wire sdram_bankmachine3_trccon_valid;
  wire sdram_bankmachine4_trccon_valid;
  wire sdram_bankmachine5_trccon_valid;
  wire sdram_bankmachine6_trccon_valid;
  wire sdram_bankmachine7_trccon_valid;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank4_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<0> ;
  wire uart_tx_fifo_do_read;
  wire timer0_zero_trigger_INV_281_o;
  wire sdram_timer_done;
  wire sdram_bankmachine0_cmd_payload_is_write;
  wire sdram_bankmachine0_cmd_payload_is_read;
  wire sdram_bankmachine1_cmd_payload_is_write;
  wire sdram_bankmachine1_cmd_payload_is_read;
  wire sdram_bankmachine2_cmd_payload_is_write;
  wire sdram_bankmachine2_cmd_payload_is_read;
  wire sdram_bankmachine3_cmd_payload_is_write;
  wire sdram_bankmachine3_cmd_payload_is_read;
  wire sdram_bankmachine4_cmd_payload_is_write;
  wire sdram_bankmachine4_cmd_payload_is_read;
  wire sdram_bankmachine5_cmd_payload_is_write;
  wire sdram_bankmachine5_cmd_payload_is_read;
  wire sdram_bankmachine6_cmd_payload_is_write;
  wire sdram_bankmachine6_cmd_payload_is_read;
  wire sdram_bankmachine7_cmd_payload_is_write;
  wire sdram_bankmachine7_cmd_payload_is_read;
  wire sdram_read_available;
  wire sdram_write_available;
  wire sdram_choose_cmd_ce;
  wire sdram_choose_cmd_cmd_payload_ras_sdram_choose_cmd_cmd_payload_we_AND_268_o;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o;
  wire sdram_choose_req_ce;
  wire \uart_phy_tx_reg[0]_PWR_1_o_MUX_615_o ;
  wire n0057;
  wire n0077;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<5> ;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<4> ;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<3> ;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<2> ;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<1> ;
  wire \sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<0> ;
  wire \sdram_generator_counter[5]_GND_1_o_equal_1599_o ;
  wire n0396;
  wire sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire n0571;
  wire sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire n0658;
  wire sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire n0745;
  wire sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire n0832;
  wire sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire n1006;
  wire sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire sdram_max_time1;
  wire basesoc_done;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<0> ;
  wire timer0_zero_trigger;
  wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire uart_rx_fifo_do_read;
  wire port_cmd_ready;
  wire _n9708_inv;
  wire _n9740_inv_3818;
  wire _n10257_inv;
  wire _n10267_inv;
  wire _n10277_inv;
  wire _n10287_inv;
  wire _n10297_inv;
  wire _n10307_inv;
  wire _n10317_inv;
  wire _n10327_inv;
  wire _n10339_inv;
  wire _n9728_inv;
  wire _n9679_inv;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3833 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3838;
  wire Result;
  wire n1872_inv_3840;
  wire Mcount_sdram_timer_count;
  wire Mcount_sdram_timer_count1;
  wire Mcount_sdram_timer_count2;
  wire Mcount_sdram_timer_count3;
  wire Mcount_sdram_timer_count4;
  wire Mcount_sdram_timer_count5;
  wire Mcount_sdram_timer_count6;
  wire Mcount_sdram_timer_count7;
  wire Mcount_sdram_timer_count8;
  wire _n9682_inv;
  wire Mcount_uart_phy_tx_bitcount;
  wire Mcount_uart_phy_tx_bitcount1;
  wire Mcount_uart_phy_tx_bitcount2;
  wire Mcount_uart_phy_tx_bitcount3;
  wire _n9670_inv;
  wire Mcount_counter;
  wire Mcount_counter1;
  wire _n9664_inv;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire _n9687_inv;
  wire Mcount_uart_phy_rx_bitcount;
  wire Mcount_uart_phy_rx_bitcount1;
  wire Mcount_uart_phy_rx_bitcount2;
  wire Mcount_uart_phy_rx_bitcount3;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n9715_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>2 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire _n9722_inv;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>8 ;
  wire \Result<4>3 ;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire _n9756_inv;
  wire Mcount_sdram_bankmachine0_twtpcon_count;
  wire Mcount_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_sdram_bankmachine0_twtpcon_count2;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n9751_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire _n9758_inv;
  wire Mcount_sdram_bankmachine0_trascon_count;
  wire Mcount_sdram_bankmachine0_trascon_count1;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire _n9776_inv;
  wire Mcount_sdram_bankmachine1_trascon_count;
  wire Mcount_sdram_bankmachine1_trascon_count1;
  wire _n9769_inv;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<3>11 ;
  wire _n9774_inv;
  wire Mcount_sdram_bankmachine1_twtpcon_count;
  wire Mcount_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_sdram_bankmachine1_twtpcon_count2;
  wire _n9787_inv;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n9792_inv;
  wire Mcount_sdram_bankmachine2_twtpcon_count;
  wire Mcount_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_sdram_bankmachine2_twtpcon_count2;
  wire _n9794_inv;
  wire Mcount_sdram_bankmachine2_trascon_count;
  wire Mcount_sdram_bankmachine2_trascon_count1;
  wire _n9810_inv;
  wire Mcount_sdram_bankmachine3_twtpcon_count;
  wire Mcount_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_sdram_bankmachine3_twtpcon_count2;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n9805_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire _n9812_inv;
  wire Mcount_sdram_bankmachine3_trascon_count;
  wire Mcount_sdram_bankmachine3_trascon_count1;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire _n9830_inv;
  wire Mcount_sdram_bankmachine4_trascon_count;
  wire Mcount_sdram_bankmachine4_trascon_count1;
  wire _n9823_inv;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<3>14 ;
  wire _n9828_inv;
  wire Mcount_sdram_bankmachine4_twtpcon_count;
  wire Mcount_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_sdram_bankmachine4_twtpcon_count2;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire _n9841_inv;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<3>15 ;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire _n9846_inv;
  wire Mcount_sdram_bankmachine5_twtpcon_count;
  wire Mcount_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_sdram_bankmachine5_twtpcon_count2;
  wire _n9848_inv;
  wire Mcount_sdram_bankmachine5_trascon_count;
  wire Mcount_sdram_bankmachine5_trascon_count1;
  wire _n9864_inv;
  wire Mcount_sdram_bankmachine6_twtpcon_count;
  wire Mcount_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_sdram_bankmachine6_twtpcon_count2;
  wire _n9859_inv;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire \Result<3>16 ;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire _n9866_inv;
  wire Mcount_sdram_bankmachine6_trascon_count;
  wire Mcount_sdram_bankmachine6_trascon_count1;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n9884_inv;
  wire Mcount_sdram_bankmachine7_trascon_count;
  wire Mcount_sdram_bankmachine7_trascon_count1;
  wire _n9877_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n9882_inv;
  wire Mcount_sdram_bankmachine7_twtpcon_count;
  wire Mcount_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_sdram_bankmachine7_twtpcon_count2;
  wire _n9900_inv;
  wire \sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ;
  wire Mcount_sdram_bandwidth_nwrites;
  wire Mcount_sdram_bandwidth_nwrites1;
  wire Mcount_sdram_bandwidth_nwrites2;
  wire Mcount_sdram_bandwidth_nwrites3;
  wire Mcount_sdram_bandwidth_nwrites4;
  wire Mcount_sdram_bandwidth_nwrites5;
  wire Mcount_sdram_bandwidth_nwrites6;
  wire Mcount_sdram_bandwidth_nwrites7;
  wire Mcount_sdram_bandwidth_nwrites8;
  wire Mcount_sdram_bandwidth_nwrites9;
  wire Mcount_sdram_bandwidth_nwrites10;
  wire Mcount_sdram_bandwidth_nwrites11;
  wire Mcount_sdram_bandwidth_nwrites12;
  wire Mcount_sdram_bandwidth_nwrites13;
  wire Mcount_sdram_bandwidth_nwrites14;
  wire Mcount_sdram_bandwidth_nwrites15;
  wire Mcount_sdram_bandwidth_nwrites16;
  wire Mcount_sdram_bandwidth_nwrites17;
  wire Mcount_sdram_bandwidth_nwrites18;
  wire Mcount_sdram_bandwidth_nwrites19;
  wire Mcount_sdram_bandwidth_nwrites20;
  wire Mcount_sdram_bandwidth_nwrites21;
  wire Mcount_sdram_bandwidth_nwrites22;
  wire Mcount_sdram_bandwidth_nwrites23;
  wire _n9886_inv;
  wire Mcount_sdram_twtrcon_count;
  wire Mcount_sdram_twtrcon_count1;
  wire Mcount_sdram_twtrcon_count2;
  wire _n9894_inv;
  wire Mcount_sdram_bandwidth_nreads;
  wire Mcount_sdram_bandwidth_nreads1;
  wire Mcount_sdram_bandwidth_nreads2;
  wire Mcount_sdram_bandwidth_nreads3;
  wire Mcount_sdram_bandwidth_nreads4;
  wire Mcount_sdram_bandwidth_nreads5;
  wire Mcount_sdram_bandwidth_nreads6;
  wire Mcount_sdram_bandwidth_nreads7;
  wire Mcount_sdram_bandwidth_nreads8;
  wire Mcount_sdram_bandwidth_nreads9;
  wire Mcount_sdram_bandwidth_nreads10;
  wire Mcount_sdram_bandwidth_nreads11;
  wire Mcount_sdram_bandwidth_nreads12;
  wire Mcount_sdram_bandwidth_nreads13;
  wire Mcount_sdram_bandwidth_nreads14;
  wire Mcount_sdram_bandwidth_nreads15;
  wire Mcount_sdram_bandwidth_nreads16;
  wire Mcount_sdram_bandwidth_nreads17;
  wire Mcount_sdram_bandwidth_nreads18;
  wire Mcount_sdram_bandwidth_nreads19;
  wire Mcount_sdram_bandwidth_nreads20;
  wire Mcount_sdram_bandwidth_nreads21;
  wire Mcount_sdram_bandwidth_nreads22;
  wire Mcount_sdram_bandwidth_nreads23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire Result2;
  wire write_ctrl;
  wire write_ctrl1_4323;
  wire write_ctrl2_4324;
  wire write_ctrl3_4325;
  wire write_ctrl4_4326;
  wire write_ctrl5_4327;
  wire write_ctrl6_4328;
  wire write_ctrl7_4329;
  wire write_ctrl8_4330;
  wire write_ctrl9_4331;
  wire write_ctrl10_4332;
  wire write_ctrl11_4333;
  wire write_ctrl12_4334;
  wire write_ctrl13_4335;
  wire write_ctrl14_4336;
  wire write_ctrl15_4337;
  wire write_ctrl16_4338;
  wire write_ctrl17_4339;
  wire write_ctrl18_4340;
  wire write_ctrl19_4341;
  wire write_ctrl20_4342;
  wire write_ctrl21_4343;
  wire write_ctrl22_4344;
  wire write_ctrl23_4345;
  wire write_ctrl24_4346;
  wire write_ctrl25_4347;
  wire write_ctrl26_4348;
  wire write_ctrl27_4349;
  wire write_ctrl28_4350;
  wire write_ctrl29_4351;
  wire write_ctrl30_4352;
  wire write_ctrl31_4353;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_4610;
  wire inst_LPM_FF_1_4611;
  wire inst_LPM_FF_0_4612;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_4616;
  wire cache_state_FSM_FFd2_4617;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_4621;
  wire bankmachine1_state_FSM_FFd2_4622;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_4626;
  wire bankmachine0_state_FSM_FFd2_4627;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_4631;
  wire bankmachine4_state_FSM_FFd2_4632;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_4636;
  wire bankmachine2_state_FSM_FFd2_4637;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_4641;
  wire bankmachine3_state_FSM_FFd2_4642;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_4646;
  wire bankmachine7_state_FSM_FFd2_4647;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_4651;
  wire bankmachine5_state_FSM_FFd2_4652;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_4656;
  wire bankmachine6_state_FSM_FFd2_4657;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire \sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \sdram_choose_cmd_grant_FSM_FFd8-In11_4660 ;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In11_4662 ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ;
  wire \sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ;
  wire \sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire sdram_choose_cmd_grant_SF2;
  wire \sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \sdram_choose_req_grant_FSM_FFd8-In11_4682 ;
  wire \sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In11_4684 ;
  wire \sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In3_4686 ;
  wire \sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In2_4688 ;
  wire \sdram_choose_req_grant_FSM_FFd3-In1_4689 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In1_4690 ;
  wire \sdram_choose_req_grant_FSM_FFd5-In1_4691 ;
  wire \sdram_choose_req_grant_FSM_FFd7-In1_4692 ;
  wire sdram_choose_req_grant_SF90;
  wire \sdram_choose_req_grant_FSM_FFd8-In ;
  wire \sdram_choose_req_grant_FSM_FFd7-In ;
  wire \sdram_choose_req_grant_FSM_FFd6-In ;
  wire \sdram_choose_req_grant_FSM_FFd5-In ;
  wire \sdram_choose_req_grant_FSM_FFd4-In ;
  wire \sdram_choose_req_grant_FSM_FFd3-In ;
  wire \sdram_choose_req_grant_FSM_FFd2-In ;
  wire \sdram_choose_req_grant_FSM_FFd1-In ;
  wire half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1511_o1_4702;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_4703 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<1> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<1>_4705 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<2> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<2>_4707 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<3> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<3>_4709 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<4> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<4>_4711 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<5> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<5>_4713 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<6> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<6>_4715 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<7> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<7>_4717 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<8> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<8>_4719 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<9> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<9>_4721 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<10> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<10>_4723 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<11> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<11>_4725 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<12> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<12>_4727 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<13> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<13>_4729 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<14> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<14>_4731 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<15> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<15>_4733 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<16> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<16>_4735 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<17> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<17>_4737 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<18> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<18>_4739 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<19> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<19>_4741 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<20> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<20>_4743 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<21> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<21>_4745 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<22> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<22>_4747 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<23> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<23>_4749 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<24> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<24>_4751 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<25> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<25>_4753 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<26> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<26>_4755 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<27> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<27>_4757 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<28> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<28>_4759 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<29> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<29>_4761 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<30> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<30>_4763 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<31> ;
  wire sdram_cmd_valid_mmx_out;
  wire sdram_cmd_valid_mmx_out1;
  wire sdram_cmd_valid_mmx_out2;
  wire sdram_cmd_valid_mmx_out3;
  wire sdram_cmd_valid_mmx_out4;
  wire sdram_cmd_valid_mmx_out5;
  wire sdram_cmd_valid_mmx_out6;
  wire sdram_cmd_valid_mmx_out7;
  wire \Madd_sdram_generator_counter[5]_GND_1_o_add_1603_OUT_cy<3> ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<0>_4852 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<0>_4853 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<1>_4854 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<1>_4855 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<2>_4856 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<2>_4857 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<3>_4858 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<3>_4859 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<4>_4860 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_4861 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_4862 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_4863 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_4864 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_4865 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_4866 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_4867 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_4868 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_4869 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<0>_4870 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<0>_4871 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<1>_4872 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<1>_4873 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<2>_4874 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<2>_4875 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<3>_4876 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<3>_4877 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<4>_4878 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<0>_4879 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<0>_4880 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<1>_4881 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<1>_4882 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<2>_4883 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<2>_4884 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<3>_4885 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<3>_4886 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<4>_4887 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<0>_4888 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<0>_4889 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<1>_4890 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<1>_4891 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<2>_4892 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<2>_4893 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<3>_4894 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<3>_4895 ;
  wire \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<4>_4896 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<0>_4897 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<0>_4898 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<1>_4899 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<1>_4900 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<2>_4901 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<2>_4902 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<3>_4903 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<3>_4904 ;
  wire \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<4>_4905 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<0>_4906 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<0>_4907 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<1>_4908 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<1>_4909 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<2>_4910 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<2>_4911 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<3>_4912 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<3>_4913 ;
  wire \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<4>_4914 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<0>_4915 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<0>_4916 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<1>_4917 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<1>_4918 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<2>_4919 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<2>_4920 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<3>_4921 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<3>_4922 ;
  wire \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<4>_4923 ;
  wire mux101_8_5077;
  wire mux101_133_5078;
  wire mux101_132_5079;
  wire mux101_125_5080;
  wire mux101_71_5081;
  wire mux101_131_5082;
  wire mux101_124_5083;
  wire mux101_123_5084;
  wire mux101_113_5085;
  wire mux101_7_5086;
  wire mux101_13_5087;
  wire mux101_122_5088;
  wire mux101_121_5089;
  wire mux101_112_5090;
  wire mux101_6_5091;
  wire mux101_12_5092;
  wire mux101_111_5093;
  wire mux101_11_5094;
  wire mux101_10_5095;
  wire mux100_8_5096;
  wire mux100_133_5097;
  wire mux100_132_5098;
  wire mux100_125_5099;
  wire mux100_71_5100;
  wire mux100_131_5101;
  wire mux100_124_5102;
  wire mux100_123_5103;
  wire mux100_113_5104;
  wire mux100_7_5105;
  wire mux100_13_5106;
  wire mux100_122_5107;
  wire mux100_121_5108;
  wire mux100_112_5109;
  wire mux100_6_5110;
  wire mux100_12_5111;
  wire mux100_111_5112;
  wire mux100_11_5113;
  wire mux100_10_5114;
  wire mux102_8_5115;
  wire mux102_133_5116;
  wire mux102_132_5117;
  wire mux102_125_5118;
  wire mux102_71_5119;
  wire mux102_131_5120;
  wire mux102_124_5121;
  wire mux102_123_5122;
  wire mux102_113_5123;
  wire mux102_7_5124;
  wire mux102_13_5125;
  wire mux102_122_5126;
  wire mux102_121_5127;
  wire mux102_112_5128;
  wire mux102_6_5129;
  wire mux102_12_5130;
  wire mux102_111_5131;
  wire mux102_11_5132;
  wire mux102_10_5133;
  wire mux103_8_5134;
  wire mux103_133_5135;
  wire mux103_132_5136;
  wire mux103_125_5137;
  wire mux103_71_5138;
  wire mux103_131_5139;
  wire mux103_124_5140;
  wire mux103_123_5141;
  wire mux103_113_5142;
  wire mux103_7_5143;
  wire mux103_13_5144;
  wire mux103_122_5145;
  wire mux103_121_5146;
  wire mux103_112_5147;
  wire mux103_6_5148;
  wire mux103_12_5149;
  wire mux103_111_5150;
  wire mux103_11_5151;
  wire mux103_10_5152;
  wire mux104_8_5153;
  wire mux104_133_5154;
  wire mux104_132_5155;
  wire mux104_125_5156;
  wire mux104_71_5157;
  wire mux104_131_5158;
  wire mux104_124_5159;
  wire mux104_123_5160;
  wire mux104_113_5161;
  wire mux104_7_5162;
  wire mux104_13_5163;
  wire mux104_122_5164;
  wire mux104_121_5165;
  wire mux104_112_5166;
  wire mux104_6_5167;
  wire mux104_12_5168;
  wire mux104_111_5169;
  wire mux104_11_5170;
  wire mux104_10_5171;
  wire mux105_8_5172;
  wire mux105_133_5173;
  wire mux105_132_5174;
  wire mux105_125_5175;
  wire mux105_71_5176;
  wire mux105_131_5177;
  wire mux105_124_5178;
  wire mux105_123_5179;
  wire mux105_113_5180;
  wire mux105_13_5181;
  wire mux105_122_5182;
  wire mux105_121_5183;
  wire mux105_112_5184;
  wire mux105_12_5185;
  wire mux105_111_5186;
  wire mux105_11_5187;
  wire mux105_10_5188;
  wire mux106_133_5189;
  wire mux106_132_5190;
  wire mux106_125_5191;
  wire mux106_71_5192;
  wire mux106_131_5193;
  wire mux106_124_5194;
  wire mux106_123_5195;
  wire mux106_112_5196;
  wire mux106_13_5197;
  wire mux106_122_5198;
  wire mux106_121_5199;
  wire mux106_111_5200;
  wire mux106_6_5201;
  wire mux106_10_f7_5202;
  wire mux106_12_5203;
  wire mux106_11_5204;
  wire \interface_adr<2>1 ;
  wire mux107_14_5206;
  wire mux107_133_5207;
  wire mux107_132_5208;
  wire mux107_125_5209;
  wire mux107_71_5210;
  wire mux107_131_5211;
  wire mux107_124_5212;
  wire mux107_123_5213;
  wire mux107_112_5214;
  wire mux107_13_5215;
  wire mux107_122_5216;
  wire mux107_121_5217;
  wire mux107_111_5218;
  wire mux107_6_5219;
  wire mux107_10_f7_5220;
  wire mux107_12_5221;
  wire mux107_11_5222;
  wire \interface_adr<2>11_5223 ;
  wire inst_LPM_MUX2_4_5363;
  wire inst_LPM_MUX2_3_5364;
  wire inst_LPM_MUX_4_5365;
  wire inst_LPM_MUX_3_5366;
  wire inst_LPM_MUX1_4_5367;
  wire inst_LPM_MUX1_3_5368;
  wire inst_LPM_MUX3_4_5369;
  wire inst_LPM_MUX3_3_5370;
  wire inst_LPM_MUX4_4_5371;
  wire inst_LPM_MUX4_3_5372;
  wire inst_LPM_MUX7_4_5373;
  wire inst_LPM_MUX7_3_5374;
  wire inst_LPM_MUX5_4_5375;
  wire inst_LPM_MUX5_3_5376;
  wire inst_LPM_MUX6_4_5377;
  wire inst_LPM_MUX6_3_5378;
  wire inst_LPM_MUX8_4_5379;
  wire inst_LPM_MUX8_3_5380;
  wire inst_LPM_MUX9_4_5381;
  wire inst_LPM_MUX9_3_5382;
  wire inst_LPM_MUX10_4_5383;
  wire inst_LPM_MUX10_3_5384;
  wire inst_LPM_MUX11_4_5385;
  wire inst_LPM_MUX11_3_5386;
  wire inst_LPM_MUX12_4_5387;
  wire inst_LPM_MUX12_3_5388;
  wire inst_LPM_MUX13_4_5389;
  wire inst_LPM_MUX13_3_5390;
  wire inst_LPM_MUX16_4_5391;
  wire inst_LPM_MUX16_3_5392;
  wire inst_LPM_MUX14_4_5393;
  wire inst_LPM_MUX14_3_5394;
  wire inst_LPM_MUX15_4_5395;
  wire inst_LPM_MUX15_3_5396;
  wire inst_LPM_MUX17_4_5397;
  wire inst_LPM_MUX17_3_5398;
  wire inst_LPM_MUX18_4_5399;
  wire inst_LPM_MUX18_3_5400;
  wire inst_LPM_MUX19_4_5401;
  wire inst_LPM_MUX19_3_5402;
  wire inst_LPM_MUX20_4_5403;
  wire inst_LPM_MUX20_3_5404;
  wire inst_LPM_MUX21_4_5405;
  wire inst_LPM_MUX21_3_5406;
  wire inst_LPM_MUX22_4_5407;
  wire inst_LPM_MUX22_3_5408;
  wire inst_LPM_MUX25_4_5409;
  wire inst_LPM_MUX25_3_5410;
  wire inst_LPM_MUX23_4_5411;
  wire inst_LPM_MUX23_3_5412;
  wire inst_LPM_MUX24_4_5413;
  wire inst_LPM_MUX24_3_5414;
  wire inst_LPM_MUX26_4_5415;
  wire inst_LPM_MUX26_3_5416;
  wire inst_LPM_MUX27_4_5417;
  wire inst_LPM_MUX27_3_5418;
  wire inst_LPM_MUX28_4_5419;
  wire inst_LPM_MUX28_3_5420;
  wire inst_LPM_MUX29_4_5421;
  wire inst_LPM_MUX29_3_5422;
  wire inst_LPM_MUX30_4_5423;
  wire inst_LPM_MUX30_3_5424;
  wire inst_LPM_MUX31_4_5425;
  wire inst_LPM_MUX31_3_5426;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<0>_5427 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<0>_5428 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<1>_5429 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<1>_5430 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<2>_5431 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<2>_5432 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<3>_5433 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<3>_5434 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<4>_5435 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<4>_5436 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<5>_5437 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<5>_5438 ;
  wire \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<6>_5439 ;
  wire basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442;
  wire \basesoc_slave_sel<1><28>1_5443 ;
  wire _n112021;
  wire _n111601;
  wire sdram_bandwidth_update_re1;
  wire \sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1_5447 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In1_5448 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In1_5449 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>2 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>1 ;
  wire port_cmd_ready4_5452;
  wire port_cmd_ready11_5453;
  wire port_cmd_ready12_5454;
  wire Mmux_sdram_bankmachine0_cmd_payload_we11_5455;
  wire Mmux_sdram_bankmachine1_cmd_payload_we11_5456;
  wire Mmux_sdram_bankmachine2_cmd_payload_we11_5457;
  wire Mmux_sdram_bankmachine3_cmd_payload_we11_5458;
  wire Mmux_sdram_bankmachine4_cmd_payload_we11_5459;
  wire Mmux_sdram_bankmachine5_cmd_payload_we11_5460;
  wire Mmux_sdram_bankmachine6_cmd_payload_we11_5461;
  wire Mmux_sdram_bankmachine7_cmd_payload_we11_5462;
  wire port_cmd_ready5_5463;
  wire \basesoc_slave_sel<1><28>11 ;
  wire _n111661;
  wire basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re1;
  wire GND_1_o_GND_1_o_MUX_634_o1_5467;
  wire \_n11217<5>1 ;
  wire _n111571;
  wire litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11;
  wire port_cmd_ready21_5471;
  wire Mmux_GND_1_o_GND_1_o_MUX_623_o11;
  wire \n0917<3>1 ;
  wire litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11;
  wire port_cmd_ready6;
  wire \Mmux_data_port_dat_w<0>111_5476 ;
  wire sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT211 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT311 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT711 ;
  wire array_muxed17_INV_342_o2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811_5483 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_5484 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT512_5485 ;
  wire \Mmux_data_port_dat_w<0>113 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ;
  wire \sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ;
  wire \sdram_choose_req_grant_FSM_FFd5-In4_5490 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>13_5491 ;
  wire port_cmd_ready52_5492;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>21_5493 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire \sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire \interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o<3>1 ;
  wire \lm32_cpu/Mmux_x_result272_5499 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_5657 ;
  wire \lm32_cpu/m_result_sel_compare_m_mmx_out ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/branch_taken_m_5842 ;
  wire \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ;
  wire \lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/GND_3_o_valid_m_MUX_2087_o ;
  wire \lm32_cpu/raw_x_1_5880 ;
  wire \lm32_cpu/raw_x_0_5881 ;
  wire \lm32_cpu/raw_w_1 ;
  wire \lm32_cpu/raw_w_0 ;
  wire \lm32_cpu/exception_x_stall_x_AND_2191_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ;
  wire \lm32_cpu/modulus_q_d_5917 ;
  wire \lm32_cpu/adder_op_d_INV_465_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ;
  wire \lm32_cpu/branch_m_exception_m_OR_679_o ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[2] ;
  wire \lm32_cpu/adder_result_x[3] ;
  wire \lm32_cpu/adder_result_x[4] ;
  wire \lm32_cpu/adder_result_x[5] ;
  wire \lm32_cpu/adder_result_x[6] ;
  wire \lm32_cpu/adder_result_x[7] ;
  wire \lm32_cpu/adder_result_x[8] ;
  wire \lm32_cpu/adder_result_x[9] ;
  wire \lm32_cpu/adder_result_x[10] ;
  wire \lm32_cpu/adder_result_x[11] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/iflush_6134 ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_d ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/stall_m ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/write_enable_m_6283 ;
  wire \lm32_cpu/valid_f_6284 ;
  wire \lm32_cpu/dflush_m_6308 ;
  wire \lm32_cpu/condition_met_m_6309 ;
  wire \lm32_cpu/store_m_6315 ;
  wire \lm32_cpu/load_m_6316 ;
  wire \lm32_cpu/exception_m_6317 ;
  wire \lm32_cpu/branch_predict_taken_m_6318 ;
  wire \lm32_cpu/branch_predict_m_6319 ;
  wire \lm32_cpu/branch_m_6320 ;
  wire \lm32_cpu/m_bypass_enable_m_6321 ;
  wire \lm32_cpu/w_result_sel_mul_m ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_shift_m_6324 ;
  wire \lm32_cpu/m_result_sel_compare_m_6325 ;
  wire \lm32_cpu/csr_write_enable_x_6388 ;
  wire \lm32_cpu/eret_x_6389 ;
  wire \lm32_cpu/scall_x_6390 ;
  wire \lm32_cpu/branch_predict_taken_x_6394 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/direction_x_6397 ;
  wire \lm32_cpu/adder_op_x_n_6398 ;
  wire \lm32_cpu/store_x_6399 ;
  wire \lm32_cpu/load_x_6400 ;
  wire \lm32_cpu/write_enable_x_6409 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_6411 ;
  wire \lm32_cpu/w_result_sel_mul_x ;
  wire \lm32_cpu/m_result_sel_shift_x ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_6415 ;
  wire \lm32_cpu/x_result_sel_sext_x_6416 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_6417 ;
  wire \lm32_cpu/x_result_sel_csr_x_6418 ;
  wire \lm32_cpu/valid_m_6545 ;
  wire \lm32_cpu/valid_x_6546 ;
  wire \lm32_cpu/valid_d_6547 ;
  wire \lm32_cpu/exception_w_6548 ;
  wire \lm32_cpu/write_enable_w_6549 ;
  wire \lm32_cpu/w_result_sel_mul_w_6555 ;
  wire \lm32_cpu/w_result_sel_load_w_6556 ;
  wire \lm32_cpu/valid_w_6589 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_6623 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_6719 ;
  wire \lm32_cpu/load_store_unit/dcache/refilling_6720 ;
  wire \lm32_cpu/load_store_unit/dcache/restart_request_6721 ;
  wire \lm32_cpu/load_store_unit/dcache/refill_request_6722 ;
  wire \lm32_cpu/instruction_unit/icache/refilling_6723 ;
  wire \lm32_cpu/icache_refill_request ;
  wire \lm32_cpu/instruction_unit/icache/restart_request_6725 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_2042_o ;
  wire \lm32_cpu/interrupt_unit/ie_6832 ;
  wire \lm32_cpu/interrupt_unit/eie_6833 ;
  wire \lm32_cpu/instruction_unit/mux1017 ;
  wire \lm32_cpu/instruction_unit/mux10111 ;
  wire \lm32_cpu/instruction_unit/mux1015_6868 ;
  wire \lm32_cpu/instruction_unit/mux1019 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6870 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6871 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6872 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6873 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6874 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6875 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6876 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6877 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6878 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6879 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6880 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6881 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6882 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6883 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6884 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6885 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6886 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6887 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6888 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6889 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6890 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6891 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6892 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6893 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6894 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6895 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6896 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6897 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6898 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/_n0204_inv ;
  wire \lm32_cpu/instruction_unit/_n0201_inv ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/_n0211_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ;
  wire \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_read_enable_f ;
  wire \lm32_cpu/instruction_unit/icache_refill_ready_7087 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ;
  wire \lm32_cpu/instruction_unit/icache/_n0130_inv ;
  wire \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_7257 ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ;
  wire \lm32_cpu/instruction_unit/icache/_n0121 ;
  wire \lm32_cpu/instruction_unit/icache/way_match ;
  wire \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o ;
  wire \lm32_cpu/instruction_unit/icache/miss ;
  wire \lm32_cpu/instruction_unit/icache/enable ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ;
  wire \lm32_cpu/load_store_unit/load_data_w<25>31 ;
  wire \lm32_cpu/load_store_unit/load_data_w<1>1_7354 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>2_7355 ;
  wire \lm32_cpu/load_store_unit/_n0299_inv ;
  wire \lm32_cpu/load_store_unit/_n0343_inv ;
  wire \lm32_cpu/load_store_unit/_n0361_inv ;
  wire \lm32_cpu/load_store_unit/_n0310_inv ;
  wire \lm32_cpu/load_store_unit/_n0269 ;
  wire \lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1686_o ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ;
  wire \lm32_cpu/load_store_unit/dcache_select_x ;
  wire \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_1081_o ;
  wire \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_1066_o ;
  wire \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ;
  wire \lm32_cpu/load_store_unit/wb_select_m_7436 ;
  wire \lm32_cpu/load_store_unit/dcache_select_m_7437 ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_7474 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_7475 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_7476 ;
  wire \lm32_cpu/load_store_unit/dcache_refill_ready_7511 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/_n0149_inv ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_7696 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ;
  wire \lm32_cpu/load_store_unit/dcache/way_match ;
  wire \lm32_cpu/load_store_unit/dcache/way_tmem_we ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ;
  wire \lm32_cpu/shifter/Sh791 ;
  wire \lm32_cpu/shifter/Sh781 ;
  wire \lm32_cpu/shifter/Sh771 ;
  wire \lm32_cpu/shifter/Sh761 ;
  wire \lm32_cpu/shifter/Sh711 ;
  wire \lm32_cpu/shifter/Sh701 ;
  wire \lm32_cpu/shifter/Sh710 ;
  wire \lm32_cpu/shifter/Sh691 ;
  wire \lm32_cpu/shifter/Sh681 ;
  wire \lm32_cpu/shifter/Sh51 ;
  wire \lm32_cpu/shifter/Sh32 ;
  wire \lm32_cpu/shifter/Sh271_7792 ;
  wire \lm32_cpu/shifter/Sh251_7793 ;
  wire \lm32_cpu/shifter/Sh231 ;
  wire \lm32_cpu/shifter/Sh211 ;
  wire \lm32_cpu/shifter/Sh191 ;
  wire \lm32_cpu/shifter/Sh171 ;
  wire \lm32_cpu/shifter/Sh1510 ;
  wire \lm32_cpu/shifter/Sh1310 ;
  wire \lm32_cpu/shifter/Sh112 ;
  wire \lm32_cpu/shifter/Sh102 ;
  wire \lm32_cpu/shifter/Sh111 ;
  wire \lm32_cpu/shifter/Sh831 ;
  wire \lm32_cpu/shifter/Sh821 ;
  wire \lm32_cpu/shifter/Sh811 ;
  wire \lm32_cpu/shifter/Sh801 ;
  wire \lm32_cpu/shifter/Sh751 ;
  wire \lm32_cpu/shifter/Sh741 ;
  wire \lm32_cpu/shifter/Sh731 ;
  wire \lm32_cpu/shifter/Sh721 ;
  wire \lm32_cpu/shifter/Sh671 ;
  wire \lm32_cpu/shifter/Sh661 ;
  wire \lm32_cpu/shifter/Sh651 ;
  wire \lm32_cpu/shifter/Sh641 ;
  wire \lm32_cpu/shifter/Sh281_7815 ;
  wire \lm32_cpu/shifter/Sh261_7816 ;
  wire \lm32_cpu/shifter/Sh241_7817 ;
  wire \lm32_cpu/shifter/Sh221 ;
  wire \lm32_cpu/shifter/Sh201 ;
  wire \lm32_cpu/shifter/Sh181 ;
  wire \lm32_cpu/shifter/Sh161 ;
  wire \lm32_cpu/shifter/Sh1410 ;
  wire \lm32_cpu/shifter/Sh121 ;
  wire \lm32_cpu/shifter/Sh101 ;
  wire \lm32_cpu/shifter/Sh810 ;
  wire \lm32_cpu/shifter/Sh61 ;
  wire \lm32_cpu/shifter/Sh41 ;
  wire \lm32_cpu/shifter/Sh210 ;
  wire \lm32_cpu/shifter/Sh110 ;
  wire \lm32_cpu/shifter/Sh159 ;
  wire \lm32_cpu/shifter/Sh158 ;
  wire \lm32_cpu/shifter/Sh157 ;
  wire \lm32_cpu/shifter/Sh156 ;
  wire \lm32_cpu/shifter/Sh155 ;
  wire \lm32_cpu/shifter/Sh154 ;
  wire \lm32_cpu/shifter/Sh153 ;
  wire \lm32_cpu/shifter/Sh152 ;
  wire \lm32_cpu/shifter/Sh151 ;
  wire \lm32_cpu/shifter/Sh150 ;
  wire \lm32_cpu/shifter/Sh149 ;
  wire \lm32_cpu/shifter/Sh148 ;
  wire \lm32_cpu/shifter/Sh147 ;
  wire \lm32_cpu/shifter/Sh146 ;
  wire \lm32_cpu/shifter/Sh145 ;
  wire \lm32_cpu/shifter/Sh144 ;
  wire \lm32_cpu/shifter/Sh143_7846 ;
  wire \lm32_cpu/shifter/Sh142_7847 ;
  wire \lm32_cpu/shifter/Sh141_7848 ;
  wire \lm32_cpu/shifter/Sh140_7849 ;
  wire \lm32_cpu/shifter/Sh139_7850 ;
  wire \lm32_cpu/shifter/Sh138_7851 ;
  wire \lm32_cpu/shifter/Sh137_7852 ;
  wire \lm32_cpu/shifter/Sh136 ;
  wire \lm32_cpu/shifter/Sh135 ;
  wire \lm32_cpu/shifter/Sh134 ;
  wire \lm32_cpu/shifter/Sh133 ;
  wire \lm32_cpu/shifter/Sh132 ;
  wire \lm32_cpu/shifter/Sh131_7858 ;
  wire \lm32_cpu/shifter/Sh130_7859 ;
  wire \lm32_cpu/shifter/Sh129_7860 ;
  wire \lm32_cpu/shifter/Sh128 ;
  wire \lm32_cpu/shifter/Sh100 ;
  wire \lm32_cpu/shifter/Sh88 ;
  wire \lm32_cpu/shifter/Sh87 ;
  wire \lm32_cpu/shifter/Sh86 ;
  wire \lm32_cpu/shifter/Sh85 ;
  wire \lm32_cpu/shifter/Sh84 ;
  wire \lm32_cpu/shifter/Sh31 ;
  wire \lm32_cpu/shifter/Sh30_7869 ;
  wire \lm32_cpu/shifter/Sh29 ;
  wire \lm32_cpu/shifter/Sh28 ;
  wire \lm32_cpu/shifter/Sh27 ;
  wire \lm32_cpu/shifter/Sh26 ;
  wire \lm32_cpu/shifter/Sh25 ;
  wire \lm32_cpu/shifter/Sh24 ;
  wire \lm32_cpu/shifter/direction_m_7908 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_0 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_16_8024 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_15_8025 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_14_8026 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_13_8027 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_12_8028 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_11_8029 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_10_8030 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_9_8031 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_8_8032 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_7_8033 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_6_8034 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_5_8035 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_4_8036 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_3_8037 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_2_8038 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_1_8039 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_0_8040 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles5 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles4 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles3 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles2 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ;
  wire \lm32_cpu/mc_arithmetic/_n0155_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0123 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ;
  wire \lm32_cpu/decoder/load1_8365 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102_8367 ;
  wire \lm32_cpu/decoder/Mmux_write_idx21 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire xilinxasyncresetsynchronizerimpl11_8370;
  wire xilinxasyncresetsynchronizerimpl12_8371;
  wire N578;
  wire \timer0_zero_trigger_INV_281_o<31>1_8374 ;
  wire \timer0_zero_trigger_INV_281_o<31>2_8375 ;
  wire \timer0_zero_trigger_INV_281_o<31>3_8376 ;
  wire \timer0_zero_trigger_INV_281_o<31>4_8377 ;
  wire \timer0_zero_trigger_INV_281_o<31>5_8378 ;
  wire N580;
  wire sdram_read_available1_8380;
  wire sdram_read_available2_8381;
  wire sdram_write_available1_8382;
  wire sdram_write_available2_8383;
  wire \basesoc_done<19>1_8385 ;
  wire \basesoc_done<19>2_8386 ;
  wire N582;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we1_8389;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we2_8390;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we3_8391;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we4_8392;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we5_8393;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we6_8394;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we7_8395;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras1_8397;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras2_8398;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras3_8399;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas1_8401;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas2_8402;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas3_8403;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas4_8404;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas5_8405;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas6_8406;
  wire sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas7_8407;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8409 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8411 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8413 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8415 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8417 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8419 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8421 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8422 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8423 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8425 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8426 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8427 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8429 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8430 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8431 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8433 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8434 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8435 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8437 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8438 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8439 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8441 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8443 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8445 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8446 ;
  wire \sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8447 ;
  wire sdram_choose_cmd_grant_rhs_array_muxed0;
  wire sdram_choose_cmd_grant_rhs_array_muxed01_8449;
  wire sdram_choose_req_grant_rhs_array_muxed9;
  wire sdram_choose_req_grant_rhs_array_muxed91_8451;
  wire \sdram_choose_req_grant_rhs_array_muxed7<5>1_8453 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<6>1_8455 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<7>1_8457 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<8>1_8459 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<9>1_8461 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<10>1_8463 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<11>1_8465 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<11>2_8466 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<11>3_8467 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<12>1_8469 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<12>2_8470 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<12>3_8471 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<0>1_8473 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<0>2_8474 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<0>3_8475 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<1>1_8477 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<1>2_8478 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<1>3_8479 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<2>1_8481 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<2>2_8482 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<2>3_8483 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<3>1_8485 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<4>1_8487 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<13>1_8489 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<13>2_8490 ;
  wire \sdram_choose_req_grant_rhs_array_muxed7<13>3_8491 ;
  wire sdram_choose_req_grant_rhs_array_muxed6;
  wire sdram_choose_req_grant_rhs_array_muxed61_8493;
  wire sdram_choose_req_grant_rhs_array_muxed10;
  wire sdram_choose_req_grant_rhs_array_muxed101_8495;
  wire N584;
  wire N586;
  wire _n9664_inv1_8498;
  wire _n9664_inv2_8499;
  wire _n9664_inv3_8500;
  wire _n9664_inv4_8501;
  wire _n9664_inv5_8502;
  wire _n9664_inv6_8503;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT61_8505 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT62_8506 ;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o1_8507;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o2_8508;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o3_8509;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o4_8510;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o5_8511;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o7_8512;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o8_8513;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o1_8514;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o2_8515;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o3_8516;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o4_8517;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o5_8518;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o6_8519;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o7_8520;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o8_8521;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o2_8522;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o3_8523;
  wire sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o4_8524;
  wire sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o11_8525;
  wire sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o12_8526;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In2_8527 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In3_8528 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In2_8529 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In3_8530 ;
  wire Mmux_basesoc_shared_dat_r32_8531;
  wire Mmux_basesoc_shared_dat_r321_8532;
  wire Mmux_basesoc_shared_dat_r31_8533;
  wire Mmux_basesoc_shared_dat_r311_8534;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_8536;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_8538;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_8540;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_8542;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_8544;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_8546;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_8548;
  wire Mmux_basesoc_shared_dat_r23_8549;
  wire Mmux_basesoc_shared_dat_r231_8550;
  wire Mmux_basesoc_shared_dat_r22_8551;
  wire Mmux_basesoc_shared_dat_r221_8552;
  wire Mmux_basesoc_shared_dat_r21_8553;
  wire Mmux_basesoc_shared_dat_r211_8554;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_8556;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_8558;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_8560;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_8562;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_8564;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_8566;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_8568;
  wire Mmux_basesoc_shared_dat_r13_8569;
  wire Mmux_basesoc_shared_dat_r131_8570;
  wire Mmux_basesoc_shared_dat_r12_8571;
  wire Mmux_basesoc_shared_dat_r121_8572;
  wire Mmux_basesoc_shared_dat_r11_8573;
  wire Mmux_basesoc_shared_dat_r111_8574;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_8576;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_8578;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_8580;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_8582;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_8584;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_8586;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_8588;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r33_8590;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r210;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r110;
  wire N588;
  wire N590;
  wire N592;
  wire N594;
  wire N596;
  wire N598;
  wire N600;
  wire N602;
  wire N606;
  wire N608;
  wire N610;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13_8607 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23_8609 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT31_8611 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT32_8612 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT33_8613 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT41_8615 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT42_8616 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT43_8617 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT51_8619 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT52_8620 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT53_8621 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT61_8623 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT62_8624 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT63_8625 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT71_8627 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT72_8628 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT73_8629 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT81_8631 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT82_8632 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT83_8633 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \sdram_choose_cmd_grant_FSM_FFd3-In2_8635 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \sdram_choose_req_grant_FSM_FFd3-In2_8638 ;
  wire \sdram_choose_req_grant_FSM_FFd3-In3_8639 ;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In1_8640 ;
  wire \sdram_choose_cmd_grant_FSM_FFd6-In2_8641 ;
  wire \sdram_choose_req_grant_FSM_FFd6-In1_8642 ;
  wire \sdram_choose_req_grant_FSM_FFd6-In2_8643 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT15 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16_8646 ;
  wire N612;
  wire N614;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21_8650 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT22_8651 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT23_8652 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT24_8653 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT25_8654 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT32_8656 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT33_8657 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT34_8658 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT35_8659 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT41 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT42_8661 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT43_8662 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT44_8663 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT45_8664 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT52_8666 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT53_8667 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT54_8668 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT55_8669 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT62_8671 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT63_8672 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT64_8673 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT65_8674 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT72_8676 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT73_8677 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT74_8678 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT75_8679 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT81 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT82_8681 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT83_8682 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT84_8683 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT85_8684 ;
  wire \sdram_choose_req_grant_FSM_FFd7-In2 ;
  wire \sdram_choose_req_grant_FSM_FFd7-In5_8686 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire \sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire N616;
  wire N618;
  wire N620;
  wire N622;
  wire N624;
  wire N626;
  wire N628;
  wire N630;
  wire N632;
  wire \sdram_choose_cmd_grant_FSM_FFd4-In1_8762 ;
  wire \sdram_choose_cmd_grant_FSM_FFd4-In2_8763 ;
  wire \sdram_choose_cmd_grant_FSM_FFd4-In3_8764 ;
  wire \sdram_choose_cmd_grant_FSM_FFd8-In1_8765 ;
  wire \sdram_choose_cmd_grant_FSM_FFd8-In2_8766 ;
  wire N634;
  wire \sdram_choose_req_grant_FSM_FFd4-In1_8768 ;
  wire \sdram_choose_req_grant_FSM_FFd4-In2_8769 ;
  wire \sdram_choose_req_grant_FSM_FFd4-In3_8770 ;
  wire \sdram_choose_req_grant_FSM_FFd8-In1_8771 ;
  wire \sdram_choose_req_grant_FSM_FFd8-In2_8772 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>11_8773 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>12_8774 ;
  wire \cache_state_FSM_FFd3-In1 ;
  wire \cache_state_FSM_FFd3-In2_8776 ;
  wire \multiplexer_state_FSM_FFd2-In1_8777 ;
  wire \multiplexer_state_FSM_FFd2-In2_8778 ;
  wire \multiplexer_state_FSM_FFd2-In3_8779 ;
  wire \multiplexer_state_FSM_FFd2-In5_8780 ;
  wire \multiplexer_state_FSM_FFd1-In11_8781 ;
  wire \multiplexer_state_FSM_FFd1-In12_8782 ;
  wire \multiplexer_state_FSM_FFd1-In13_8783 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT21_8785 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT4 ;
  wire N636;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o1_8788;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o2_8789;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o3_8790;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o4_8791;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o5_8792;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o6_8793;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o7_8794;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o8_8795;
  wire roundrobin0_grant_roundrobin7_grant_OR_512_o9_8796;
  wire \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N638;
  wire N640;
  wire \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3111_8801 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT71_8803 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT72_8804 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT73_8805 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT51_8807 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT52_8808 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT53_8809 ;
  wire N644;
  wire N646;
  wire N648;
  wire N650;
  wire \bankmachine0_state_FSM_FFd3-In1_8814 ;
  wire N652;
  wire \bankmachine0_state_FSM_FFd1-In1_8816 ;
  wire N654;
  wire \bankmachine1_state_FSM_FFd3-In1_8818 ;
  wire N656;
  wire \bankmachine1_state_FSM_FFd1-In1_8820 ;
  wire N658;
  wire \bankmachine2_state_FSM_FFd3-In1_8822 ;
  wire N660;
  wire \bankmachine2_state_FSM_FFd1-In1_8824 ;
  wire N662;
  wire \bankmachine3_state_FSM_FFd3-In1_8826 ;
  wire N664;
  wire \bankmachine3_state_FSM_FFd1-In1_8828 ;
  wire N666;
  wire \bankmachine4_state_FSM_FFd3-In1_8830 ;
  wire N668;
  wire \bankmachine4_state_FSM_FFd1-In1_8832 ;
  wire N670;
  wire \bankmachine5_state_FSM_FFd3-In1_8834 ;
  wire N672;
  wire \bankmachine5_state_FSM_FFd1-In1_8836 ;
  wire N674;
  wire \bankmachine6_state_FSM_FFd3-In1_8838 ;
  wire N676;
  wire \bankmachine6_state_FSM_FFd1-In1_8840 ;
  wire N678;
  wire \bankmachine7_state_FSM_FFd3-In1_8842 ;
  wire N680;
  wire \bankmachine7_state_FSM_FFd1-In1_8844 ;
  wire N682;
  wire port_cmd_ready1_8846;
  wire port_cmd_ready2_8847;
  wire port_cmd_ready3_8848;
  wire N684;
  wire N686;
  wire N688;
  wire N690;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT11_8854 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT12_8855 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT13_8856 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT21_8858 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT22_8859 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT23_8860 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT24_8861 ;
  wire N694;
  wire N696;
  wire N698;
  wire N700;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2111_8866 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2112_8867 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT81_8869 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT82_8870 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT83_8871 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT85 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>22_8873 ;
  wire \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>23_8874 ;
  wire port_cmd_ready61_8875;
  wire port_cmd_ready62_8876;
  wire N702;
  wire N704;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_8880;
  wire Mmux_array_muxed2112_8881;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT31_8883 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT32_8884 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT33_8885 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT34_8886 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT41_8888 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT42_8889 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT43_8890 ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In3_8891 ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In4_8892 ;
  wire \sdram_choose_cmd_grant_FSM_FFd7-In5_8893 ;
  wire N706;
  wire \lm32_cpu/Mmux_x_result931 ;
  wire \lm32_cpu/Mmux_x_result932_8896 ;
  wire \lm32_cpu/Mmux_x_result933_8897 ;
  wire \lm32_cpu/Mmux_x_result96 ;
  wire \lm32_cpu/Mmux_x_result961_8899 ;
  wire \lm32_cpu/Mmux_x_result962_8900 ;
  wire \lm32_cpu/Mmux_x_result963_8901 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_8903 ;
  wire \lm32_cpu/Mmux_x_result92_8904 ;
  wire \lm32_cpu/Mmux_x_result94_8905 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_8907 ;
  wire \lm32_cpu/Mmux_x_result62_8908 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_8911 ;
  wire \lm32_cpu/Mmux_x_result182_8912 ;
  wire \lm32_cpu/Mmux_x_result183_8913 ;
  wire \lm32_cpu/Mmux_x_result184_8914 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_8916 ;
  wire \lm32_cpu/Mmux_x_result152_8917 ;
  wire \lm32_cpu/Mmux_x_result153_8918 ;
  wire \lm32_cpu/Mmux_x_result154_8919 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_8921 ;
  wire \lm32_cpu/Mmux_x_result122_8922 ;
  wire \lm32_cpu/Mmux_x_result123_8923 ;
  wire \lm32_cpu/Mmux_x_result124_8924 ;
  wire \lm32_cpu/Mmux_bypass_data_19 ;
  wire \lm32_cpu/Mmux_bypass_data_191_8926 ;
  wire \lm32_cpu/raw_x_071 ;
  wire \lm32_cpu/Mmux_bypass_data_18 ;
  wire \lm32_cpu/Mmux_bypass_data_181_8929 ;
  wire \lm32_cpu/raw_x_061 ;
  wire \lm32_cpu/Mmux_bypass_data_17 ;
  wire \lm32_cpu/Mmux_bypass_data_171_8932 ;
  wire \lm32_cpu/raw_x_051 ;
  wire \lm32_cpu/Mmux_bypass_data_16 ;
  wire \lm32_cpu/Mmux_bypass_data_161_8935 ;
  wire \lm32_cpu/raw_x_041 ;
  wire \lm32_cpu/Mmux_bypass_data_15 ;
  wire \lm32_cpu/Mmux_bypass_data_151_8938 ;
  wire \lm32_cpu/raw_x_031 ;
  wire \lm32_cpu/Mmux_bypass_data_14 ;
  wire \lm32_cpu/Mmux_bypass_data_141_8941 ;
  wire \lm32_cpu/raw_x_021 ;
  wire \lm32_cpu/Mmux_bypass_data_132_8943 ;
  wire \lm32_cpu/Mmux_bypass_data_1321_8944 ;
  wire \lm32_cpu/raw_x_0271 ;
  wire \lm32_cpu/Mmux_bypass_data_131_8946 ;
  wire \lm32_cpu/Mmux_bypass_data_1311_8947 ;
  wire \lm32_cpu/raw_x_0261 ;
  wire \lm32_cpu/Mmux_bypass_data_13 ;
  wire \lm32_cpu/Mmux_bypass_data_133_8950 ;
  wire \lm32_cpu/raw_x_0291 ;
  wire \lm32_cpu/Mmux_bypass_data_130 ;
  wire \lm32_cpu/Mmux_bypass_data_1301_8953 ;
  wire \lm32_cpu/raw_x_0251 ;
  wire \lm32_cpu/Mmux_bypass_data_129 ;
  wire \lm32_cpu/Mmux_bypass_data_1291_8956 ;
  wire \lm32_cpu/raw_x_0241 ;
  wire \lm32_cpu/Mmux_bypass_data_128 ;
  wire \lm32_cpu/Mmux_bypass_data_1281_8959 ;
  wire \lm32_cpu/raw_x_0231 ;
  wire \lm32_cpu/Mmux_bypass_data_127 ;
  wire \lm32_cpu/Mmux_bypass_data_1271_8962 ;
  wire \lm32_cpu/raw_x_0121 ;
  wire \lm32_cpu/Mmux_bypass_data_125 ;
  wire \lm32_cpu/Mmux_bypass_data_1251_8965 ;
  wire \lm32_cpu/raw_x_0221 ;
  wire \lm32_cpu/Mmux_bypass_data_124_8967 ;
  wire \lm32_cpu/Mmux_bypass_data_1241_8968 ;
  wire \lm32_cpu/raw_x_0212 ;
  wire \lm32_cpu/Mmux_bypass_data_126 ;
  wire \lm32_cpu/Mmux_bypass_data_1261_8971 ;
  wire \lm32_cpu/raw_x_0111 ;
  wire \lm32_cpu/Mmux_bypass_data_122_8973 ;
  wire \lm32_cpu/Mmux_bypass_data_1221_8974 ;
  wire \lm32_cpu/raw_x_0201 ;
  wire \lm32_cpu/Mmux_bypass_data_121_8976 ;
  wire \lm32_cpu/Mmux_bypass_data_1211_8977 ;
  wire \lm32_cpu/raw_x_0191 ;
  wire \lm32_cpu/Mmux_bypass_data_120 ;
  wire \lm32_cpu/Mmux_bypass_data_1201_8980 ;
  wire \lm32_cpu/raw_x_0181 ;
  wire \lm32_cpu/Mmux_bypass_data_12 ;
  wire \lm32_cpu/Mmux_bypass_data_123 ;
  wire \lm32_cpu/raw_x_0281 ;
  wire \lm32_cpu/Mmux_bypass_data_119 ;
  wire \lm32_cpu/Mmux_bypass_data_1191_8986 ;
  wire \lm32_cpu/raw_x_0171 ;
  wire \lm32_cpu/Mmux_bypass_data_118 ;
  wire \lm32_cpu/Mmux_bypass_data_1181_8989 ;
  wire \lm32_cpu/raw_x_0161 ;
  wire \lm32_cpu/Mmux_bypass_data_117 ;
  wire \lm32_cpu/Mmux_bypass_data_1171_8992 ;
  wire \lm32_cpu/raw_x_0151 ;
  wire \lm32_cpu/Mmux_bypass_data_116 ;
  wire \lm32_cpu/Mmux_bypass_data_1161_8995 ;
  wire \lm32_cpu/raw_x_0141 ;
  wire \lm32_cpu/Mmux_bypass_data_115 ;
  wire \lm32_cpu/Mmux_bypass_data_1151_8998 ;
  wire \lm32_cpu/raw_x_0131 ;
  wire \lm32_cpu/Mmux_bypass_data_114 ;
  wire \lm32_cpu/Mmux_bypass_data_1141_9001 ;
  wire \lm32_cpu/raw_x_01112_9002 ;
  wire \lm32_cpu/Mmux_bypass_data_113 ;
  wire \lm32_cpu/Mmux_bypass_data_1131_9004 ;
  wire \lm32_cpu/raw_x_0101 ;
  wire \lm32_cpu/Mmux_bypass_data_1231_9006 ;
  wire \lm32_cpu/Mmux_bypass_data_1232_9007 ;
  wire \lm32_cpu/raw_x_0110 ;
  wire \lm32_cpu/Mmux_bypass_data_111_9009 ;
  wire \lm32_cpu/Mmux_bypass_data_1111_9010 ;
  wire \lm32_cpu/raw_x_091 ;
  wire \lm32_cpu/Mmux_d_result_0141_9012 ;
  wire \lm32_cpu/Mmux_bypass_data_112_9013 ;
  wire \lm32_cpu/Mmux_bypass_data_1121 ;
  wire \lm32_cpu/Mmux_bypass_data_110 ;
  wire \lm32_cpu/Mmux_bypass_data_1101_9016 ;
  wire \lm32_cpu/raw_x_081 ;
  wire N710;
  wire N712;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_9021 ;
  wire \lm32_cpu/Mmux_x_result752_9022 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_9024 ;
  wire \lm32_cpu/Mmux_x_result722_9025 ;
  wire \lm32_cpu/Mmux_x_result723_9026 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_9028 ;
  wire \lm32_cpu/Mmux_x_result662_9029 ;
  wire \lm32_cpu/Mmux_x_result663_9030 ;
  wire \lm32_cpu/Mmux_x_result631_9031 ;
  wire \lm32_cpu/Mmux_x_result632_9032 ;
  wire \lm32_cpu/Mmux_x_result633_9033 ;
  wire \lm32_cpu/Mmux_x_result634_9034 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_9036 ;
  wire \lm32_cpu/Mmux_x_result572_9037 ;
  wire \lm32_cpu/Mmux_x_result573_9038 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_9040 ;
  wire \lm32_cpu/Mmux_x_result542_9041 ;
  wire \lm32_cpu/Mmux_x_result543_9042 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_9044 ;
  wire \lm32_cpu/Mmux_x_result512_9045 ;
  wire \lm32_cpu/Mmux_x_result513_9046 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_9048 ;
  wire \lm32_cpu/Mmux_x_result482_9049 ;
  wire \lm32_cpu/Mmux_x_result483_9050 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_9052 ;
  wire \lm32_cpu/Mmux_x_result452_9053 ;
  wire \lm32_cpu/Mmux_x_result453_9054 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_9056 ;
  wire \lm32_cpu/Mmux_x_result422_9057 ;
  wire \lm32_cpu/Mmux_x_result423_9058 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_9060 ;
  wire \lm32_cpu/Mmux_x_result392_9061 ;
  wire \lm32_cpu/Mmux_x_result393_9062 ;
  wire \lm32_cpu/Mmux_x_result33_9063 ;
  wire \lm32_cpu/Mmux_x_result331_9064 ;
  wire \lm32_cpu/Mmux_x_result332_9065 ;
  wire \lm32_cpu/Mmux_x_result333_9066 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_9068 ;
  wire \lm32_cpu/Mmux_x_result302_9069 ;
  wire \lm32_cpu/Mmux_x_result303_9070 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_9072 ;
  wire \lm32_cpu/Mmux_x_result242_9073 ;
  wire \lm32_cpu/Mmux_x_result243_9074 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_9076 ;
  wire \lm32_cpu/Mmux_x_result212_9077 ;
  wire \lm32_cpu/Mmux_x_result213_9078 ;
  wire \lm32_cpu/raw_w_11_9079 ;
  wire \lm32_cpu/raw_w_12_9080 ;
  wire \lm32_cpu/raw_w_01_9081 ;
  wire \lm32_cpu/raw_w_02_9082 ;
  wire \lm32_cpu/raw_m_11_9083 ;
  wire \lm32_cpu/raw_m_12_9084 ;
  wire \lm32_cpu/raw_m_01_9085 ;
  wire \lm32_cpu/raw_m_02_9086 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_9088 ;
  wire \lm32_cpu/Mmux_x_result602_9089 ;
  wire \lm32_cpu/Mmux_x_result603_9090 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_9092 ;
  wire \lm32_cpu/Mmux_x_result273_9093 ;
  wire \lm32_cpu/Mmux_x_result274_9094 ;
  wire \lm32_cpu/stall_m1_9095 ;
  wire \lm32_cpu/stall_m2_9096 ;
  wire \lm32_cpu/stall_m3_9097 ;
  wire N714;
  wire N716;
  wire \lm32_cpu/Mmux_x_result812 ;
  wire \lm32_cpu/Mmux_x_result813_9101 ;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_9103 ;
  wire \lm32_cpu/Mmux_x_result902_9104 ;
  wire \lm32_cpu/Mmux_x_result903_9105 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_9107 ;
  wire \lm32_cpu/Mmux_x_result872_9108 ;
  wire \lm32_cpu/Mmux_x_result873_9109 ;
  wire \lm32_cpu/Mmux_x_result84 ;
  wire \lm32_cpu/Mmux_x_result841_9111 ;
  wire \lm32_cpu/Mmux_x_result842_9112 ;
  wire \lm32_cpu/Mmux_x_result843_9113 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_9115 ;
  wire \lm32_cpu/Mmux_x_result782_9116 ;
  wire \lm32_cpu/Mmux_x_result783_9117 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_9119 ;
  wire \lm32_cpu/Mmux_x_result692_9120 ;
  wire \lm32_cpu/Mmux_x_result693_9121 ;
  wire \lm32_cpu/Mmux_x_result36_9122 ;
  wire \lm32_cpu/Mmux_x_result361_9123 ;
  wire \lm32_cpu/Mmux_x_result362_9124 ;
  wire \lm32_cpu/Mmux_x_result364 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_9127 ;
  wire \lm32_cpu/Mmux_x_result32_9128 ;
  wire \lm32_cpu/Mmux_x_result34_9129 ;
  wire \lm32_cpu/Mmux_x_result35_9130 ;
  wire \lm32_cpu/stall_a1_9131 ;
  wire \lm32_cpu/stall_a2_9132 ;
  wire \lm32_cpu/stall_a3_9133 ;
  wire \lm32_cpu/stall_a4_9134 ;
  wire N718;
  wire \lm32_cpu/Mmux_w_result1 ;
  wire \lm32_cpu/Mmux_w_result11 ;
  wire \lm32_cpu/Mmux_w_result12 ;
  wire N720;
  wire N722;
  wire N724;
  wire N726;
  wire N728;
  wire N730;
  wire \lm32_cpu/Mmux_w_result8 ;
  wire \lm32_cpu/Mmux_w_result81_9146 ;
  wire \lm32_cpu/Mmux_w_result9 ;
  wire \lm32_cpu/Mmux_w_result91_9148 ;
  wire \lm32_cpu/Mmux_w_result10 ;
  wire \lm32_cpu/Mmux_w_result101_9150 ;
  wire \lm32_cpu/Mmux_w_result102_9151 ;
  wire \lm32_cpu/Mmux_w_result111_9152 ;
  wire \lm32_cpu/Mmux_w_result112_9153 ;
  wire \lm32_cpu/Mmux_w_result121_9154 ;
  wire \lm32_cpu/Mmux_w_result122_9155 ;
  wire \lm32_cpu/Mmux_w_result123_9156 ;
  wire \lm32_cpu/Mmux_w_result13 ;
  wire \lm32_cpu/Mmux_w_result131_9158 ;
  wire \lm32_cpu/Mmux_w_result14 ;
  wire \lm32_cpu/Mmux_w_result141_9160 ;
  wire \lm32_cpu/Mmux_w_result15 ;
  wire \lm32_cpu/Mmux_w_result151_9162 ;
  wire N732;
  wire N734;
  wire N736;
  wire N738;
  wire N740;
  wire N742;
  wire N744;
  wire \lm32_cpu/Mmux_w_result23 ;
  wire \lm32_cpu/Mmux_w_result231_9171 ;
  wire \lm32_cpu/Mmux_w_result232_9172 ;
  wire N746;
  wire N748;
  wire \lm32_cpu/Mmux_w_result26 ;
  wire \lm32_cpu/Mmux_w_result261_9176 ;
  wire \lm32_cpu/Mmux_w_result262_9177 ;
  wire \lm32_cpu/Mmux_w_result27 ;
  wire \lm32_cpu/Mmux_w_result271_9179 ;
  wire \lm32_cpu/Mmux_w_result272_9180 ;
  wire \lm32_cpu/Mmux_w_result28 ;
  wire \lm32_cpu/Mmux_w_result281_9182 ;
  wire \lm32_cpu/Mmux_w_result282_9183 ;
  wire \lm32_cpu/Mmux_w_result29 ;
  wire \lm32_cpu/Mmux_w_result291_9185 ;
  wire \lm32_cpu/Mmux_w_result292_9186 ;
  wire \lm32_cpu/Mmux_w_result30 ;
  wire \lm32_cpu/Mmux_w_result301_9188 ;
  wire \lm32_cpu/Mmux_w_result302_9189 ;
  wire N750;
  wire N752;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire N754;
  wire \lm32_cpu/instruction_unit/mux101 ;
  wire \lm32_cpu/instruction_unit/mux1011_9195 ;
  wire \lm32_cpu/instruction_unit/mux10110 ;
  wire \lm32_cpu/instruction_unit/mux101101_9197 ;
  wire \lm32_cpu/instruction_unit/mux10112 ;
  wire \lm32_cpu/instruction_unit/mux101121_9199 ;
  wire \lm32_cpu/instruction_unit/mux10114 ;
  wire \lm32_cpu/instruction_unit/mux101141_9201 ;
  wire \lm32_cpu/instruction_unit/mux10116 ;
  wire \lm32_cpu/instruction_unit/mux101161_9203 ;
  wire \lm32_cpu/instruction_unit/mux10118 ;
  wire \lm32_cpu/instruction_unit/mux101181_9205 ;
  wire \lm32_cpu/instruction_unit/mux1012 ;
  wire \lm32_cpu/instruction_unit/mux10121_9207 ;
  wire \lm32_cpu/instruction_unit/mux1014 ;
  wire \lm32_cpu/instruction_unit/mux10141_9209 ;
  wire \lm32_cpu/instruction_unit/mux1016 ;
  wire \lm32_cpu/instruction_unit/mux10161_9211 ;
  wire \lm32_cpu/instruction_unit/mux1018 ;
  wire \lm32_cpu/instruction_unit/mux10181_9213 ;
  wire \lm32_cpu/instruction_unit/mux311 ;
  wire \lm32_cpu/instruction_unit/mux3111_9215 ;
  wire \lm32_cpu/instruction_unit/mux331 ;
  wire \lm32_cpu/instruction_unit/mux3311_9217 ;
  wire \lm32_cpu/instruction_unit/mux351 ;
  wire \lm32_cpu/instruction_unit/mux3511_9219 ;
  wire \lm32_cpu/instruction_unit/mux371 ;
  wire \lm32_cpu/instruction_unit/mux3711_9221 ;
  wire \lm32_cpu/instruction_unit/mux391 ;
  wire \lm32_cpu/instruction_unit/mux3911_9223 ;
  wire \lm32_cpu/instruction_unit/mux411 ;
  wire \lm32_cpu/instruction_unit/mux4111_9225 ;
  wire \lm32_cpu/instruction_unit/mux431 ;
  wire \lm32_cpu/instruction_unit/mux4311_9227 ;
  wire \lm32_cpu/instruction_unit/mux451 ;
  wire \lm32_cpu/instruction_unit/mux4511_9229 ;
  wire \lm32_cpu/instruction_unit/mux471 ;
  wire \lm32_cpu/instruction_unit/mux4711_9231 ;
  wire \lm32_cpu/instruction_unit/mux491 ;
  wire \lm32_cpu/instruction_unit/mux4911_9233 ;
  wire \lm32_cpu/instruction_unit/mux511 ;
  wire \lm32_cpu/instruction_unit/mux5111_9235 ;
  wire \lm32_cpu/instruction_unit/mux531 ;
  wire \lm32_cpu/instruction_unit/mux5311_9237 ;
  wire \lm32_cpu/instruction_unit/mux551 ;
  wire \lm32_cpu/instruction_unit/mux5511_9239 ;
  wire \lm32_cpu/instruction_unit/mux571 ;
  wire \lm32_cpu/instruction_unit/mux5711_9241 ;
  wire \lm32_cpu/instruction_unit/mux591 ;
  wire \lm32_cpu/instruction_unit/mux5911_9243 ;
  wire \lm32_cpu/instruction_unit/mux91 ;
  wire \lm32_cpu/instruction_unit/mux911_9245 ;
  wire \lm32_cpu/instruction_unit/mux93 ;
  wire \lm32_cpu/instruction_unit/mux931_9247 ;
  wire \lm32_cpu/instruction_unit/mux95 ;
  wire \lm32_cpu/instruction_unit/mux951_9249 ;
  wire \lm32_cpu/instruction_unit/mux97 ;
  wire \lm32_cpu/instruction_unit/mux971_9251 ;
  wire \lm32_cpu/instruction_unit/mux99 ;
  wire \lm32_cpu/instruction_unit/mux991_9253 ;
  wire N756;
  wire N758;
  wire N760;
  wire N762;
  wire N766;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_9259 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_9260 ;
  wire N768;
  wire \lm32_cpu/shifter/Sh1281_9262 ;
  wire \lm32_cpu/shifter/Sh1282_9263 ;
  wire N770;
  wire N772;
  wire N774;
  wire N776;
  wire N778;
  wire N780;
  wire N782;
  wire N784;
  wire N786;
  wire N788;
  wire N790;
  wire \lm32_cpu/mc_arithmetic/Mmux__n01231 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012311_9276 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012312_9277 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012313_9278 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012314_9279 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n012315_9280 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ;
  wire N794;
  wire N798;
  wire base50_clk;
  wire uart_phy_rx_busy_glue_set_9314;
  wire sdram_cmd_payload_ras_glue_set_9315;
  wire uart_tx_pending_glue_set_9316;
  wire uart_phy_tx_busy_glue_set_9317;
  wire uart_rx_fifo_readable_glue_set_9318;
  wire uart_rx_pending_glue_set_9319;
  wire sdram_bankmachine0_twtpcon_ready_glue_rst_9320;
  wire timer0_zero_pending_glue_set_9321;
  wire sdram_bankmachine0_trccon_ready_glue_rst_9322;
  wire sdram_bankmachine0_trascon_ready_glue_rst_9323;
  wire sdram_bankmachine1_trascon_ready_glue_rst_9324;
  wire sdram_bankmachine1_twtpcon_ready_glue_rst_9325;
  wire sdram_bankmachine1_trccon_ready_glue_rst_9326;
  wire sdram_bankmachine2_trccon_ready_glue_rst_9327;
  wire sdram_bankmachine2_twtpcon_ready_glue_rst_9328;
  wire sdram_bankmachine2_trascon_ready_glue_rst_9329;
  wire sdram_bankmachine3_twtpcon_ready_glue_rst_9330;
  wire sdram_bankmachine3_trccon_ready_glue_rst_9331;
  wire sdram_bankmachine4_twtpcon_ready_glue_rst_9332;
  wire sdram_bankmachine3_trascon_ready_glue_rst_9333;
  wire sdram_bankmachine4_trccon_ready_glue_rst_9334;
  wire sdram_bankmachine4_trascon_ready_glue_rst_9335;
  wire sdram_bankmachine5_trascon_ready_glue_rst_9336;
  wire sdram_bankmachine5_twtpcon_ready_glue_rst_9337;
  wire sdram_bankmachine5_trccon_ready_glue_rst_9338;
  wire sdram_bankmachine6_trccon_ready_glue_rst_9339;
  wire sdram_bankmachine6_twtpcon_ready_glue_rst_9340;
  wire sdram_bankmachine7_twtpcon_ready_glue_rst_9341;
  wire sdram_bankmachine6_trascon_ready_glue_rst_9342;
  wire sdram_trrdcon_ready_glue_rst_9343;
  wire sdram_bankmachine7_trccon_ready_glue_rst_9344;
  wire sdram_bankmachine7_trascon_ready_glue_rst_9345;
  wire sdram_twtrcon_ready_glue_rst_9346;
  wire basesoc_grant_glue_set_9347;
  wire uart_tx_fifo_readable_glue_set_9348;
  wire serial_tx_glue_rst_9349;
  wire sdram_bankmachine0_row_opened_glue_set_9350;
  wire sdram_bankmachine1_row_opened_glue_set_9351;
  wire sdram_bankmachine2_row_opened_glue_set_9352;
  wire sdram_bankmachine3_row_opened_glue_set_9353;
  wire sdram_bankmachine4_row_opened_glue_set_9354;
  wire sdram_bankmachine5_row_opened_glue_set_9355;
  wire sdram_bankmachine6_row_opened_glue_set_9356;
  wire sdram_bankmachine7_row_opened_glue_set_9357;
  wire sdram_bankmachine0_trccon_count_0_glue_set_9358;
  wire sdram_bankmachine0_trccon_count_1_glue_set_9359;
  wire sdram_bankmachine2_trccon_count_0_glue_set_9360;
  wire sdram_bankmachine2_trccon_count_1_glue_set_9361;
  wire sdram_bankmachine1_trccon_count_0_glue_set_9362;
  wire sdram_bankmachine1_trccon_count_1_glue_set_9363;
  wire sdram_bankmachine5_trccon_count_0_glue_set_9364;
  wire sdram_bankmachine5_trccon_count_1_glue_set_9365;
  wire sdram_bankmachine4_trccon_count_0_glue_set_9366;
  wire sdram_bankmachine4_trccon_count_1_glue_set_9367;
  wire sdram_bankmachine3_trccon_count_0_glue_set_9368;
  wire sdram_bankmachine3_trccon_count_1_glue_set_9369;
  wire sdram_bankmachine6_trccon_count_0_glue_set_9370;
  wire sdram_bankmachine6_trccon_count_1_glue_set_9371;
  wire sdram_bankmachine7_trccon_count_0_glue_set_9372;
  wire sdram_bankmachine7_trccon_count_1_glue_set_9373;
  wire sdram_trrdcon_count_glue_set_9374;
  wire sdram_time0_0_glue_set_9375;
  wire sdram_time0_1_glue_set_9376;
  wire sdram_time0_2_glue_set_9377;
  wire sdram_time0_3_glue_set_9378;
  wire sdram_time0_4_glue_set_9379;
  wire sdram_time1_0_glue_set_9380;
  wire sdram_time1_1_glue_set_9381;
  wire sdram_time1_2_glue_set_9382;
  wire sdram_time1_3_glue_set_9383;
  wire \lm32_cpu/write_enable_m_glue_set_9384 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_9385 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_3_glue_set_9386 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_2_glue_set_9387 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_1_glue_set_9388 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_0_glue_set_9389 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_ce_9390 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_set_9391 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_ce_9392 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_9393 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_9394 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_rt_9395 ;
  wire \Madd_n5802_cy<1>_rt_9396 ;
  wire \Madd_n5802_cy<2>_rt_9397 ;
  wire \Madd_n5802_cy<3>_rt_9398 ;
  wire \Madd_n5802_cy<4>_rt_9399 ;
  wire \Madd_n5802_cy<5>_rt_9400 ;
  wire \Madd_n5802_cy<6>_rt_9401 ;
  wire \Madd_n5802_cy<7>_rt_9402 ;
  wire \Madd_n5802_cy<8>_rt_9403 ;
  wire \Madd_n5802_cy<9>_rt_9404 ;
  wire \Madd_n5802_cy<10>_rt_9405 ;
  wire \Madd_n5802_cy<11>_rt_9406 ;
  wire \Madd_n5802_cy<12>_rt_9407 ;
  wire \Madd_n5802_cy<13>_rt_9408 ;
  wire \Madd_n5802_cy<14>_rt_9409 ;
  wire \Madd_n5802_cy<15>_rt_9410 ;
  wire \Madd_n5802_cy<16>_rt_9411 ;
  wire \Madd_n5802_cy<17>_rt_9412 ;
  wire \Madd_n5802_cy<18>_rt_9413 ;
  wire \Madd_n5802_cy<19>_rt_9414 ;
  wire \Madd_n5802_cy<20>_rt_9415 ;
  wire \Madd_n5802_cy<21>_rt_9416 ;
  wire \Madd_n5802_cy<22>_rt_9417 ;
  wire \Madd_n5802_cy<23>_rt_9418 ;
  wire \Mcount_por_cy<0>_rt_9419 ;
  wire \Mcount_ctrl_bus_errors_cy<1>_rt_9420 ;
  wire \Mcount_ctrl_bus_errors_cy<2>_rt_9421 ;
  wire \Mcount_ctrl_bus_errors_cy<3>_rt_9422 ;
  wire \Mcount_ctrl_bus_errors_cy<4>_rt_9423 ;
  wire \Mcount_ctrl_bus_errors_cy<5>_rt_9424 ;
  wire \Mcount_ctrl_bus_errors_cy<6>_rt_9425 ;
  wire \Mcount_ctrl_bus_errors_cy<7>_rt_9426 ;
  wire \Mcount_ctrl_bus_errors_cy<8>_rt_9427 ;
  wire \Mcount_ctrl_bus_errors_cy<9>_rt_9428 ;
  wire \Mcount_ctrl_bus_errors_cy<10>_rt_9429 ;
  wire \Mcount_ctrl_bus_errors_cy<11>_rt_9430 ;
  wire \Mcount_ctrl_bus_errors_cy<12>_rt_9431 ;
  wire \Mcount_ctrl_bus_errors_cy<13>_rt_9432 ;
  wire \Mcount_ctrl_bus_errors_cy<14>_rt_9433 ;
  wire \Mcount_ctrl_bus_errors_cy<15>_rt_9434 ;
  wire \Mcount_ctrl_bus_errors_cy<16>_rt_9435 ;
  wire \Mcount_ctrl_bus_errors_cy<17>_rt_9436 ;
  wire \Mcount_ctrl_bus_errors_cy<18>_rt_9437 ;
  wire \Mcount_ctrl_bus_errors_cy<19>_rt_9438 ;
  wire \Mcount_ctrl_bus_errors_cy<20>_rt_9439 ;
  wire \Mcount_ctrl_bus_errors_cy<21>_rt_9440 ;
  wire \Mcount_ctrl_bus_errors_cy<22>_rt_9441 ;
  wire \Mcount_ctrl_bus_errors_cy<23>_rt_9442 ;
  wire \Mcount_ctrl_bus_errors_cy<24>_rt_9443 ;
  wire \Mcount_ctrl_bus_errors_cy<25>_rt_9444 ;
  wire \Mcount_ctrl_bus_errors_cy<26>_rt_9445 ;
  wire \Mcount_ctrl_bus_errors_cy<27>_rt_9446 ;
  wire \Mcount_ctrl_bus_errors_cy<28>_rt_9447 ;
  wire \Mcount_ctrl_bus_errors_cy<29>_rt_9448 ;
  wire \Mcount_ctrl_bus_errors_cy<30>_rt_9449 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_9450 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_9451 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_9452 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_9453 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_9454 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_9455 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_9456 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_9457 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_9458 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_9459 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_9460 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_9461 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_9462 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_9463 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_9464 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_9465 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_9466 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_9467 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_9468 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_9469 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_9470 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_9471 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_9472 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_9473 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_9474 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_9475 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_9476 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_9477 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_9478 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_9479 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_9480 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_9481 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_9482 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_9483 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_9484 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_9485 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_9486 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_9487 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_9488 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_9489 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_9490 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_9491 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_9492 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_9493 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_9494 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_9495 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_9496 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_9497 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_9498 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_9499 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_9500 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_9501 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_9502 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_9503 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_9504 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_9505 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_9506 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_9507 ;
  wire \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_9508 ;
  wire \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_9509 ;
  wire \Mcount_ctrl_bus_errors_xor<31>_rt_9510 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_9511 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_9512 ;
  wire bus_wishbone_ack_rstpot_9513;
  wire timer0_eventmanager_storage_full_rstpot_9514;
  wire timer0_en_storage_full_rstpot_9515;
  wire \lm32_cpu/valid_m_rstpot_9516 ;
  wire \lm32_cpu/valid_d_rstpot_9517 ;
  wire \lm32_cpu/valid_x_rstpot_9518 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_9519 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_9520 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_9521 ;
  wire \lm32_cpu/valid_f_rstpot_9522 ;
  wire sram_bus_ack_rstpot_9523;
  wire sdram_cmd_payload_we_rstpot_9524;
  wire interface_we_rstpot_9525;
  wire \lm32_cpu/dflush_m_rstpot1_9526 ;
  wire N816;
  wire N817;
  wire N818;
  wire N819;
  wire N820;
  wire N821;
  wire N822;
  wire N824;
  wire N826;
  wire N828;
  wire N830;
  wire N832;
  wire N837;
  wire N838;
  wire half_rate_phy_drive_dq_n1_BRB0_9541;
  wire half_rate_phy_record0_cas_n_BRB0_9542;
  wire half_rate_phy_record0_cas_n_BRB1_9543;
  wire half_rate_phy_record0_cas_n_BRB2_9544;
  wire half_rate_phy_record0_cas_n_BRB3_9545;
  wire half_rate_phy_record0_cas_n_BRB4_9546;
  wire half_rate_phy_record1_cas_n_BRB1_9547;
  wire half_rate_phy_record1_cas_n_BRB2_9548;
  wire half_rate_phy_record1_cas_n_BRB3_9549;
  wire half_rate_phy_record1_cas_n_BRB4_9550;
  wire half_rate_phy_record0_ras_n_BRB2_9551;
  wire half_rate_phy_record0_ras_n_BRB3_9552;
  wire half_rate_phy_record0_we_n_BRB2_9553;
  wire half_rate_phy_record0_we_n_BRB3_9554;
  wire half_rate_phy_record1_ras_n_BRB2_9555;
  wire half_rate_phy_record1_ras_n_BRB3_9556;
  wire half_rate_phy_record1_we_n_BRB2_9557;
  wire half_rate_phy_record1_we_n_BRB3_9558;
  wire half_rate_phy_record0_reset_n_BRB0_9559;
  wire half_rate_phy_record0_reset_n_BRB1_9560;
  wire half_rate_phy_record0_odt_BRB0_9561;
  wire half_rate_phy_record0_cke_BRB0_9562;
  wire half_rate_phy_phase_sel_BRB0_9563;
  wire half_rate_phy_phase_sel_BRB1_9564;
  wire \lm32_cpu/w_result_sel_mul_m_BRB0_9565 ;
  wire \lm32_cpu/w_result_sel_mul_m_BRB1_9566 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_9567 ;
  wire \lm32_cpu/branch_predict_x_BRB0_9568 ;
  wire \lm32_cpu/branch_predict_x_BRB1_9569 ;
  wire new_master_wdata_ready0_BRB0_9570;
  wire new_master_wdata_ready0_BRB1_9571;
  wire new_master_wdata_ready0_BRB2_9572;
  wire new_master_wdata_ready0_BRB3_9573;
  wire new_master_wdata_ready0_BRB4_9574;
  wire new_master_wdata_ready0_BRB5_9575;
  wire \lm32_cpu/m_result_sel_shift_x_BRB0_9576 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB1_9577 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB2_9578 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB3_9579 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB4_9580 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB1_9581 ;
  wire \lm32_cpu/branch_x_BRB0_9582 ;
  wire \lm32_cpu/branch_x_BRB1_9583 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB4_9584 ;
  wire N924;
  wire \lm32_cpu/w_result_sel_mul_x_BRB0_9586 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB2_9587 ;
  wire new_master_rdata_valid1_BRB0_9588;
  wire new_master_rdata_valid2_BRB0_9589;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N1003;
  wire N1004;
  wire new_master_rdata_valid3_BRB0_9601;
  wire new_master_rdata_valid3_BRB1_9602;
  wire new_master_rdata_valid3_BRB2_9603;
  wire new_master_rdata_valid3_BRB3_9604;
  wire new_master_rdata_valid3_BRB4_9605;
  wire new_master_rdata_valid3_BRB5_9606;
  wire new_master_rdata_valid2_BRB6_9607;
  wire new_master_rdata_valid2_BRB7_9608;
  wire new_master_rdata_valid2_BRB8_9609;
  wire new_master_rdata_valid2_BRB9_9610;
  wire half_rate_phy_rddata_sr_1_BRB0_9611;
  wire half_rate_phy_rddata_sr_1_BRB1_9612;
  wire half_rate_phy_rddata_sr_1_BRB2_9613;
  wire half_rate_phy_rddata_sr_1_BRB3_9614;
  wire half_rate_phy_rddata_sr_1_BRB4_9615;
  wire half_rate_phy_rddata_sr_1_BRB5_9616;
  wire new_master_rdata_valid2_BRB4_9617;
  wire new_master_rdata_valid2_BRB10_9618;
  wire new_master_rdata_valid2_BRB11_9619;
  wire new_master_rdata_valid2_BRB12_9620;
  wire new_master_rdata_valid2_BRB13_9621;
  wire new_master_rdata_valid2_BRB14_9622;
  wire new_master_rdata_valid2_BRB1_9623;
  wire new_master_rdata_valid2_BRB15_9624;
  wire new_master_rdata_valid2_BRB16_9625;
  wire new_master_rdata_valid2_BRB17_9626;
  wire new_master_rdata_valid2_BRB18_9627;
  wire new_master_rdata_valid2_BRB19_9628;
  wire new_master_rdata_valid2_BRB2_9629;
  wire new_master_rdata_valid2_BRB20_9630;
  wire new_master_rdata_valid2_BRB21_9631;
  wire new_master_rdata_valid2_BRB22_9632;
  wire new_master_rdata_valid2_BRB23_9633;
  wire new_master_rdata_valid2_BRB24_9634;
  wire new_master_rdata_valid2_BRB3_9635;
  wire new_master_rdata_valid2_BRB25_9636;
  wire new_master_rdata_valid2_BRB26_9637;
  wire new_master_rdata_valid2_BRB27_9638;
  wire new_master_rdata_valid2_BRB28_9639;
  wire new_master_rdata_valid2_BRB29_9640;
  wire half_rate_phy_rddata_sr_2_BRB6_9641;
  wire half_rate_phy_rddata_sr_2_BRB7_9642;
  wire half_rate_phy_rddata_sr_2_BRB8_9643;
  wire half_rate_phy_rddata_sr_2_BRB9_9644;
  wire new_master_rdata_valid1_BRB5_9645;
  wire new_master_rdata_valid1_BRB30_9646;
  wire new_master_rdata_valid1_BRB31_9647;
  wire new_master_rdata_valid1_BRB32_9648;
  wire new_master_rdata_valid1_BRB33_9649;
  wire new_master_rdata_valid1_BRB34_9650;
  wire new_master_rdata_valid1_BRB6_9651;
  wire new_master_rdata_valid1_BRB35_9652;
  wire new_master_rdata_valid1_BRB36_9653;
  wire new_master_rdata_valid1_BRB37_9654;
  wire new_master_rdata_valid1_BRB38_9655;
  wire new_master_rdata_valid1_BRB39_9656;
  wire new_master_rdata_valid1_BRB7_9657;
  wire new_master_rdata_valid1_BRB40_9658;
  wire new_master_rdata_valid1_BRB41_9659;
  wire new_master_rdata_valid1_BRB42_9660;
  wire new_master_rdata_valid1_BRB43_9661;
  wire new_master_rdata_valid1_BRB44_9662;
  wire new_master_rdata_valid1_BRB8_9663;
  wire new_master_rdata_valid1_BRB45_9664;
  wire new_master_rdata_valid1_BRB46_9665;
  wire new_master_rdata_valid1_BRB47_9666;
  wire new_master_rdata_valid1_BRB48_9667;
  wire new_master_rdata_valid1_BRB49_9668;
  wire half_rate_phy_rddata_sr_2_BRB5_9669;
  wire half_rate_phy_rddata_sr_2_BRB10_9670;
  wire half_rate_phy_rddata_sr_2_BRB11_9671;
  wire half_rate_phy_rddata_sr_2_BRB12_9672;
  wire half_rate_phy_rddata_sr_2_BRB13_9673;
  wire half_rate_phy_rddata_sr_2_BRB14_9674;
  wire wr_data_en_d_rstpot_9675;
  wire N1143;
  wire N1145;
  wire N1147;
  wire N1149;
  wire N1151;
  wire N1153;
  wire N1155;
  wire N1157;
  wire N1159;
  wire N1161;
  wire N1163;
  wire N1165;
  wire N1167;
  wire N1169;
  wire N1173;
  wire N1175;
  wire N1177;
  wire N1179;
  wire N1181;
  wire N1183;
  wire N1185;
  wire N1187;
  wire N1189;
  wire sdram_storage_full_0_1_9699;
  wire phase_sel_1_9700;
  wire half_rate_phy_record1_bank_0_rstpot_9701;
  wire half_rate_phy_record1_bank_1_rstpot_9702;
  wire half_rate_phy_record1_bank_2_rstpot_9703;
  wire half_rate_phy_record0_bank_0_rstpot_9704;
  wire half_rate_phy_record0_bank_1_rstpot_9705;
  wire half_rate_phy_record0_bank_2_rstpot_9706;
  wire phase_sel_2_9707;
  wire sdram_storage_full_0_2_9708;
  wire interface_we_1_9709;
  wire \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_1_9710 ;
  wire interface_adr_2_1_9711;
  wire interface_adr_3_1_9712;
  wire sdram_storage_full_0_3_9713;
  wire sdram_storage_full_0_4_9714;
  wire phase_sel_3_9715;
  wire phase_sel_4_9716;
  wire sdram_storage_full_0_5_9717;
  wire interface_adr_5_1_9718;
  wire interface_we_2_9719;
  wire \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_2_9720 ;
  wire phase_sel_5_9721;
  wire interface_we_3_9722;
  wire \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3_9723 ;
  wire N1191;
  wire N1192;
  wire N1193;
  wire N1194;
  wire N1195;
  wire N1196;
  wire N1197;
  wire N1198;
  wire N1199;
  wire N1200;
  wire N1201;
  wire N1202;
  wire N1203;
  wire N1204;
  wire N1205;
  wire N1206;
  wire N1207;
  wire N1208;
  wire N1209;
  wire N1210;
  wire N1211;
  wire N1212;
  wire N1213;
  wire N1214;
  wire N1215;
  wire N1216;
  wire N1217;
  wire N1218;
  wire N1219;
  wire N1221;
  wire N1222;
  wire N1223;
  wire N1224;
  wire Mshreg_half_rate_phy_r_drive_dq_4_9757;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9758;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_9759;
  wire half_rate_phy_rddata_sr_1_BRB01_9760;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_9761;
  wire half_rate_phy_rddata_sr_1_BRB11_9762;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_9763;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_9764;
  wire Mshreg_new_master_rdata_valid2_BRB4_9765;
  wire Mshreg_new_master_rdata_valid2_BRB10_9766;
  wire Mshreg_new_master_rdata_valid2_BRB11_9767;
  wire Mshreg_new_master_rdata_valid2_BRB12_9768;
  wire Mshreg_new_master_rdata_valid2_BRB13_9769;
  wire Mshreg_new_master_rdata_valid2_BRB14_9770;
  wire Mshreg_new_master_rdata_valid2_BRB1_9771;
  wire Mshreg_new_master_rdata_valid2_BRB15_9772;
  wire Mshreg_new_master_rdata_valid2_BRB16_9773;
  wire Mshreg_new_master_rdata_valid2_BRB17_9774;
  wire Mshreg_new_master_rdata_valid2_BRB18_9775;
  wire Mshreg_new_master_rdata_valid2_BRB19_9776;
  wire Mshreg_new_master_rdata_valid2_BRB2_9777;
  wire Mshreg_new_master_rdata_valid2_BRB20_9778;
  wire Mshreg_new_master_rdata_valid2_BRB21_9779;
  wire Mshreg_new_master_rdata_valid2_BRB22_9780;
  wire Mshreg_new_master_rdata_valid2_BRB23_9781;
  wire Mshreg_new_master_rdata_valid2_BRB24_9782;
  wire Mshreg_new_master_rdata_valid2_BRB3_9783;
  wire Mshreg_new_master_rdata_valid2_BRB25_9784;
  wire Mshreg_new_master_rdata_valid2_BRB26_9785;
  wire Mshreg_new_master_rdata_valid2_BRB27_9786;
  wire Mshreg_new_master_rdata_valid2_BRB28_9787;
  wire Mshreg_new_master_rdata_valid2_BRB29_9788;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_9789;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_9790;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_9791;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB9_9792;
  wire Mshreg_new_master_rdata_valid1_BRB5_9793;
  wire Mshreg_new_master_rdata_valid1_BRB30_9794;
  wire Mshreg_new_master_rdata_valid1_BRB31_9795;
  wire Mshreg_new_master_rdata_valid1_BRB32_9796;
  wire Mshreg_new_master_rdata_valid1_BRB33_9797;
  wire Mshreg_new_master_rdata_valid1_BRB34_9798;
  wire Mshreg_new_master_rdata_valid1_BRB6_9799;
  wire Mshreg_new_master_rdata_valid1_BRB35_9800;
  wire Mshreg_new_master_rdata_valid1_BRB36_9801;
  wire Mshreg_new_master_rdata_valid1_BRB37_9802;
  wire Mshreg_new_master_rdata_valid1_BRB38_9803;
  wire Mshreg_new_master_rdata_valid1_BRB39_9804;
  wire Mshreg_new_master_rdata_valid1_BRB7_9805;
  wire Mshreg_new_master_rdata_valid1_BRB40_9806;
  wire Mshreg_new_master_rdata_valid1_BRB41_9807;
  wire Mshreg_new_master_rdata_valid1_BRB42_9808;
  wire Mshreg_new_master_rdata_valid1_BRB43_9809;
  wire Mshreg_new_master_rdata_valid1_BRB44_9810;
  wire Mshreg_new_master_rdata_valid1_BRB8_9811;
  wire Mshreg_new_master_rdata_valid1_BRB45_9812;
  wire Mshreg_new_master_rdata_valid1_BRB46_9813;
  wire Mshreg_new_master_rdata_valid1_BRB47_9814;
  wire Mshreg_new_master_rdata_valid1_BRB48_9815;
  wire Mshreg_new_master_rdata_valid1_BRB49_9816;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB5_9817;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB10_9818;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB11_9819;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB12_9820;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB13_9821;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB14_9822;
  wire sys2x_rst_shift1_9823;
  wire sys2x_rst_shift2_9824;
  wire sys2x_rst_shift3_9825;
  wire sys2x_rst_shift4_9826;
  wire half_rate_phy_rddata_sr_1_BRB011_9827;
  wire half_rate_phy_rddata_sr_1_BRB111_9828;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED;
  wire [10 : 0] por;
  wire [7 : 0] uart_phy_rx_reg;
  wire [7 : 0] uart_phy_source_payload_data;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record2_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] sram_bus_dat_r;
  wire [7 : 0] _n5981;
  wire [7 : 0] _n5982;
  wire [21 : 0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] dat_w;
  wire [23 : 0] _n6123;
  wire [2 : 0] memadr_2;
  wire [7 : 0] interface_dat_w;
  wire [7 : 0] bus_wishbone_dat_r;
  wire [31 : 0] uart_phy_phase_accumulator_tx;
  wire [31 : 0] uart_phy_phase_accumulator_rx;
  wire [31 : 0] timer0_value;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] sdram_cmd_payload_a;
  wire [2 : 0] sdram_dfi_p0_bank;
  wire [13 : 0] sdram_dfi_p0_address;
  wire [2 : 0] sdram_dfi_p1_bank;
  wire [13 : 0] sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [8 : 0] sdram_timer_count;
  wire [2 : 0] rhs_array_muxed2;
  wire [2 : 0] rhs_array_muxed8;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] ctrl_bus_errors;
  wire [7 : 0] uart_phy_tx_reg;
  wire [3 : 0] uart_phy_tx_bitcount;
  wire [3 : 0] uart_phy_rx_bitcount;
  wire [4 : 0] uart_tx_fifo_level0;
  wire [4 : 0] uart_rx_fifo_level0;
  wire [31 : 0] timer0_value_status;
  wire [56 : 0] dna_status;
  wire [31 : 0] sdram_phaseinjector0_status;
  wire [31 : 0] sdram_phaseinjector1_status;
  wire [31 : 0] sdram_phaseinjector2_status;
  wire [31 : 0] sdram_phaseinjector3_status;
  wire [13 : 0] sdram_bankmachine0_row;
  wire [3 : 0] sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] sdram_bankmachine0_trascon_count;
  wire [13 : 0] sdram_bankmachine1_row;
  wire [3 : 0] sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] sdram_bankmachine1_trascon_count;
  wire [13 : 0] sdram_bankmachine2_row;
  wire [3 : 0] sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] sdram_bankmachine2_trascon_count;
  wire [13 : 0] sdram_bankmachine3_row;
  wire [3 : 0] sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] sdram_bankmachine3_trascon_count;
  wire [13 : 0] sdram_bankmachine4_row;
  wire [3 : 0] sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] sdram_bankmachine4_trascon_count;
  wire [13 : 0] sdram_bankmachine5_row;
  wire [3 : 0] sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] sdram_bankmachine5_trascon_count;
  wire [13 : 0] sdram_bankmachine6_row;
  wire [3 : 0] sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] sdram_bankmachine6_trascon_count;
  wire [13 : 0] sdram_bankmachine7_row;
  wire [3 : 0] sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] sdram_bankmachine7_trascon_count;
  wire [2 : 0] sdram_twtrcon_count;
  wire [23 : 0] sdram_bandwidth_nreads_r;
  wire [23 : 0] sdram_bandwidth_nwrites_r;
  wire [23 : 0] sdram_bandwidth_nreads;
  wire [23 : 0] sdram_bandwidth_nwrites;
  wire [23 : 0] sdram_bandwidth_nreads_status;
  wire [23 : 0] sdram_bandwidth_nwrites_status;
  wire [3 : 0] sdram_storage_full;
  wire [5 : 0] sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] sdram_phaseinjector3_baddress_storage_full;
  wire [1 : 0] uart_eventmanager_storage_full;
  wire [7 : 0] uart_phy_storage_full;
  wire [1 : 0] sdram_bankmachine0_trccon_count;
  wire [1 : 0] sdram_bankmachine1_trccon_count;
  wire [1 : 0] sdram_bankmachine2_trccon_count;
  wire [1 : 0] sdram_bankmachine3_trccon_count;
  wire [1 : 0] sdram_bankmachine4_trccon_count;
  wire [1 : 0] sdram_bankmachine5_trccon_count;
  wire [1 : 0] sdram_bankmachine6_trccon_count;
  wire [1 : 0] sdram_bankmachine7_trccon_count;
  wire [4 : 0] sdram_time0;
  wire [3 : 0] sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] timer0_load_storage_full;
  wire [7 : 0] timer0_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [31 : 0] rhs_array_muxed45;
  wire [31 : 0] rom_bus_dat_r;
  wire [31 : 0] sdram_inti_p0_rddata;
  wire [31 : 0] sdram_inti_p1_rddata;
  wire [31 : 0] sdram_inti_p2_rddata;
  wire [31 : 0] sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [13 : 0] rhs_array_muxed1;
  wire [13 : 0] rhs_array_muxed7;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [29 : 0] rhs_array_muxed44;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [31 : 0] n5727;
  wire [31 : 0] n5732;
  wire [127 : 0] data_port_dat_w;
  wire [15 : 0] data_port_we;
  wire [10 : 3] sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [3 : 0] sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [3 : 0] basesoc_slave_sel;
  wire [23 : 0] n5802;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_sdram_timer_count_lut;
  wire [7 : 0] Mcount_sdram_timer_count_cy;
  wire [1 : 0] counter;
  wire [23 : 0] Mcount_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_sdram_bandwidth_nwrites_cy;
  wire [23 : 0] Mcount_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_sdram_bandwidth_nreads_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine0_row_hit_cy;
  wire [5 : 0] sdram_generator_counter;
  wire [4 : 0] Mcompar_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine7_row_hit_cy;
  wire [31 : 0] Madd_n5727_lut;
  wire [31 : 0] Madd_n5727_cy;
  wire [31 : 0] Madd_n5732_lut;
  wire [31 : 0] Madd_n5732_cy;
  wire [0 : 0] Madd_n5802_lut;
  wire [23 : 0] Madd_n5802_cy;
  wire [9 : 0] Mcount_por_cy;
  wire [10 : 1] Mcount_por_lut;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [0 : 0] Mcount_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_ctrl_bus_errors_cy;
  wire [3 : 0] uart_tx_fifo_consume;
  wire [3 : 0] uart_tx_fifo_produce;
  wire [3 : 0] uart_rx_fifo_consume;
  wire [3 : 0] uart_rx_fifo_produce;
  wire [2 : 2] Mcount_uart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_uart_tx_fifo_level0_lut;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_uart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_uart_rx_fifo_level0_lut;
  wire [6 : 0] dna_cnt;
  wire [4 : 4] Mcount_dna_cnt_cy;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [30 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/Result ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 0] \lm32_cpu/multiplier/result ;
  wire [31 : 1] \lm32_cpu/shifter_result_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/restart_address ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_w ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_data_f ;
  wire [31 : 2] \lm32_cpu/instruction_unit/icache/refill_address ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_refill_data ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy ;
  wire [3 : 2] \lm32_cpu/instruction_unit/icache/refill_offset ;
  wire [7 : 1] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/Result ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/tmem_write_address ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/flush_set ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache/way_data<0> ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0414 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0410 ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_x ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0408 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0404 ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache_data_m ;
  wire [31 : 4] \lm32_cpu/load_store_unit/dcache/refill_address ;
  wire [31 : 8] \lm32_cpu/load_store_unit/store_data_x ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy ;
  wire [7 : 1] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy ;
  wire [3 : 2] \lm32_cpu/load_store_unit/dcache/refill_offset ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/Result ;
  wire [0 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_data ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_address ;
  wire [9 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_address ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/flush_set ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_data ;
  wire [31 : 0] \lm32_cpu/shifter/right_shift_result ;
  wire [30 : 30] \lm32_cpu/shifter/right_shift_operand ;
  wire [31 : 17] \lm32_cpu/multiplier/product ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0129 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0160 ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0107 ;
  wire [31 : 31] timer0_zero_trigger_INV_281_o_12;
  wire [19 : 19] basesoc_done_13;
  wire [13 : 0] sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [13 : 0] sdram_choose_req_grant_rhs_array_muxed7;
  VCC   XST_VCC (
    .P(sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(regs0_3)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  regs1 (
    .C(sys_clk),
    .D(regs0_3),
    .Q(regs1_6)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_r (
    .C(sys_clk),
    .D(regs1_6),
    .R(sys_rst),
    .Q(uart_phy_rx_r_12)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n9708_inv),
    .D(regs1_6),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_11_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_159),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rom_bus_ack (
    .C(sys_clk),
    .D(rom_bus_cyc_rom_bus_ack_AND_955_o),
    .R(sys_rst),
    .Q(rom_bus_ack_851)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_623_o),
    .R(sys_rst),
    .Q(uart_phy_sink_ready_878)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_old_trigger (
    .C(sys_clk),
    .D(uart_tx_trigger),
    .R(sys_rst),
    .Q(uart_tx_old_trigger_946)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_old_trigger (
    .C(sys_clk),
    .D(uart_rx_trigger),
    .R(sys_rst),
    .Q(uart_rx_old_trigger_947)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_old_trigger (
    .C(sys_clk),
    .D(timer0_zero_trigger),
    .R(sys_rst),
    .Q(timer0_zero_old_trigger_980)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\sdram_generator_counter[5]_GND_1_o_equal_1600_o ),
    .R(sys_rst),
    .Q(sdram_cmd_payload_cas_1113)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_generator_done (
    .C(sys_clk),
    .D(\sdram_generator_counter[5]_PWR_1_o_equal_1601_o ),
    .R(sys_rst),
    .Q(sdram_generator_done_1115)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n6456),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_ready_1154)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1175)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_339_o_3369),
    .S(sys_rst),
    .Q(sdram_dfi_p0_cas_n_1216)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_342_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_cas_n_1219)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_340_o_3370),
    .S(sys_rst),
    .Q(sdram_dfi_p0_ras_n_1217)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_341_o_3371),
    .S(sys_rst),
    .Q(sdram_dfi_p0_we_n_1218)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_343_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_ras_n_1220)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_344_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_we_n_1221)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_valid_n_1589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<0> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<1> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<2> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<3> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<4> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n9740_inv_3818),
    .D(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<5> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_valid_n_1635)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_valid_n_1681)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_valid_n_1727)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_valid_n_1773)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_valid_n_1819)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_valid_n_1865)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_valid_n_1911)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_period (
    .C(sys_clk),
    .D(n5802[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_period_2311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_0 (
    .C(sys_clk),
    .D(n5802[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_0_2310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(n5802[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_1_2309)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n5802[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_2_2308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n5802[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_3_2307)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n5802[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_4_2306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n5802[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_5_2305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n5802[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_6_2304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n5802[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_7_2303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n5802[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_8_2302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n5802[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_9_2301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n5802[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_10_2300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n5802[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_11_2299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n5802[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_12_2298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n5802[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_13_2297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n5802[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_14_2296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n5802[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_15_2295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n5802[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_16_2294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n5802[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_17_2293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n5802[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_18_2292)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n5802[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_19_2291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n5802[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_20_2290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n5802[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_21_2289)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n5802[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_22_2288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n5802_cy[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_23_2312)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_634_o),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_234),
    .R(sys_rst),
    .Q(phase_sys_981)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1079)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1158)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(\interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(\interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(\interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(\interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(\interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(\interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .R(sys_rst),
    .Q(\interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .R(sys_rst),
    .Q(\interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .R(sys_rst),
    .Q(\interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .R(sys_rst),
    .Q(\interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed44[13]),
    .R(sys_rst),
    .Q(\interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<8> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<9> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<10> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<11> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<12> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<13> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<14> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<15> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<16> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<17> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<18> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<19> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<20> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<21> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<22> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<23> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<24> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<25> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<26> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<27> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<28> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<29> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<30> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<31> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata_valid_1014)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_2312),
    .D(sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[23])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n5982[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n9728_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_31_2086)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_27_2089)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(ctrl_storage_full_30_2087)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(ctrl_storage_full_29_2088)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_23_2092)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(ctrl_storage_full_26_2090)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_24_2091)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(ctrl_storage_full_17_2095)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(ctrl_storage_full_22_2093)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_19_2094)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_16_2096)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_15_2097)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(ctrl_storage_full_13_2098)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_11_2099)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(ctrl_storage_full_2_2102)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_8_2100)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_7_2101)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(ctrl_storage_full_1_2103)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_0_2104)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_12_2116)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_13_2115)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_9_2119)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_11_2117)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_10_2118)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_8_2120)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_11_2132)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_13_2130)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_12_2131)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_8_2135)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_10_2133)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_9_2134)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_13_2145)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_12_2146)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_9_2149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_11_2147)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_10_2148)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full_8_2150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_11_2162)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_13_2160)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_12_2161)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_8_2165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_10_2163)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full_9_2164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_21_2174)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_ev_enable0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_ev_enable0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_22_2173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_8_2177)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_19_2175)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_16_2176)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(ctrl_storage_full_21_2184)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_28_2182)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(ctrl_storage_full_25_2183)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(ctrl_storage_full_14_2187)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_20_2185)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(ctrl_storage_full_18_2186)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(ctrl_storage_full_9_2190)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_12_2188)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(ctrl_storage_full_10_2189)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_4_2193)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(ctrl_storage_full_6_2191)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(ctrl_storage_full_5_2192)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_20_2196)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(interface_dat_w[3]),
    .S(sys_rst),
    .Q(ctrl_storage_full_3_2194)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_23_2195)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_15_2199)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_18_2197)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word2_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_17_2198)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_12_2202)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_14_2200)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_13_2201)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[3]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_11_2203)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_10_2204)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word1_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_9_2205)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word0_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_24_2328)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_25_2327)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_26_2326)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_27_2325)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_28_2324)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_29_2323)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_30_2322)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_31_2321)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_16_2336)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_17_2335)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_18_2334)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_19_2333)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_20_2332)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_21_2331)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_22_2330)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_23_2329)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_8_2344)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_9_2343)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_10_2342)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_11_2341)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_12_2340)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_13_2339)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_14_2338)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_15_2337)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_24_2368)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_25_2367)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_26_2366)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_27_2365)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_28_2364)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_29_2363)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_30_2362)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_31_2361)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_16_2376)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_17_2375)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_18_2374)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_19_2373)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_20_2372)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_21_2371)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_22_2370)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_23_2369)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_8_2384)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_9_2383)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_10_2382)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_11_2381)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_12_2380)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_13_2379)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_14_2378)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_15_2377)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_16_2416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_17_2415)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_18_2414)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_19_2413)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_20_2412)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_21_2411)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_22_2410)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_23_2409)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_24_2408)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_25_2407)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_26_2406)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_27_2405)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_28_2404)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_29_2403)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_30_2402)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_31_2401)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_8_2424)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_9_2423)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_10_2422)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_11_2421)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_12_2420)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_13_2419)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_14_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full_15_2417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_8_2464)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_9_2463)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_10_2462)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_11_2461)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_12_2460)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_13_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_14_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_15_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_24_2448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_25_2447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_26_2446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_27_2445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_28_2444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_29_2443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_30_2442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_31_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_16_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_17_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_18_2454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_19_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_20_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_21_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_22_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full_23_2449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_16_2488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_17_2487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_18_2486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_19_2485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_20_2484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_21_2483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_22_2482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_23_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_24_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_25_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_26_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_27_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_28_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_29_2475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_30_2474)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_31_2473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_24_2512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_25_2511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_26_2510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_27_2509)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_28_2508)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_29_2507)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_30_2506)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_31_2505)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_8_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_9_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_10_2494)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_11_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_12_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_13_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_14_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_15_2489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_load0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_16_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_17_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_18_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_19_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_20_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_21_2515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_22_2514)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_23_2513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_8_2528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_9_2527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_10_2526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_11_2525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_12_2524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_13_2523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_14_2522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_15_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_reload0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_24_2544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_25_2543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_26_2542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_27_2541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_28_2540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_29_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_30_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_tuning_word3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_31_2537)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1160)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(_n5981[7]),
    .Q(memdat_1[7])
  );
  FD   ddram_cke_687 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_205)
  );
  FD   ddram_reset_n_688 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_209)
  );
  FD   ddram_odt_689 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_210)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(sdram_dfi_p0_rddata_en_1133)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(sdram_dfi_p1_wrdata_en_1152)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(sdram_dfi_p1_rddata_en_1151)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<8> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<9> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<10> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<11> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<12> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<13> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<14> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<15> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<16> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<17> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<18> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<19> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<20> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<21> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<22> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<23> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<24> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<25> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<26> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<27> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<28> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<29> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<30> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<31> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_624_o),
    .R(sys_rst),
    .Q(uart_phy_uart_clk_txen_911)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0012_MUX_635_o),
    .R(sys_rst),
    .Q(uart_phy_uart_clk_rxen_945)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_0 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<0> ),
    .R(sys_rst),
    .Q(timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_1 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<1> ),
    .R(sys_rst),
    .Q(timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_2 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<2> ),
    .R(sys_rst),
    .Q(timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_3 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<3> ),
    .R(sys_rst),
    .Q(timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_4 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<4> ),
    .R(sys_rst),
    .Q(timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_5 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<5> ),
    .R(sys_rst),
    .Q(timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_6 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<6> ),
    .R(sys_rst),
    .Q(timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_7 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<7> ),
    .R(sys_rst),
    .Q(timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_8 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<8> ),
    .R(sys_rst),
    .Q(timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_9 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<9> ),
    .R(sys_rst),
    .Q(timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_10 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<10> ),
    .R(sys_rst),
    .Q(timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_11 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<11> ),
    .R(sys_rst),
    .Q(timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_12 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<12> ),
    .R(sys_rst),
    .Q(timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_13 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<13> ),
    .R(sys_rst),
    .Q(timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_14 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<14> ),
    .R(sys_rst),
    .Q(timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_15 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<15> ),
    .R(sys_rst),
    .Q(timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_16 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<16> ),
    .R(sys_rst),
    .Q(timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_17 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<17> ),
    .R(sys_rst),
    .Q(timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_18 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<18> ),
    .R(sys_rst),
    .Q(timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_19 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<19> ),
    .R(sys_rst),
    .Q(timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_20 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<20> ),
    .R(sys_rst),
    .Q(timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_21 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<21> ),
    .R(sys_rst),
    .Q(timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_22 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<22> ),
    .R(sys_rst),
    .Q(timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_23 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<23> ),
    .R(sys_rst),
    .Q(timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_24 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<24> ),
    .R(sys_rst),
    .Q(timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_25 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<25> ),
    .R(sys_rst),
    .Q(timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_26 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<26> ),
    .R(sys_rst),
    .Q(timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_27 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<27> ),
    .R(sys_rst),
    .Q(timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_28 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<28> ),
    .R(sys_rst),
    .Q(timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_29 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<29> ),
    .R(sys_rst),
    .Q(timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_30 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<30> ),
    .R(sys_rst),
    .Q(timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_31 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<31> ),
    .R(sys_rst),
    .Q(timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n9679_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_0 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[0]),
    .R(sys_rst),
    .Q(timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_1 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[1]),
    .R(sys_rst),
    .Q(timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_2 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[2]),
    .R(sys_rst),
    .Q(timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_3 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[3]),
    .R(sys_rst),
    .Q(timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_4 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[4]),
    .R(sys_rst),
    .Q(timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_5 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[5]),
    .R(sys_rst),
    .Q(timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_6 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[6]),
    .R(sys_rst),
    .Q(timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_7 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[7]),
    .R(sys_rst),
    .Q(timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_8 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[8]),
    .R(sys_rst),
    .Q(timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_9 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[9]),
    .R(sys_rst),
    .Q(timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_10 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[10]),
    .R(sys_rst),
    .Q(timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_11 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[11]),
    .R(sys_rst),
    .Q(timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_12 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[12]),
    .R(sys_rst),
    .Q(timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_13 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[13]),
    .R(sys_rst),
    .Q(timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_14 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[14]),
    .R(sys_rst),
    .Q(timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_15 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[15]),
    .R(sys_rst),
    .Q(timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_16 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[16]),
    .R(sys_rst),
    .Q(timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_17 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[17]),
    .R(sys_rst),
    .Q(timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_18 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[18]),
    .R(sys_rst),
    .Q(timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_19 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[19]),
    .R(sys_rst),
    .Q(timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_20 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[20]),
    .R(sys_rst),
    .Q(timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_21 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[21]),
    .R(sys_rst),
    .Q(timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_22 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[22]),
    .R(sys_rst),
    .Q(timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_23 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[23]),
    .R(sys_rst),
    .Q(timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_24 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[24]),
    .R(sys_rst),
    .Q(timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_25 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[25]),
    .R(sys_rst),
    .Q(timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_26 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[26]),
    .R(sys_rst),
    .Q(timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_27 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[27]),
    .R(sys_rst),
    .Q(timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_28 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[28]),
    .R(sys_rst),
    .Q(timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_29 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[29]),
    .R(sys_rst),
    .Q(timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_30 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[30]),
    .R(sys_rst),
    .Q(timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_31 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[31]),
    .R(sys_rst),
    .Q(timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_we_1590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_we_1636)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_we_1682)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_we_1728)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_we_1774)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_we_1820)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_source_payload_we_1866)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_we_1912)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FD   ddram_ras_n_1032 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_206)
  );
  FD   ddram_cas_n_1033 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_207)
  );
  FD   ddram_we_n_1034 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_208)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_row_open),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_row_open),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_row_open),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_row_open),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_row_open),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_row_open),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_row_open),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_row_open),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_634_o),
    .R(sys_rst),
    .Q(uart_phy_source_valid_912)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p2_rddata_valid),
    .D(sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_valid_1153)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_is_read_1155)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_is_write_1156)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_204)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_203)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_202)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_201)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_200)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_199)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_198)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_197)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_196)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_195)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_194)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_193)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_192)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_191)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_190)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_189)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_188)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_8),
    .CE(sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<0>  (
    .CI(sdram_timer_done),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[0]),
    .O(Mcount_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_sdram_timer_count_xor<0>  (
    .CI(sdram_timer_done),
    .LI(Mcount_sdram_timer_count_lut[0]),
    .O(Mcount_sdram_timer_count)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<1>  (
    .CI(Mcount_sdram_timer_count_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[1]),
    .O(Mcount_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_sdram_timer_count_xor<1>  (
    .CI(Mcount_sdram_timer_count_cy[0]),
    .LI(Mcount_sdram_timer_count_lut[1]),
    .O(Mcount_sdram_timer_count1)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<2>  (
    .CI(Mcount_sdram_timer_count_cy[1]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[2]),
    .O(Mcount_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_sdram_timer_count_xor<2>  (
    .CI(Mcount_sdram_timer_count_cy[1]),
    .LI(Mcount_sdram_timer_count_lut[2]),
    .O(Mcount_sdram_timer_count2)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<3>  (
    .CI(Mcount_sdram_timer_count_cy[2]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[3]),
    .O(Mcount_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_sdram_timer_count_xor<3>  (
    .CI(Mcount_sdram_timer_count_cy[2]),
    .LI(Mcount_sdram_timer_count_lut[3]),
    .O(Mcount_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<4>  (
    .I0(sdram_timer_done),
    .I1(sdram_timer_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<4>  (
    .CI(Mcount_sdram_timer_count_cy[3]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[4]),
    .O(Mcount_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_sdram_timer_count_xor<4>  (
    .CI(Mcount_sdram_timer_count_cy[3]),
    .LI(Mcount_sdram_timer_count_lut[4]),
    .O(Mcount_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<5>  (
    .I0(sdram_timer_done),
    .I1(sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<5>  (
    .CI(Mcount_sdram_timer_count_cy[4]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[5]),
    .O(Mcount_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_sdram_timer_count_xor<5>  (
    .CI(Mcount_sdram_timer_count_cy[4]),
    .LI(Mcount_sdram_timer_count_lut[5]),
    .O(Mcount_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<6>  (
    .I0(sdram_timer_done),
    .I1(sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<6>  (
    .CI(Mcount_sdram_timer_count_cy[5]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[6]),
    .O(Mcount_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_sdram_timer_count_xor<6>  (
    .CI(Mcount_sdram_timer_count_cy[5]),
    .LI(Mcount_sdram_timer_count_lut[6]),
    .O(Mcount_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<7>  (
    .I0(sdram_timer_done),
    .I1(sdram_timer_count[7]),
    .I2(sdram_tfawcon_ready),
    .O(Mcount_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<7>  (
    .CI(Mcount_sdram_timer_count_cy[6]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_sdram_timer_count_lut[7]),
    .O(Mcount_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_sdram_timer_count_xor<7>  (
    .CI(Mcount_sdram_timer_count_cy[6]),
    .LI(Mcount_sdram_timer_count_lut[7]),
    .O(Mcount_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<8>  (
    .I0(sdram_timer_done),
    .I1(sdram_timer_count[8]),
    .I2(sdram_tfawcon_ready),
    .O(Mcount_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_sdram_timer_count_xor<8>  (
    .CI(Mcount_sdram_timer_count_cy[7]),
    .LI(Mcount_sdram_timer_count_lut[8]),
    .O(Mcount_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<0>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<1>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<2>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<3>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<4>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<5>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<6>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<7>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<8>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<9>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<10>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<11>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<12>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<13>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<14>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<15>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<16>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<17>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<18>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<19>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<20>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<21>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<22>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<23>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<0>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<1>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<2>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<3>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<4>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<5>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<6>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<7>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<8>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<9>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<10>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<11>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<12>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<13>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<14>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<15>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<16>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<17>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<18>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<19>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<20>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<21>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<22>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<23>  (
    .I0(sdram_bandwidth_counter_23_2312),
    .I1(sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_sdram_bandwidth_nreads23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[0]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n5981[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[1]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n5981[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[2]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n5981[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[3]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n5981[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[4]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n5981[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[7]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n5981[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[5]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n5981[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[6]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n5981[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[0]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n5982[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[1]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n5982[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[4]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n5982[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[2]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n5982[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[3]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n5982[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[5]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n5982[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[6]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n5982[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[7]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n5982[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(port_cmd_ready5_5463),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(port_cmd_payload_we),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\port_cmd_payload_addr[23] ),
    .DPRA0(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1276)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3838)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3833 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2977)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2976)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_159)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_0 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_1 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_2 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_3 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_4 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_5 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_6 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_7 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_8 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_9 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  por_10 (
    .C(sys_clk),
    .CE(n1872_inv_3840),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(por[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count),
    .R(sys_rst),
    .Q(sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count3),
    .R(sys_rst),
    .Q(sdram_timer_count[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count1),
    .S(sys_rst),
    .Q(sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count2),
    .S(sys_rst),
    .Q(sdram_timer_count[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count4),
    .R(sys_rst),
    .Q(sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count5),
    .R(sys_rst),
    .Q(sdram_timer_count[5])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count8),
    .S(sys_rst),
    .Q(sdram_timer_count[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count6),
    .R(sys_rst),
    .Q(sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count7),
    .S(sys_rst),
    .Q(sdram_timer_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n9682_inv),
    .D(Mcount_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n9682_inv),
    .D(Mcount_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n9682_inv),
    .D(Mcount_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n9682_inv),
    .D(Mcount_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  counter_0 (
    .C(sys_clk),
    .CE(_n9670_inv),
    .D(Mcount_counter),
    .R(sys_rst),
    .Q(counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  counter_1 (
    .C(sys_clk),
    .CE(_n9670_inv),
    .D(Mcount_counter1),
    .R(sys_rst),
    .Q(counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n9664_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n9687_inv),
    .D(Mcount_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n9687_inv),
    .D(Mcount_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n9687_inv),
    .D(Mcount_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n9687_inv),
    .D(Mcount_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n9715_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n9715_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n9715_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n9715_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n9715_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n9722_inv),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n9722_inv),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n9722_inv),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n9722_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n9722_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9756_inv),
    .D(Mcount_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9756_inv),
    .D(Mcount_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9756_inv),
    .D(Mcount_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9751_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9751_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9751_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9751_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(port_cmd_ready5_5463),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(port_cmd_ready5_5463),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(port_cmd_ready5_5463),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9758_inv),
    .D(Mcount_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9758_inv),
    .D(Mcount_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9776_inv),
    .D(Mcount_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9776_inv),
    .D(Mcount_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9774_inv),
    .D(Mcount_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9774_inv),
    .D(Mcount_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9774_inv),
    .D(Mcount_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9769_inv),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9769_inv),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9769_inv),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9769_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9787_inv),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9787_inv),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9787_inv),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9787_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9794_inv),
    .D(Mcount_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9794_inv),
    .D(Mcount_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9792_inv),
    .D(Mcount_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9792_inv),
    .D(Mcount_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9792_inv),
    .D(Mcount_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9810_inv),
    .D(Mcount_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9810_inv),
    .D(Mcount_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9810_inv),
    .D(Mcount_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9805_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9805_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9805_inv),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9805_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9812_inv),
    .D(Mcount_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9812_inv),
    .D(Mcount_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9830_inv),
    .D(Mcount_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9830_inv),
    .D(Mcount_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9823_inv),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9823_inv),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9823_inv),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9823_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9828_inv),
    .D(Mcount_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9828_inv),
    .D(Mcount_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9828_inv),
    .D(Mcount_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9841_inv),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9841_inv),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9841_inv),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9841_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9848_inv),
    .D(Mcount_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9848_inv),
    .D(Mcount_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9846_inv),
    .D(Mcount_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9846_inv),
    .D(Mcount_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9846_inv),
    .D(Mcount_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9859_inv),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9859_inv),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9859_inv),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9859_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9864_inv),
    .D(Mcount_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9864_inv),
    .D(Mcount_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9864_inv),
    .D(Mcount_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9866_inv),
    .D(Mcount_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9866_inv),
    .D(Mcount_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n9877_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n9877_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n9877_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n9877_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n9884_inv),
    .D(Mcount_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n9884_inv),
    .D(Mcount_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n9882_inv),
    .D(Mcount_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n9882_inv),
    .D(Mcount_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n9882_inv),
    .D(Mcount_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n9900_inv),
    .D(Mcount_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n9886_inv),
    .D(Mcount_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n9886_inv),
    .D(Mcount_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n9886_inv),
    .D(Mcount_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n9894_inv),
    .D(Mcount_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1235)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_4616)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_4617)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_4622)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_4621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_4627)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1238)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_4626)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_4632)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1236)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_4631)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1244)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_4636)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_4641)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_4637)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1240)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_4642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1242)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1250)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_4646)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_4647)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_4651)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_4652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_4657)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1246)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_4656)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1248)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd8_1252)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd5_1257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd7_1259)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd6_1258)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd4_1256)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd3_1255)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd8_1263)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd2_1254)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd1_1253)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd7_1270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd6_1269)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd3_1266)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd5_1268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd4_1267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd2_1265)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd1_1264)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .Q(inst_LPM_FF_2_4610)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .Q(inst_LPM_FF_1_4611)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .Q(inst_LPM_FF_0_4612)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_rt_9395 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_4703 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<0>  (
    .CI(sdram_tfawcon_ready),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_rt_9395 ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<0> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_4703 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<1> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<1>_4705 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_4703 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<1> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<1> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<1>_4705 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<2> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<2>_4707 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<1>_4705 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<2> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<2> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<2>_4707 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<3> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<3>_4709 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<2>_4707 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<3> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<3> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<3>_4709 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<4> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<4>_4711 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<3>_4709 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<4> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<4> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<4>_4711 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<5> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<5>_4713 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<4>_4711 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<5> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<5> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<5>_4713 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<6> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<6>_4715 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<5>_4713 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<6> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<6> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<6>_4715 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<7> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<7>_4717 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<6>_4715 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<7> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<7> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<7>_4717 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<8> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<8>_4719 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<7>_4717 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<8> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<8> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<8>_4719 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<9> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<9>_4721 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<8>_4719 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<9> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<9> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<9>_4721 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<10> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<10>_4723 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<9>_4721 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<10> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<10> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<10>_4723 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<11> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<11>_4725 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<10>_4723 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<11> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<11> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<11>_4725 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<12> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<12>_4727 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<11>_4725 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<12> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<12> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<12>_4727 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<13> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<13>_4729 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<12>_4727 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<13> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<13> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<13>_4729 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<14> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<14>_4731 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<13>_4729 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<14> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<14> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<14>_4731 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<15> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<15>_4733 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<14>_4731 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<15> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<15> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<15>_4733 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<16> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<16>_4735 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<15>_4733 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<16> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<16> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<16>_4735 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<17> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<17>_4737 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<16>_4735 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<17> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<17> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<17>_4737 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<18> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<18>_4739 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<17>_4737 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<18> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<18> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<18>_4739 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<19> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<19>_4741 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<18>_4739 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<19> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<19> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<19>_4741 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<20> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<20>_4743 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<19>_4741 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<20> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<20> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<20>_4743 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<21> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<21>_4745 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<20>_4743 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<21> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<21> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<21>_4745 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<22> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<22>_4747 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<21>_4745 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<22> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<22> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<22>_4747 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<23> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<23>_4749 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<22>_4747 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<23> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<23> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<23>_4749 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<24> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<24>_4751 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<23>_4749 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<24> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<24> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<24>_4751 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<25> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<25>_4753 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<24>_4751 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<25> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<25> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<25>_4753 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<26> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<26>_4755 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<25>_4753 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<26> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<26> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<26>_4755 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<27> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<27>_4757 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<26>_4755 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<27> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<27> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<27>_4757 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<28> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<28>_4759 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<27>_4757 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<28> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<28> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<28>_4759 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<29> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<29>_4761 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<28>_4759 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<29> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<29> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<29>_4761 ),
    .DI(sdram_tfawcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<30> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<30>_4763 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<29>_4761 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<30> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<30> )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_xor<31>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<30>_4763 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<31> ),
    .O(\timer0_value[31]_GND_1_o_sub_1581_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(sdram_bankmachine0_row[2]),
    .I1(sdram_bankmachine0_row[1]),
    .I2(sdram_bankmachine0_row[0]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(sdram_bankmachine0_row[5]),
    .I1(sdram_bankmachine0_row[4]),
    .I2(sdram_bankmachine0_row[3]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(sdram_bankmachine0_row[8]),
    .I1(sdram_bankmachine0_row[7]),
    .I2(sdram_bankmachine0_row[6]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(sdram_bankmachine0_row[11]),
    .I1(sdram_bankmachine0_row[10]),
    .I2(sdram_bankmachine0_row[9]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(sdram_bankmachine0_row[13]),
    .I1(sdram_bankmachine0_row[12]),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[4]),
    .O(sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(sdram_bankmachine1_row[2]),
    .I1(sdram_bankmachine1_row[1]),
    .I2(sdram_bankmachine1_row[0]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(sdram_bankmachine1_row[5]),
    .I1(sdram_bankmachine1_row[4]),
    .I2(sdram_bankmachine1_row[3]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(sdram_bankmachine1_row[8]),
    .I1(sdram_bankmachine1_row[7]),
    .I2(sdram_bankmachine1_row[6]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(sdram_bankmachine1_row[11]),
    .I1(sdram_bankmachine1_row[10]),
    .I2(sdram_bankmachine1_row[9]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(sdram_bankmachine1_row[13]),
    .I1(sdram_bankmachine1_row[12]),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[4]),
    .O(sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(sdram_bankmachine2_row[2]),
    .I1(sdram_bankmachine2_row[1]),
    .I2(sdram_bankmachine2_row[0]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(sdram_bankmachine2_row[5]),
    .I1(sdram_bankmachine2_row[4]),
    .I2(sdram_bankmachine2_row[3]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(sdram_bankmachine2_row[8]),
    .I1(sdram_bankmachine2_row[7]),
    .I2(sdram_bankmachine2_row[6]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(sdram_bankmachine2_row[11]),
    .I1(sdram_bankmachine2_row[10]),
    .I2(sdram_bankmachine2_row[9]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(sdram_bankmachine2_row[13]),
    .I1(sdram_bankmachine2_row[12]),
    .I2(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[4]),
    .O(sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(sdram_bankmachine3_row[2]),
    .I1(sdram_bankmachine3_row[1]),
    .I2(sdram_bankmachine3_row[0]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(sdram_bankmachine3_row[5]),
    .I1(sdram_bankmachine3_row[4]),
    .I2(sdram_bankmachine3_row[3]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(sdram_bankmachine3_row[8]),
    .I1(sdram_bankmachine3_row[7]),
    .I2(sdram_bankmachine3_row[6]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(sdram_bankmachine3_row[11]),
    .I1(sdram_bankmachine3_row[10]),
    .I2(sdram_bankmachine3_row[9]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(sdram_bankmachine3_row[13]),
    .I1(sdram_bankmachine3_row[12]),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[4]),
    .O(sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(sdram_bankmachine4_row[2]),
    .I1(sdram_bankmachine4_row[1]),
    .I2(sdram_bankmachine4_row[0]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(sdram_bankmachine4_row[5]),
    .I1(sdram_bankmachine4_row[4]),
    .I2(sdram_bankmachine4_row[3]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(sdram_bankmachine4_row[8]),
    .I1(sdram_bankmachine4_row[7]),
    .I2(sdram_bankmachine4_row[6]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(sdram_bankmachine4_row[11]),
    .I1(sdram_bankmachine4_row[10]),
    .I2(sdram_bankmachine4_row[9]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(sdram_bankmachine4_row[13]),
    .I1(sdram_bankmachine4_row[12]),
    .I2(sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine4_row_hit_lut[4]),
    .O(sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(sdram_bankmachine5_row[2]),
    .I1(sdram_bankmachine5_row[1]),
    .I2(sdram_bankmachine5_row[0]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(sdram_bankmachine5_row[5]),
    .I1(sdram_bankmachine5_row[4]),
    .I2(sdram_bankmachine5_row[3]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(sdram_bankmachine5_row[8]),
    .I1(sdram_bankmachine5_row[7]),
    .I2(sdram_bankmachine5_row[6]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(sdram_bankmachine5_row[11]),
    .I1(sdram_bankmachine5_row[10]),
    .I2(sdram_bankmachine5_row[9]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(sdram_bankmachine5_row[13]),
    .I1(sdram_bankmachine5_row[12]),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine5_row_hit_lut[4]),
    .O(sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(sdram_bankmachine6_row[2]),
    .I1(sdram_bankmachine6_row[1]),
    .I2(sdram_bankmachine6_row[0]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(sdram_bankmachine6_row[5]),
    .I1(sdram_bankmachine6_row[4]),
    .I2(sdram_bankmachine6_row[3]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(sdram_bankmachine6_row[8]),
    .I1(sdram_bankmachine6_row[7]),
    .I2(sdram_bankmachine6_row[6]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(sdram_bankmachine6_row[11]),
    .I1(sdram_bankmachine6_row[10]),
    .I2(sdram_bankmachine6_row[9]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(sdram_bankmachine6_row[13]),
    .I1(sdram_bankmachine6_row[12]),
    .I2(sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine6_row_hit_lut[4]),
    .O(sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(sdram_bankmachine7_row[2]),
    .I1(sdram_bankmachine7_row[1]),
    .I2(sdram_bankmachine7_row[0]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(sdram_bankmachine7_row[5]),
    .I1(sdram_bankmachine7_row[4]),
    .I2(sdram_bankmachine7_row[3]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(sdram_bankmachine7_row[8]),
    .I1(sdram_bankmachine7_row[7]),
    .I2(sdram_bankmachine7_row[6]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(sdram_bankmachine7_row[11]),
    .I1(sdram_bankmachine7_row[10]),
    .I2(sdram_bankmachine7_row[9]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(sdram_bankmachine7_row[13]),
    .I1(sdram_bankmachine7_row[12]),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_sdram_bankmachine7_row_hit_lut[4]),
    .O(sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<0>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<0>_4852 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<0>_4852 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<0>_4853 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<1>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<1>_4854 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<0>_4853 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<1>_4854 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<1>_4855 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<2>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<2>_4856 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<1>_4855 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<2>_4856 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<2>_4857 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<3>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<3>_4858 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<2>_4857 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<3>_4858 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<3>_4859 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<4>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<4>_4860 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_cy<3>_4859 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o_lut<4>_4860 )
,
    .O(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_4861 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_4861 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_4862 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_4863 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_4862 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_4863 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_4864 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_4865 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_4864 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_4865 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_4866 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_4867 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_4866 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_4867 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_4868 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_4869 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_4868 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_4869 )
,
    .O(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<0>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<0>_4870 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<0>_4870 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<0>_4871 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<1>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<1>_4872 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<0>_4871 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<1>_4872 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<1>_4873 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<2>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<2>_4874 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<1>_4873 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<2>_4874 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<2>_4875 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<3>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<3>_4876 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<2>_4875 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<3>_4876 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<3>_4877 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<4>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<4>_4878 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_cy<3>_4877 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o_lut<4>_4878 )
,
    .O(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<0>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<0>_4879 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<0>_4879 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<0>_4880 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<1>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<1>_4881 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<0>_4880 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<1>_4881 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<1>_4882 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<2>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<2>_4883 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<1>_4882 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<2>_4883 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<2>_4884 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<3>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<3>_4885 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<2>_4884 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<3>_4885 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<3>_4886 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<4>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<4>_4887 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_cy<3>_4886 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o_lut<4>_4887 )
,
    .O(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<0>  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<0>_4888 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<0>_4888 )
,
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<0>_4889 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<1>  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<1>_4890 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<0>_4889 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<1>_4890 )
,
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<1>_4891 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<2>  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<2>_4892 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<1>_4891 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<2>_4892 )
,
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<2>_4893 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<3>  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<3>_4894 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<2>_4893 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<3>_4894 )
,
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<3>_4895 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<4>  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<4>_4896 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_cy<3>_4895 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o_lut<4>_4896 )
,
    .O(\sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<0>  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<0>_4897 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<0>_4897 )
,
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<0>_4898 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<1>  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<1>_4899 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<0>_4898 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<1>_4899 )
,
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<1>_4900 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<2>  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<2>_4901 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<1>_4900 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<2>_4901 )
,
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<2>_4902 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<3>  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<3>_4903 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<2>_4902 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<3>_4903 )
,
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<3>_4904 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<4>  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<4>_4905 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_cy<3>_4904 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o_lut<4>_4905 )
,
    .O(\sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<0>  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<0>_4906 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<0>_4906 )
,
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<0>_4907 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<1>  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<1>_4908 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<0>_4907 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<1>_4908 )
,
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<1>_4909 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<2>  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<2>_4910 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<1>_4909 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<2>_4910 )
,
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<2>_4911 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<3>  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<3>_4912 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<2>_4911 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<3>_4912 )
,
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<3>_4913 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<4>  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<4>_4914 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_cy<3>_4913 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o_lut<4>_4914 )
,
    .O(\sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<0>  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<0>_4915 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<0>_4915 )
,
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<0>_4916 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<1>  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<1>_4917 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<0>_4916 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<1>_4917 )
,
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<1>_4918 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<2>  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<2>_4919 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<1>_4918 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<2>_4919 )
,
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<2>_4920 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<3>  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<3>_4921 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<2>_4920 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<3>_4921 )
,
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<3>_4922 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<4>  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<4>_4923 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_cy<3>_4922 )
,
    .DI(sdram_tfawcon_ready),
    .S
(\Mcompar_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o_lut<4>_4923 )
,
    .O(\sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<0>  (
    .I0(uart_phy_phase_accumulator_tx[0]),
    .I1(uart_phy_storage_full[0]),
    .O(Madd_n5727_lut[0])
  );
  MUXCY   \Madd_n5727_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n5727_lut[0]),
    .O(Madd_n5727_cy[0])
  );
  XORCY   \Madd_n5727_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Madd_n5727_lut[0]),
    .O(n5727[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<1>  (
    .I0(uart_phy_phase_accumulator_tx[1]),
    .I1(uart_phy_storage_full[1]),
    .O(Madd_n5727_lut[1])
  );
  MUXCY   \Madd_n5727_cy<1>  (
    .CI(Madd_n5727_cy[0]),
    .DI(uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n5727_lut[1]),
    .O(Madd_n5727_cy[1])
  );
  XORCY   \Madd_n5727_xor<1>  (
    .CI(Madd_n5727_cy[0]),
    .LI(Madd_n5727_lut[1]),
    .O(n5727[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<2>  (
    .I0(uart_phy_phase_accumulator_tx[2]),
    .I1(uart_phy_storage_full[2]),
    .O(Madd_n5727_lut[2])
  );
  MUXCY   \Madd_n5727_cy<2>  (
    .CI(Madd_n5727_cy[1]),
    .DI(uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n5727_lut[2]),
    .O(Madd_n5727_cy[2])
  );
  XORCY   \Madd_n5727_xor<2>  (
    .CI(Madd_n5727_cy[1]),
    .LI(Madd_n5727_lut[2]),
    .O(n5727[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<3>  (
    .I0(uart_phy_phase_accumulator_tx[3]),
    .I1(uart_phy_storage_full[3]),
    .O(Madd_n5727_lut[3])
  );
  MUXCY   \Madd_n5727_cy<3>  (
    .CI(Madd_n5727_cy[2]),
    .DI(uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n5727_lut[3]),
    .O(Madd_n5727_cy[3])
  );
  XORCY   \Madd_n5727_xor<3>  (
    .CI(Madd_n5727_cy[2]),
    .LI(Madd_n5727_lut[3]),
    .O(n5727[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<4>  (
    .I0(uart_phy_phase_accumulator_tx[4]),
    .I1(uart_phy_storage_full[4]),
    .O(Madd_n5727_lut[4])
  );
  MUXCY   \Madd_n5727_cy<4>  (
    .CI(Madd_n5727_cy[3]),
    .DI(uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n5727_lut[4]),
    .O(Madd_n5727_cy[4])
  );
  XORCY   \Madd_n5727_xor<4>  (
    .CI(Madd_n5727_cy[3]),
    .LI(Madd_n5727_lut[4]),
    .O(n5727[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<5>  (
    .I0(uart_phy_phase_accumulator_tx[5]),
    .I1(uart_phy_storage_full[5]),
    .O(Madd_n5727_lut[5])
  );
  MUXCY   \Madd_n5727_cy<5>  (
    .CI(Madd_n5727_cy[4]),
    .DI(uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n5727_lut[5]),
    .O(Madd_n5727_cy[5])
  );
  XORCY   \Madd_n5727_xor<5>  (
    .CI(Madd_n5727_cy[4]),
    .LI(Madd_n5727_lut[5]),
    .O(n5727[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<6>  (
    .I0(uart_phy_phase_accumulator_tx[6]),
    .I1(uart_phy_storage_full[6]),
    .O(Madd_n5727_lut[6])
  );
  MUXCY   \Madd_n5727_cy<6>  (
    .CI(Madd_n5727_cy[5]),
    .DI(uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n5727_lut[6]),
    .O(Madd_n5727_cy[6])
  );
  XORCY   \Madd_n5727_xor<6>  (
    .CI(Madd_n5727_cy[5]),
    .LI(Madd_n5727_lut[6]),
    .O(n5727[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<7>  (
    .I0(uart_phy_phase_accumulator_tx[7]),
    .I1(uart_phy_storage_full[7]),
    .O(Madd_n5727_lut[7])
  );
  MUXCY   \Madd_n5727_cy<7>  (
    .CI(Madd_n5727_cy[6]),
    .DI(uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n5727_lut[7]),
    .O(Madd_n5727_cy[7])
  );
  XORCY   \Madd_n5727_xor<7>  (
    .CI(Madd_n5727_cy[6]),
    .LI(Madd_n5727_lut[7]),
    .O(n5727[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<8>  (
    .I0(uart_phy_phase_accumulator_tx[8]),
    .I1(uart_phy_storage_full_8_2177),
    .O(Madd_n5727_lut[8])
  );
  MUXCY   \Madd_n5727_cy<8>  (
    .CI(Madd_n5727_cy[7]),
    .DI(uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n5727_lut[8]),
    .O(Madd_n5727_cy[8])
  );
  XORCY   \Madd_n5727_xor<8>  (
    .CI(Madd_n5727_cy[7]),
    .LI(Madd_n5727_lut[8]),
    .O(n5727[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<9>  (
    .I0(uart_phy_phase_accumulator_tx[9]),
    .I1(uart_phy_storage_full_9_2205),
    .O(Madd_n5727_lut[9])
  );
  MUXCY   \Madd_n5727_cy<9>  (
    .CI(Madd_n5727_cy[8]),
    .DI(uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n5727_lut[9]),
    .O(Madd_n5727_cy[9])
  );
  XORCY   \Madd_n5727_xor<9>  (
    .CI(Madd_n5727_cy[8]),
    .LI(Madd_n5727_lut[9]),
    .O(n5727[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<10>  (
    .I0(uart_phy_phase_accumulator_tx[10]),
    .I1(uart_phy_storage_full_10_2204),
    .O(Madd_n5727_lut[10])
  );
  MUXCY   \Madd_n5727_cy<10>  (
    .CI(Madd_n5727_cy[9]),
    .DI(uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n5727_lut[10]),
    .O(Madd_n5727_cy[10])
  );
  XORCY   \Madd_n5727_xor<10>  (
    .CI(Madd_n5727_cy[9]),
    .LI(Madd_n5727_lut[10]),
    .O(n5727[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<11>  (
    .I0(uart_phy_phase_accumulator_tx[11]),
    .I1(uart_phy_storage_full_11_2203),
    .O(Madd_n5727_lut[11])
  );
  MUXCY   \Madd_n5727_cy<11>  (
    .CI(Madd_n5727_cy[10]),
    .DI(uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n5727_lut[11]),
    .O(Madd_n5727_cy[11])
  );
  XORCY   \Madd_n5727_xor<11>  (
    .CI(Madd_n5727_cy[10]),
    .LI(Madd_n5727_lut[11]),
    .O(n5727[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<12>  (
    .I0(uart_phy_phase_accumulator_tx[12]),
    .I1(uart_phy_storage_full_12_2202),
    .O(Madd_n5727_lut[12])
  );
  MUXCY   \Madd_n5727_cy<12>  (
    .CI(Madd_n5727_cy[11]),
    .DI(uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n5727_lut[12]),
    .O(Madd_n5727_cy[12])
  );
  XORCY   \Madd_n5727_xor<12>  (
    .CI(Madd_n5727_cy[11]),
    .LI(Madd_n5727_lut[12]),
    .O(n5727[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<13>  (
    .I0(uart_phy_phase_accumulator_tx[13]),
    .I1(uart_phy_storage_full_13_2201),
    .O(Madd_n5727_lut[13])
  );
  MUXCY   \Madd_n5727_cy<13>  (
    .CI(Madd_n5727_cy[12]),
    .DI(uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n5727_lut[13]),
    .O(Madd_n5727_cy[13])
  );
  XORCY   \Madd_n5727_xor<13>  (
    .CI(Madd_n5727_cy[12]),
    .LI(Madd_n5727_lut[13]),
    .O(n5727[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<14>  (
    .I0(uart_phy_phase_accumulator_tx[14]),
    .I1(uart_phy_storage_full_14_2200),
    .O(Madd_n5727_lut[14])
  );
  MUXCY   \Madd_n5727_cy<14>  (
    .CI(Madd_n5727_cy[13]),
    .DI(uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n5727_lut[14]),
    .O(Madd_n5727_cy[14])
  );
  XORCY   \Madd_n5727_xor<14>  (
    .CI(Madd_n5727_cy[13]),
    .LI(Madd_n5727_lut[14]),
    .O(n5727[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<15>  (
    .I0(uart_phy_phase_accumulator_tx[15]),
    .I1(uart_phy_storage_full_15_2199),
    .O(Madd_n5727_lut[15])
  );
  MUXCY   \Madd_n5727_cy<15>  (
    .CI(Madd_n5727_cy[14]),
    .DI(uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n5727_lut[15]),
    .O(Madd_n5727_cy[15])
  );
  XORCY   \Madd_n5727_xor<15>  (
    .CI(Madd_n5727_cy[14]),
    .LI(Madd_n5727_lut[15]),
    .O(n5727[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<16>  (
    .I0(uart_phy_phase_accumulator_tx[16]),
    .I1(uart_phy_storage_full_16_2176),
    .O(Madd_n5727_lut[16])
  );
  MUXCY   \Madd_n5727_cy<16>  (
    .CI(Madd_n5727_cy[15]),
    .DI(uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n5727_lut[16]),
    .O(Madd_n5727_cy[16])
  );
  XORCY   \Madd_n5727_xor<16>  (
    .CI(Madd_n5727_cy[15]),
    .LI(Madd_n5727_lut[16]),
    .O(n5727[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<17>  (
    .I0(uart_phy_phase_accumulator_tx[17]),
    .I1(uart_phy_storage_full_17_2198),
    .O(Madd_n5727_lut[17])
  );
  MUXCY   \Madd_n5727_cy<17>  (
    .CI(Madd_n5727_cy[16]),
    .DI(uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n5727_lut[17]),
    .O(Madd_n5727_cy[17])
  );
  XORCY   \Madd_n5727_xor<17>  (
    .CI(Madd_n5727_cy[16]),
    .LI(Madd_n5727_lut[17]),
    .O(n5727[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<18>  (
    .I0(uart_phy_phase_accumulator_tx[18]),
    .I1(uart_phy_storage_full_18_2197),
    .O(Madd_n5727_lut[18])
  );
  MUXCY   \Madd_n5727_cy<18>  (
    .CI(Madd_n5727_cy[17]),
    .DI(uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n5727_lut[18]),
    .O(Madd_n5727_cy[18])
  );
  XORCY   \Madd_n5727_xor<18>  (
    .CI(Madd_n5727_cy[17]),
    .LI(Madd_n5727_lut[18]),
    .O(n5727[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<19>  (
    .I0(uart_phy_phase_accumulator_tx[19]),
    .I1(uart_phy_storage_full_19_2175),
    .O(Madd_n5727_lut[19])
  );
  MUXCY   \Madd_n5727_cy<19>  (
    .CI(Madd_n5727_cy[18]),
    .DI(uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n5727_lut[19]),
    .O(Madd_n5727_cy[19])
  );
  XORCY   \Madd_n5727_xor<19>  (
    .CI(Madd_n5727_cy[18]),
    .LI(Madd_n5727_lut[19]),
    .O(n5727[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<20>  (
    .I0(uart_phy_phase_accumulator_tx[20]),
    .I1(uart_phy_storage_full_20_2196),
    .O(Madd_n5727_lut[20])
  );
  MUXCY   \Madd_n5727_cy<20>  (
    .CI(Madd_n5727_cy[19]),
    .DI(uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n5727_lut[20]),
    .O(Madd_n5727_cy[20])
  );
  XORCY   \Madd_n5727_xor<20>  (
    .CI(Madd_n5727_cy[19]),
    .LI(Madd_n5727_lut[20]),
    .O(n5727[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<21>  (
    .I0(uart_phy_phase_accumulator_tx[21]),
    .I1(uart_phy_storage_full_21_2174),
    .O(Madd_n5727_lut[21])
  );
  MUXCY   \Madd_n5727_cy<21>  (
    .CI(Madd_n5727_cy[20]),
    .DI(uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n5727_lut[21]),
    .O(Madd_n5727_cy[21])
  );
  XORCY   \Madd_n5727_xor<21>  (
    .CI(Madd_n5727_cy[20]),
    .LI(Madd_n5727_lut[21]),
    .O(n5727[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<22>  (
    .I0(uart_phy_phase_accumulator_tx[22]),
    .I1(uart_phy_storage_full_22_2173),
    .O(Madd_n5727_lut[22])
  );
  MUXCY   \Madd_n5727_cy<22>  (
    .CI(Madd_n5727_cy[21]),
    .DI(uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n5727_lut[22]),
    .O(Madd_n5727_cy[22])
  );
  XORCY   \Madd_n5727_xor<22>  (
    .CI(Madd_n5727_cy[21]),
    .LI(Madd_n5727_lut[22]),
    .O(n5727[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<23>  (
    .I0(uart_phy_phase_accumulator_tx[23]),
    .I1(uart_phy_storage_full_23_2195),
    .O(Madd_n5727_lut[23])
  );
  MUXCY   \Madd_n5727_cy<23>  (
    .CI(Madd_n5727_cy[22]),
    .DI(uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n5727_lut[23]),
    .O(Madd_n5727_cy[23])
  );
  XORCY   \Madd_n5727_xor<23>  (
    .CI(Madd_n5727_cy[22]),
    .LI(Madd_n5727_lut[23]),
    .O(n5727[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<24>  (
    .I0(uart_phy_phase_accumulator_tx[24]),
    .I1(uart_phy_storage_full_24_2544),
    .O(Madd_n5727_lut[24])
  );
  MUXCY   \Madd_n5727_cy<24>  (
    .CI(Madd_n5727_cy[23]),
    .DI(uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n5727_lut[24]),
    .O(Madd_n5727_cy[24])
  );
  XORCY   \Madd_n5727_xor<24>  (
    .CI(Madd_n5727_cy[23]),
    .LI(Madd_n5727_lut[24]),
    .O(n5727[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<25>  (
    .I0(uart_phy_phase_accumulator_tx[25]),
    .I1(uart_phy_storage_full_25_2543),
    .O(Madd_n5727_lut[25])
  );
  MUXCY   \Madd_n5727_cy<25>  (
    .CI(Madd_n5727_cy[24]),
    .DI(uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n5727_lut[25]),
    .O(Madd_n5727_cy[25])
  );
  XORCY   \Madd_n5727_xor<25>  (
    .CI(Madd_n5727_cy[24]),
    .LI(Madd_n5727_lut[25]),
    .O(n5727[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<26>  (
    .I0(uart_phy_phase_accumulator_tx[26]),
    .I1(uart_phy_storage_full_26_2542),
    .O(Madd_n5727_lut[26])
  );
  MUXCY   \Madd_n5727_cy<26>  (
    .CI(Madd_n5727_cy[25]),
    .DI(uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n5727_lut[26]),
    .O(Madd_n5727_cy[26])
  );
  XORCY   \Madd_n5727_xor<26>  (
    .CI(Madd_n5727_cy[25]),
    .LI(Madd_n5727_lut[26]),
    .O(n5727[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<27>  (
    .I0(uart_phy_phase_accumulator_tx[27]),
    .I1(uart_phy_storage_full_27_2541),
    .O(Madd_n5727_lut[27])
  );
  MUXCY   \Madd_n5727_cy<27>  (
    .CI(Madd_n5727_cy[26]),
    .DI(uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n5727_lut[27]),
    .O(Madd_n5727_cy[27])
  );
  XORCY   \Madd_n5727_xor<27>  (
    .CI(Madd_n5727_cy[26]),
    .LI(Madd_n5727_lut[27]),
    .O(n5727[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<28>  (
    .I0(uart_phy_phase_accumulator_tx[28]),
    .I1(uart_phy_storage_full_28_2540),
    .O(Madd_n5727_lut[28])
  );
  MUXCY   \Madd_n5727_cy<28>  (
    .CI(Madd_n5727_cy[27]),
    .DI(uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n5727_lut[28]),
    .O(Madd_n5727_cy[28])
  );
  XORCY   \Madd_n5727_xor<28>  (
    .CI(Madd_n5727_cy[27]),
    .LI(Madd_n5727_lut[28]),
    .O(n5727[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<29>  (
    .I0(uart_phy_phase_accumulator_tx[29]),
    .I1(uart_phy_storage_full_29_2539),
    .O(Madd_n5727_lut[29])
  );
  MUXCY   \Madd_n5727_cy<29>  (
    .CI(Madd_n5727_cy[28]),
    .DI(uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n5727_lut[29]),
    .O(Madd_n5727_cy[29])
  );
  XORCY   \Madd_n5727_xor<29>  (
    .CI(Madd_n5727_cy[28]),
    .LI(Madd_n5727_lut[29]),
    .O(n5727[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<30>  (
    .I0(uart_phy_phase_accumulator_tx[30]),
    .I1(uart_phy_storage_full_30_2538),
    .O(Madd_n5727_lut[30])
  );
  MUXCY   \Madd_n5727_cy<30>  (
    .CI(Madd_n5727_cy[29]),
    .DI(uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n5727_lut[30]),
    .O(Madd_n5727_cy[30])
  );
  XORCY   \Madd_n5727_xor<30>  (
    .CI(Madd_n5727_cy[29]),
    .LI(Madd_n5727_lut[30]),
    .O(n5727[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5727_lut<31>  (
    .I0(uart_phy_phase_accumulator_tx[31]),
    .I1(uart_phy_storage_full_31_2537),
    .O(Madd_n5727_lut[31])
  );
  MUXCY   \Madd_n5727_cy<31>  (
    .CI(Madd_n5727_cy[30]),
    .DI(uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n5727_lut[31]),
    .O(Madd_n5727_cy[31])
  );
  XORCY   \Madd_n5727_xor<31>  (
    .CI(Madd_n5727_cy[30]),
    .LI(Madd_n5727_lut[31]),
    .O(n5727[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<0>  (
    .I0(uart_phy_phase_accumulator_rx[0]),
    .I1(uart_phy_storage_full[0]),
    .O(Madd_n5732_lut[0])
  );
  MUXCY   \Madd_n5732_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n5732_lut[0]),
    .O(Madd_n5732_cy[0])
  );
  XORCY   \Madd_n5732_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Madd_n5732_lut[0]),
    .O(n5732[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<1>  (
    .I0(uart_phy_phase_accumulator_rx[1]),
    .I1(uart_phy_storage_full[1]),
    .O(Madd_n5732_lut[1])
  );
  MUXCY   \Madd_n5732_cy<1>  (
    .CI(Madd_n5732_cy[0]),
    .DI(uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n5732_lut[1]),
    .O(Madd_n5732_cy[1])
  );
  XORCY   \Madd_n5732_xor<1>  (
    .CI(Madd_n5732_cy[0]),
    .LI(Madd_n5732_lut[1]),
    .O(n5732[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<2>  (
    .I0(uart_phy_phase_accumulator_rx[2]),
    .I1(uart_phy_storage_full[2]),
    .O(Madd_n5732_lut[2])
  );
  MUXCY   \Madd_n5732_cy<2>  (
    .CI(Madd_n5732_cy[1]),
    .DI(uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n5732_lut[2]),
    .O(Madd_n5732_cy[2])
  );
  XORCY   \Madd_n5732_xor<2>  (
    .CI(Madd_n5732_cy[1]),
    .LI(Madd_n5732_lut[2]),
    .O(n5732[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<3>  (
    .I0(uart_phy_phase_accumulator_rx[3]),
    .I1(uart_phy_storage_full[3]),
    .O(Madd_n5732_lut[3])
  );
  MUXCY   \Madd_n5732_cy<3>  (
    .CI(Madd_n5732_cy[2]),
    .DI(uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n5732_lut[3]),
    .O(Madd_n5732_cy[3])
  );
  XORCY   \Madd_n5732_xor<3>  (
    .CI(Madd_n5732_cy[2]),
    .LI(Madd_n5732_lut[3]),
    .O(n5732[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<4>  (
    .I0(uart_phy_phase_accumulator_rx[4]),
    .I1(uart_phy_storage_full[4]),
    .O(Madd_n5732_lut[4])
  );
  MUXCY   \Madd_n5732_cy<4>  (
    .CI(Madd_n5732_cy[3]),
    .DI(uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n5732_lut[4]),
    .O(Madd_n5732_cy[4])
  );
  XORCY   \Madd_n5732_xor<4>  (
    .CI(Madd_n5732_cy[3]),
    .LI(Madd_n5732_lut[4]),
    .O(n5732[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<5>  (
    .I0(uart_phy_phase_accumulator_rx[5]),
    .I1(uart_phy_storage_full[5]),
    .O(Madd_n5732_lut[5])
  );
  MUXCY   \Madd_n5732_cy<5>  (
    .CI(Madd_n5732_cy[4]),
    .DI(uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n5732_lut[5]),
    .O(Madd_n5732_cy[5])
  );
  XORCY   \Madd_n5732_xor<5>  (
    .CI(Madd_n5732_cy[4]),
    .LI(Madd_n5732_lut[5]),
    .O(n5732[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<6>  (
    .I0(uart_phy_phase_accumulator_rx[6]),
    .I1(uart_phy_storage_full[6]),
    .O(Madd_n5732_lut[6])
  );
  MUXCY   \Madd_n5732_cy<6>  (
    .CI(Madd_n5732_cy[5]),
    .DI(uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n5732_lut[6]),
    .O(Madd_n5732_cy[6])
  );
  XORCY   \Madd_n5732_xor<6>  (
    .CI(Madd_n5732_cy[5]),
    .LI(Madd_n5732_lut[6]),
    .O(n5732[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<7>  (
    .I0(uart_phy_phase_accumulator_rx[7]),
    .I1(uart_phy_storage_full[7]),
    .O(Madd_n5732_lut[7])
  );
  MUXCY   \Madd_n5732_cy<7>  (
    .CI(Madd_n5732_cy[6]),
    .DI(uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n5732_lut[7]),
    .O(Madd_n5732_cy[7])
  );
  XORCY   \Madd_n5732_xor<7>  (
    .CI(Madd_n5732_cy[6]),
    .LI(Madd_n5732_lut[7]),
    .O(n5732[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<8>  (
    .I0(uart_phy_phase_accumulator_rx[8]),
    .I1(uart_phy_storage_full_8_2177),
    .O(Madd_n5732_lut[8])
  );
  MUXCY   \Madd_n5732_cy<8>  (
    .CI(Madd_n5732_cy[7]),
    .DI(uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n5732_lut[8]),
    .O(Madd_n5732_cy[8])
  );
  XORCY   \Madd_n5732_xor<8>  (
    .CI(Madd_n5732_cy[7]),
    .LI(Madd_n5732_lut[8]),
    .O(n5732[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<9>  (
    .I0(uart_phy_phase_accumulator_rx[9]),
    .I1(uart_phy_storage_full_9_2205),
    .O(Madd_n5732_lut[9])
  );
  MUXCY   \Madd_n5732_cy<9>  (
    .CI(Madd_n5732_cy[8]),
    .DI(uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n5732_lut[9]),
    .O(Madd_n5732_cy[9])
  );
  XORCY   \Madd_n5732_xor<9>  (
    .CI(Madd_n5732_cy[8]),
    .LI(Madd_n5732_lut[9]),
    .O(n5732[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<10>  (
    .I0(uart_phy_phase_accumulator_rx[10]),
    .I1(uart_phy_storage_full_10_2204),
    .O(Madd_n5732_lut[10])
  );
  MUXCY   \Madd_n5732_cy<10>  (
    .CI(Madd_n5732_cy[9]),
    .DI(uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n5732_lut[10]),
    .O(Madd_n5732_cy[10])
  );
  XORCY   \Madd_n5732_xor<10>  (
    .CI(Madd_n5732_cy[9]),
    .LI(Madd_n5732_lut[10]),
    .O(n5732[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<11>  (
    .I0(uart_phy_phase_accumulator_rx[11]),
    .I1(uart_phy_storage_full_11_2203),
    .O(Madd_n5732_lut[11])
  );
  MUXCY   \Madd_n5732_cy<11>  (
    .CI(Madd_n5732_cy[10]),
    .DI(uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n5732_lut[11]),
    .O(Madd_n5732_cy[11])
  );
  XORCY   \Madd_n5732_xor<11>  (
    .CI(Madd_n5732_cy[10]),
    .LI(Madd_n5732_lut[11]),
    .O(n5732[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<12>  (
    .I0(uart_phy_phase_accumulator_rx[12]),
    .I1(uart_phy_storage_full_12_2202),
    .O(Madd_n5732_lut[12])
  );
  MUXCY   \Madd_n5732_cy<12>  (
    .CI(Madd_n5732_cy[11]),
    .DI(uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n5732_lut[12]),
    .O(Madd_n5732_cy[12])
  );
  XORCY   \Madd_n5732_xor<12>  (
    .CI(Madd_n5732_cy[11]),
    .LI(Madd_n5732_lut[12]),
    .O(n5732[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<13>  (
    .I0(uart_phy_phase_accumulator_rx[13]),
    .I1(uart_phy_storage_full_13_2201),
    .O(Madd_n5732_lut[13])
  );
  MUXCY   \Madd_n5732_cy<13>  (
    .CI(Madd_n5732_cy[12]),
    .DI(uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n5732_lut[13]),
    .O(Madd_n5732_cy[13])
  );
  XORCY   \Madd_n5732_xor<13>  (
    .CI(Madd_n5732_cy[12]),
    .LI(Madd_n5732_lut[13]),
    .O(n5732[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<14>  (
    .I0(uart_phy_phase_accumulator_rx[14]),
    .I1(uart_phy_storage_full_14_2200),
    .O(Madd_n5732_lut[14])
  );
  MUXCY   \Madd_n5732_cy<14>  (
    .CI(Madd_n5732_cy[13]),
    .DI(uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n5732_lut[14]),
    .O(Madd_n5732_cy[14])
  );
  XORCY   \Madd_n5732_xor<14>  (
    .CI(Madd_n5732_cy[13]),
    .LI(Madd_n5732_lut[14]),
    .O(n5732[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<15>  (
    .I0(uart_phy_phase_accumulator_rx[15]),
    .I1(uart_phy_storage_full_15_2199),
    .O(Madd_n5732_lut[15])
  );
  MUXCY   \Madd_n5732_cy<15>  (
    .CI(Madd_n5732_cy[14]),
    .DI(uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n5732_lut[15]),
    .O(Madd_n5732_cy[15])
  );
  XORCY   \Madd_n5732_xor<15>  (
    .CI(Madd_n5732_cy[14]),
    .LI(Madd_n5732_lut[15]),
    .O(n5732[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<16>  (
    .I0(uart_phy_phase_accumulator_rx[16]),
    .I1(uart_phy_storage_full_16_2176),
    .O(Madd_n5732_lut[16])
  );
  MUXCY   \Madd_n5732_cy<16>  (
    .CI(Madd_n5732_cy[15]),
    .DI(uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n5732_lut[16]),
    .O(Madd_n5732_cy[16])
  );
  XORCY   \Madd_n5732_xor<16>  (
    .CI(Madd_n5732_cy[15]),
    .LI(Madd_n5732_lut[16]),
    .O(n5732[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<17>  (
    .I0(uart_phy_phase_accumulator_rx[17]),
    .I1(uart_phy_storage_full_17_2198),
    .O(Madd_n5732_lut[17])
  );
  MUXCY   \Madd_n5732_cy<17>  (
    .CI(Madd_n5732_cy[16]),
    .DI(uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n5732_lut[17]),
    .O(Madd_n5732_cy[17])
  );
  XORCY   \Madd_n5732_xor<17>  (
    .CI(Madd_n5732_cy[16]),
    .LI(Madd_n5732_lut[17]),
    .O(n5732[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<18>  (
    .I0(uart_phy_phase_accumulator_rx[18]),
    .I1(uart_phy_storage_full_18_2197),
    .O(Madd_n5732_lut[18])
  );
  MUXCY   \Madd_n5732_cy<18>  (
    .CI(Madd_n5732_cy[17]),
    .DI(uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n5732_lut[18]),
    .O(Madd_n5732_cy[18])
  );
  XORCY   \Madd_n5732_xor<18>  (
    .CI(Madd_n5732_cy[17]),
    .LI(Madd_n5732_lut[18]),
    .O(n5732[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<19>  (
    .I0(uart_phy_phase_accumulator_rx[19]),
    .I1(uart_phy_storage_full_19_2175),
    .O(Madd_n5732_lut[19])
  );
  MUXCY   \Madd_n5732_cy<19>  (
    .CI(Madd_n5732_cy[18]),
    .DI(uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n5732_lut[19]),
    .O(Madd_n5732_cy[19])
  );
  XORCY   \Madd_n5732_xor<19>  (
    .CI(Madd_n5732_cy[18]),
    .LI(Madd_n5732_lut[19]),
    .O(n5732[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<20>  (
    .I0(uart_phy_phase_accumulator_rx[20]),
    .I1(uart_phy_storage_full_20_2196),
    .O(Madd_n5732_lut[20])
  );
  MUXCY   \Madd_n5732_cy<20>  (
    .CI(Madd_n5732_cy[19]),
    .DI(uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n5732_lut[20]),
    .O(Madd_n5732_cy[20])
  );
  XORCY   \Madd_n5732_xor<20>  (
    .CI(Madd_n5732_cy[19]),
    .LI(Madd_n5732_lut[20]),
    .O(n5732[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<21>  (
    .I0(uart_phy_phase_accumulator_rx[21]),
    .I1(uart_phy_storage_full_21_2174),
    .O(Madd_n5732_lut[21])
  );
  MUXCY   \Madd_n5732_cy<21>  (
    .CI(Madd_n5732_cy[20]),
    .DI(uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n5732_lut[21]),
    .O(Madd_n5732_cy[21])
  );
  XORCY   \Madd_n5732_xor<21>  (
    .CI(Madd_n5732_cy[20]),
    .LI(Madd_n5732_lut[21]),
    .O(n5732[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<22>  (
    .I0(uart_phy_phase_accumulator_rx[22]),
    .I1(uart_phy_storage_full_22_2173),
    .O(Madd_n5732_lut[22])
  );
  MUXCY   \Madd_n5732_cy<22>  (
    .CI(Madd_n5732_cy[21]),
    .DI(uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n5732_lut[22]),
    .O(Madd_n5732_cy[22])
  );
  XORCY   \Madd_n5732_xor<22>  (
    .CI(Madd_n5732_cy[21]),
    .LI(Madd_n5732_lut[22]),
    .O(n5732[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<23>  (
    .I0(uart_phy_phase_accumulator_rx[23]),
    .I1(uart_phy_storage_full_23_2195),
    .O(Madd_n5732_lut[23])
  );
  MUXCY   \Madd_n5732_cy<23>  (
    .CI(Madd_n5732_cy[22]),
    .DI(uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n5732_lut[23]),
    .O(Madd_n5732_cy[23])
  );
  XORCY   \Madd_n5732_xor<23>  (
    .CI(Madd_n5732_cy[22]),
    .LI(Madd_n5732_lut[23]),
    .O(n5732[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<24>  (
    .I0(uart_phy_phase_accumulator_rx[24]),
    .I1(uart_phy_storage_full_24_2544),
    .O(Madd_n5732_lut[24])
  );
  MUXCY   \Madd_n5732_cy<24>  (
    .CI(Madd_n5732_cy[23]),
    .DI(uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n5732_lut[24]),
    .O(Madd_n5732_cy[24])
  );
  XORCY   \Madd_n5732_xor<24>  (
    .CI(Madd_n5732_cy[23]),
    .LI(Madd_n5732_lut[24]),
    .O(n5732[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<25>  (
    .I0(uart_phy_phase_accumulator_rx[25]),
    .I1(uart_phy_storage_full_25_2543),
    .O(Madd_n5732_lut[25])
  );
  MUXCY   \Madd_n5732_cy<25>  (
    .CI(Madd_n5732_cy[24]),
    .DI(uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n5732_lut[25]),
    .O(Madd_n5732_cy[25])
  );
  XORCY   \Madd_n5732_xor<25>  (
    .CI(Madd_n5732_cy[24]),
    .LI(Madd_n5732_lut[25]),
    .O(n5732[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<26>  (
    .I0(uart_phy_phase_accumulator_rx[26]),
    .I1(uart_phy_storage_full_26_2542),
    .O(Madd_n5732_lut[26])
  );
  MUXCY   \Madd_n5732_cy<26>  (
    .CI(Madd_n5732_cy[25]),
    .DI(uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n5732_lut[26]),
    .O(Madd_n5732_cy[26])
  );
  XORCY   \Madd_n5732_xor<26>  (
    .CI(Madd_n5732_cy[25]),
    .LI(Madd_n5732_lut[26]),
    .O(n5732[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<27>  (
    .I0(uart_phy_phase_accumulator_rx[27]),
    .I1(uart_phy_storage_full_27_2541),
    .O(Madd_n5732_lut[27])
  );
  MUXCY   \Madd_n5732_cy<27>  (
    .CI(Madd_n5732_cy[26]),
    .DI(uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n5732_lut[27]),
    .O(Madd_n5732_cy[27])
  );
  XORCY   \Madd_n5732_xor<27>  (
    .CI(Madd_n5732_cy[26]),
    .LI(Madd_n5732_lut[27]),
    .O(n5732[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<28>  (
    .I0(uart_phy_phase_accumulator_rx[28]),
    .I1(uart_phy_storage_full_28_2540),
    .O(Madd_n5732_lut[28])
  );
  MUXCY   \Madd_n5732_cy<28>  (
    .CI(Madd_n5732_cy[27]),
    .DI(uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n5732_lut[28]),
    .O(Madd_n5732_cy[28])
  );
  XORCY   \Madd_n5732_xor<28>  (
    .CI(Madd_n5732_cy[27]),
    .LI(Madd_n5732_lut[28]),
    .O(n5732[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<29>  (
    .I0(uart_phy_phase_accumulator_rx[29]),
    .I1(uart_phy_storage_full_29_2539),
    .O(Madd_n5732_lut[29])
  );
  MUXCY   \Madd_n5732_cy<29>  (
    .CI(Madd_n5732_cy[28]),
    .DI(uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n5732_lut[29]),
    .O(Madd_n5732_cy[29])
  );
  XORCY   \Madd_n5732_xor<29>  (
    .CI(Madd_n5732_cy[28]),
    .LI(Madd_n5732_lut[29]),
    .O(n5732[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<30>  (
    .I0(uart_phy_phase_accumulator_rx[30]),
    .I1(uart_phy_storage_full_30_2538),
    .O(Madd_n5732_lut[30])
  );
  MUXCY   \Madd_n5732_cy<30>  (
    .CI(Madd_n5732_cy[29]),
    .DI(uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n5732_lut[30]),
    .O(Madd_n5732_cy[30])
  );
  XORCY   \Madd_n5732_xor<30>  (
    .CI(Madd_n5732_cy[29]),
    .LI(Madd_n5732_lut[30]),
    .O(n5732[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n5732_lut<31>  (
    .I0(uart_phy_phase_accumulator_rx[31]),
    .I1(uart_phy_storage_full_31_2537),
    .O(Madd_n5732_lut[31])
  );
  MUXCY   \Madd_n5732_cy<31>  (
    .CI(Madd_n5732_cy[30]),
    .DI(uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n5732_lut[31]),
    .O(Madd_n5732_cy[31])
  );
  XORCY   \Madd_n5732_xor<31>  (
    .CI(Madd_n5732_cy[30]),
    .LI(Madd_n5732_lut[31]),
    .O(n5732[31])
  );
  MUXCY   \Madd_n5802_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(Madd_n5802_lut[0]),
    .O(Madd_n5802_cy[0])
  );
  XORCY   \Madd_n5802_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Madd_n5802_lut[0]),
    .O(n5802[0])
  );
  MUXCY   \Madd_n5802_cy<1>  (
    .CI(Madd_n5802_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<1>_rt_9396 ),
    .O(Madd_n5802_cy[1])
  );
  XORCY   \Madd_n5802_xor<1>  (
    .CI(Madd_n5802_cy[0]),
    .LI(\Madd_n5802_cy<1>_rt_9396 ),
    .O(n5802[1])
  );
  MUXCY   \Madd_n5802_cy<2>  (
    .CI(Madd_n5802_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<2>_rt_9397 ),
    .O(Madd_n5802_cy[2])
  );
  XORCY   \Madd_n5802_xor<2>  (
    .CI(Madd_n5802_cy[1]),
    .LI(\Madd_n5802_cy<2>_rt_9397 ),
    .O(n5802[2])
  );
  MUXCY   \Madd_n5802_cy<3>  (
    .CI(Madd_n5802_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<3>_rt_9398 ),
    .O(Madd_n5802_cy[3])
  );
  XORCY   \Madd_n5802_xor<3>  (
    .CI(Madd_n5802_cy[2]),
    .LI(\Madd_n5802_cy<3>_rt_9398 ),
    .O(n5802[3])
  );
  MUXCY   \Madd_n5802_cy<4>  (
    .CI(Madd_n5802_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<4>_rt_9399 ),
    .O(Madd_n5802_cy[4])
  );
  XORCY   \Madd_n5802_xor<4>  (
    .CI(Madd_n5802_cy[3]),
    .LI(\Madd_n5802_cy<4>_rt_9399 ),
    .O(n5802[4])
  );
  MUXCY   \Madd_n5802_cy<5>  (
    .CI(Madd_n5802_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<5>_rt_9400 ),
    .O(Madd_n5802_cy[5])
  );
  XORCY   \Madd_n5802_xor<5>  (
    .CI(Madd_n5802_cy[4]),
    .LI(\Madd_n5802_cy<5>_rt_9400 ),
    .O(n5802[5])
  );
  MUXCY   \Madd_n5802_cy<6>  (
    .CI(Madd_n5802_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<6>_rt_9401 ),
    .O(Madd_n5802_cy[6])
  );
  XORCY   \Madd_n5802_xor<6>  (
    .CI(Madd_n5802_cy[5]),
    .LI(\Madd_n5802_cy<6>_rt_9401 ),
    .O(n5802[6])
  );
  MUXCY   \Madd_n5802_cy<7>  (
    .CI(Madd_n5802_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<7>_rt_9402 ),
    .O(Madd_n5802_cy[7])
  );
  XORCY   \Madd_n5802_xor<7>  (
    .CI(Madd_n5802_cy[6]),
    .LI(\Madd_n5802_cy<7>_rt_9402 ),
    .O(n5802[7])
  );
  MUXCY   \Madd_n5802_cy<8>  (
    .CI(Madd_n5802_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<8>_rt_9403 ),
    .O(Madd_n5802_cy[8])
  );
  XORCY   \Madd_n5802_xor<8>  (
    .CI(Madd_n5802_cy[7]),
    .LI(\Madd_n5802_cy<8>_rt_9403 ),
    .O(n5802[8])
  );
  MUXCY   \Madd_n5802_cy<9>  (
    .CI(Madd_n5802_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<9>_rt_9404 ),
    .O(Madd_n5802_cy[9])
  );
  XORCY   \Madd_n5802_xor<9>  (
    .CI(Madd_n5802_cy[8]),
    .LI(\Madd_n5802_cy<9>_rt_9404 ),
    .O(n5802[9])
  );
  MUXCY   \Madd_n5802_cy<10>  (
    .CI(Madd_n5802_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<10>_rt_9405 ),
    .O(Madd_n5802_cy[10])
  );
  XORCY   \Madd_n5802_xor<10>  (
    .CI(Madd_n5802_cy[9]),
    .LI(\Madd_n5802_cy<10>_rt_9405 ),
    .O(n5802[10])
  );
  MUXCY   \Madd_n5802_cy<11>  (
    .CI(Madd_n5802_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<11>_rt_9406 ),
    .O(Madd_n5802_cy[11])
  );
  XORCY   \Madd_n5802_xor<11>  (
    .CI(Madd_n5802_cy[10]),
    .LI(\Madd_n5802_cy<11>_rt_9406 ),
    .O(n5802[11])
  );
  MUXCY   \Madd_n5802_cy<12>  (
    .CI(Madd_n5802_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<12>_rt_9407 ),
    .O(Madd_n5802_cy[12])
  );
  XORCY   \Madd_n5802_xor<12>  (
    .CI(Madd_n5802_cy[11]),
    .LI(\Madd_n5802_cy<12>_rt_9407 ),
    .O(n5802[12])
  );
  MUXCY   \Madd_n5802_cy<13>  (
    .CI(Madd_n5802_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<13>_rt_9408 ),
    .O(Madd_n5802_cy[13])
  );
  XORCY   \Madd_n5802_xor<13>  (
    .CI(Madd_n5802_cy[12]),
    .LI(\Madd_n5802_cy<13>_rt_9408 ),
    .O(n5802[13])
  );
  MUXCY   \Madd_n5802_cy<14>  (
    .CI(Madd_n5802_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<14>_rt_9409 ),
    .O(Madd_n5802_cy[14])
  );
  XORCY   \Madd_n5802_xor<14>  (
    .CI(Madd_n5802_cy[13]),
    .LI(\Madd_n5802_cy<14>_rt_9409 ),
    .O(n5802[14])
  );
  MUXCY   \Madd_n5802_cy<15>  (
    .CI(Madd_n5802_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<15>_rt_9410 ),
    .O(Madd_n5802_cy[15])
  );
  XORCY   \Madd_n5802_xor<15>  (
    .CI(Madd_n5802_cy[14]),
    .LI(\Madd_n5802_cy<15>_rt_9410 ),
    .O(n5802[15])
  );
  MUXCY   \Madd_n5802_cy<16>  (
    .CI(Madd_n5802_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<16>_rt_9411 ),
    .O(Madd_n5802_cy[16])
  );
  XORCY   \Madd_n5802_xor<16>  (
    .CI(Madd_n5802_cy[15]),
    .LI(\Madd_n5802_cy<16>_rt_9411 ),
    .O(n5802[16])
  );
  MUXCY   \Madd_n5802_cy<17>  (
    .CI(Madd_n5802_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<17>_rt_9412 ),
    .O(Madd_n5802_cy[17])
  );
  XORCY   \Madd_n5802_xor<17>  (
    .CI(Madd_n5802_cy[16]),
    .LI(\Madd_n5802_cy<17>_rt_9412 ),
    .O(n5802[17])
  );
  MUXCY   \Madd_n5802_cy<18>  (
    .CI(Madd_n5802_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<18>_rt_9413 ),
    .O(Madd_n5802_cy[18])
  );
  XORCY   \Madd_n5802_xor<18>  (
    .CI(Madd_n5802_cy[17]),
    .LI(\Madd_n5802_cy<18>_rt_9413 ),
    .O(n5802[18])
  );
  MUXCY   \Madd_n5802_cy<19>  (
    .CI(Madd_n5802_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<19>_rt_9414 ),
    .O(Madd_n5802_cy[19])
  );
  XORCY   \Madd_n5802_xor<19>  (
    .CI(Madd_n5802_cy[18]),
    .LI(\Madd_n5802_cy<19>_rt_9414 ),
    .O(n5802[19])
  );
  MUXCY   \Madd_n5802_cy<20>  (
    .CI(Madd_n5802_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<20>_rt_9415 ),
    .O(Madd_n5802_cy[20])
  );
  XORCY   \Madd_n5802_xor<20>  (
    .CI(Madd_n5802_cy[19]),
    .LI(\Madd_n5802_cy<20>_rt_9415 ),
    .O(n5802[20])
  );
  MUXCY   \Madd_n5802_cy<21>  (
    .CI(Madd_n5802_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<21>_rt_9416 ),
    .O(Madd_n5802_cy[21])
  );
  XORCY   \Madd_n5802_xor<21>  (
    .CI(Madd_n5802_cy[20]),
    .LI(\Madd_n5802_cy<21>_rt_9416 ),
    .O(n5802[21])
  );
  MUXCY   \Madd_n5802_cy<22>  (
    .CI(Madd_n5802_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<22>_rt_9417 ),
    .O(Madd_n5802_cy[22])
  );
  XORCY   \Madd_n5802_xor<22>  (
    .CI(Madd_n5802_cy[21]),
    .LI(\Madd_n5802_cy<22>_rt_9417 ),
    .O(n5802[22])
  );
  MUXCY   \Madd_n5802_cy<23>  (
    .CI(Madd_n5802_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n5802_cy<23>_rt_9418 ),
    .O(Madd_n5802_cy[23])
  );
  XORCY   \Madd_n5802_xor<23>  (
    .CI(Madd_n5802_cy[22]),
    .LI(\Madd_n5802_cy<23>_rt_9418 ),
    .O(n5802[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\interface_adr[3] ),
    .I1(mux101_133_5078),
    .I2(\interface_adr[2] ),
    .I3(mux101_132_5079),
    .I4(mux101_125_5080),
    .O(mux101_8_5077)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[17]),
    .I3(sdram_bandwidth_nwrites_status[1]),
    .I4(sdram_bandwidth_nwrites_status[9]),
    .I5(sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5078)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[1]),
    .I3(sdram_bandwidth_nreads_status[17]),
    .I4(sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5079)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[25]),
    .I3(sdram_phaseinjector3_status[9]),
    .I4(sdram_phaseinjector3_status[17]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5080)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux101_124_5083),
    .I3(mux101_131_5082),
    .I4(mux101_123_5084),
    .I5(mux101_113_5085),
    .O(mux101_71_5081)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_wrdata_storage_full_25_2447),
    .I3(sdram_phaseinjector3_wrdata_storage_full_9_2463),
    .I4(sdram_phaseinjector3_wrdata_storage_full_17_2455),
    .I5(sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5082)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[1]),
    .I3(sdram_phaseinjector3_address_storage_full_9_2164),
    .I4(sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5083)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[17]),
    .I3(sdram_phaseinjector2_status[1]),
    .I4(sdram_phaseinjector2_status[9]),
    .I5(sdram_phaseinjector2_status[25]),
    .O(mux101_123_5084)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_17_2415),
    .I3(sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_9_2423),
    .I5(sdram_phaseinjector2_wrdata_storage_full_25_2407),
    .O(mux101_113_5085)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux101_122_5088),
    .I3(mux101_13_5087),
    .I4(mux101_121_5089),
    .I5(mux101_112_5090),
    .O(mux101_7_5086)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full[1]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full_9_2149),
    .I4(sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5087)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[9]),
    .I3(sdram_phaseinjector2_command_storage_full[1]),
    .I4(sdram_phaseinjector1_status[1]),
    .I5(sdram_phaseinjector1_status[17]),
    .O(mux101_122_5088)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_9_2383),
    .I3(sdram_phaseinjector1_status[25]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_17_2375),
    .O(mux101_121_5089)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full[1]),
    .I3(sdram_phaseinjector1_wrdata_storage_full_25_2367),
    .I4(sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(sdram_phaseinjector1_address_storage_full_9_2134),
    .O(mux101_112_5090)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux101_111_5093),
    .I3(mux101_12_5092),
    .I4(mux101_11_5094),
    .I5(mux101_10_5095),
    .O(mux101_6_5091)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[1]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[1]),
    .I4(sdram_phaseinjector0_status[9]),
    .O(mux101_12_5092)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(sdram_phaseinjector0_status[17]),
    .I4(sdram_phaseinjector0_status[25]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_9_2343),
    .O(mux101_111_5093)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_17_2335),
    .I4(sdram_phaseinjector0_wrdata_storage_full_25_2327),
    .I5(sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5094)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_storage_full[1]),
    .I3(sdram_phaseinjector0_command_storage_full[1]),
    .I4(sdram_phaseinjector0_address_storage_full_9_2119),
    .O(mux101_10_5095)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\interface_adr[3] ),
    .I1(mux100_133_5097),
    .I2(\interface_adr[2] ),
    .I3(mux100_132_5098),
    .I4(mux100_125_5099),
    .O(mux100_8_5096)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[16]),
    .I3(sdram_bandwidth_nwrites_status[0]),
    .I4(sdram_bandwidth_nwrites_status[8]),
    .I5(sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5097)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[0]),
    .I3(sdram_bandwidth_nreads_status[16]),
    .I4(sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5098)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[24]),
    .I3(sdram_phaseinjector3_status[8]),
    .I4(sdram_phaseinjector3_status[16]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5099)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux100_124_5102),
    .I3(mux100_131_5101),
    .I4(mux100_123_5103),
    .I5(mux100_113_5104),
    .O(mux100_71_5100)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_wrdata_storage_full_24_2448),
    .I3(sdram_phaseinjector3_wrdata_storage_full_8_2464),
    .I4(sdram_phaseinjector3_wrdata_storage_full_16_2456),
    .I5(sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5101)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[0]),
    .I3(sdram_phaseinjector3_address_storage_full_8_2165),
    .I4(sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5102)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[16]),
    .I3(sdram_phaseinjector2_status[0]),
    .I4(sdram_phaseinjector2_status[8]),
    .I5(sdram_phaseinjector2_status[24]),
    .O(mux100_123_5103)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_16_2416),
    .I3(sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_8_2424),
    .I5(sdram_phaseinjector2_wrdata_storage_full_24_2408),
    .O(mux100_113_5104)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_7 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux100_122_5107),
    .I3(mux100_13_5106),
    .I4(mux100_121_5108),
    .I5(mux100_112_5109),
    .O(mux100_7_5105)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full[0]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full_8_2150),
    .I4(sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5106)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[8]),
    .I3(sdram_phaseinjector2_command_storage_full[0]),
    .I4(sdram_phaseinjector1_status[0]),
    .I5(sdram_phaseinjector1_status[16]),
    .O(mux100_122_5107)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_8_2384),
    .I3(sdram_phaseinjector1_status[24]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_16_2376),
    .O(mux100_121_5108)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full[0]),
    .I3(sdram_phaseinjector1_wrdata_storage_full_24_2368),
    .I4(sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(sdram_phaseinjector1_address_storage_full_8_2135),
    .O(mux100_112_5109)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux100_111_5112),
    .I3(mux100_12_5111),
    .I4(mux100_11_5113),
    .I5(mux100_10_5114),
    .O(mux100_6_5110)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[0]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[0]),
    .I4(sdram_phaseinjector0_status[8]),
    .O(mux100_12_5111)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(sdram_phaseinjector0_status[16]),
    .I4(sdram_phaseinjector0_status[24]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_8_2344),
    .O(mux100_111_5112)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_16_2336),
    .I4(sdram_phaseinjector0_wrdata_storage_full_24_2328),
    .I5(sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5113)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_storage_full[0]),
    .I3(sdram_phaseinjector0_command_storage_full[0]),
    .I4(sdram_phaseinjector0_address_storage_full_8_2120),
    .O(mux100_10_5114)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\interface_adr[3] ),
    .I1(mux102_133_5116),
    .I2(\interface_adr[2] ),
    .I3(mux102_132_5117),
    .I4(mux102_125_5118),
    .O(mux102_8_5115)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[18]),
    .I3(sdram_bandwidth_nwrites_status[2]),
    .I4(sdram_bandwidth_nwrites_status[10]),
    .I5(sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5116)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[2]),
    .I3(sdram_bandwidth_nreads_status[18]),
    .I4(sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5117)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[26]),
    .I3(sdram_phaseinjector3_status[10]),
    .I4(sdram_phaseinjector3_status[18]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5118)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux102_124_5121),
    .I3(mux102_131_5120),
    .I4(mux102_123_5122),
    .I5(mux102_113_5123),
    .O(mux102_71_5119)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_wrdata_storage_full_26_2446),
    .I3(sdram_phaseinjector3_wrdata_storage_full_10_2462),
    .I4(sdram_phaseinjector3_wrdata_storage_full_18_2454),
    .I5(sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5120)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[2]),
    .I3(sdram_phaseinjector3_address_storage_full_10_2163),
    .I4(sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5121)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[18]),
    .I3(sdram_phaseinjector2_status[2]),
    .I4(sdram_phaseinjector2_status[10]),
    .I5(sdram_phaseinjector2_status[26]),
    .O(mux102_123_5122)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_18_2414),
    .I3(sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_10_2422),
    .I5(sdram_phaseinjector2_wrdata_storage_full_26_2406),
    .O(mux102_113_5123)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux102_122_5126),
    .I3(mux102_13_5125),
    .I4(mux102_121_5127),
    .I5(mux102_112_5128),
    .O(mux102_7_5124)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full[2]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full_10_2148),
    .I4(sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5125)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[10]),
    .I3(sdram_phaseinjector2_command_storage_full[2]),
    .I4(sdram_phaseinjector1_status[2]),
    .I5(sdram_phaseinjector1_status[18]),
    .O(mux102_122_5126)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_10_2382),
    .I3(sdram_phaseinjector1_status[26]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_18_2374),
    .O(mux102_121_5127)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full[2]),
    .I3(sdram_phaseinjector1_wrdata_storage_full_26_2366),
    .I4(sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(sdram_phaseinjector1_address_storage_full_10_2133),
    .O(mux102_112_5128)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux102_111_5131),
    .I3(mux102_12_5130),
    .I4(mux102_11_5132),
    .I5(mux102_10_5133),
    .O(mux102_6_5129)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[2]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[2]),
    .I4(sdram_phaseinjector0_status[10]),
    .O(mux102_12_5130)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(sdram_phaseinjector0_status[18]),
    .I4(sdram_phaseinjector0_status[26]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_10_2342),
    .O(mux102_111_5131)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_18_2334),
    .I4(sdram_phaseinjector0_wrdata_storage_full_26_2326),
    .I5(sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5132)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_storage_full[2]),
    .I3(sdram_phaseinjector0_command_storage_full[2]),
    .I4(sdram_phaseinjector0_address_storage_full_10_2118),
    .O(mux102_10_5133)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\interface_adr[3] ),
    .I1(mux103_133_5135),
    .I2(\interface_adr[2] ),
    .I3(mux103_132_5136),
    .I4(mux103_125_5137),
    .O(mux103_8_5134)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[19]),
    .I3(sdram_bandwidth_nwrites_status[3]),
    .I4(sdram_bandwidth_nwrites_status[11]),
    .I5(sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5135)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[3]),
    .I3(sdram_bandwidth_nreads_status[19]),
    .I4(sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5136)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[27]),
    .I3(sdram_phaseinjector3_status[11]),
    .I4(sdram_phaseinjector3_status[19]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5137)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux103_124_5140),
    .I3(mux103_131_5139),
    .I4(mux103_123_5141),
    .I5(mux103_113_5142),
    .O(mux103_71_5138)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector3_wrdata_storage_full_19_2453),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector3_wrdata_storage_full_27_2445),
    .I4(sdram_phaseinjector3_wrdata_storage_full_11_2461),
    .O(mux103_131_5139)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[3]),
    .I3(sdram_phaseinjector3_address_storage_full_11_2162),
    .I4(sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5140)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[19]),
    .I3(sdram_phaseinjector2_status[3]),
    .I4(sdram_phaseinjector2_status[11]),
    .I5(sdram_phaseinjector2_status[27]),
    .O(mux103_123_5141)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_19_2413),
    .I3(sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_11_2421),
    .I5(sdram_phaseinjector2_wrdata_storage_full_27_2405),
    .O(mux103_113_5142)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux103_122_5145),
    .I3(mux103_13_5144),
    .I4(mux103_121_5146),
    .I5(mux103_112_5147),
    .O(mux103_7_5143)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full_11_2147),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5144)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[11]),
    .I3(sdram_phaseinjector2_command_storage_full[3]),
    .I4(sdram_phaseinjector1_status[3]),
    .I5(sdram_phaseinjector1_status[19]),
    .O(mux103_122_5145)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_11_2381),
    .I3(sdram_phaseinjector1_status[27]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_19_2373),
    .O(mux103_121_5146)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full_11_2132),
    .I3(sdram_phaseinjector1_address_storage_full[3]),
    .I4(sdram_phaseinjector1_wrdata_storage_full_27_2365),
    .O(mux103_112_5147)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux103_111_5150),
    .I3(mux103_12_5149),
    .I4(mux103_11_5151),
    .I5(mux103_10_5152),
    .O(mux103_6_5148)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[3]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[3]),
    .I4(sdram_phaseinjector0_status[11]),
    .O(mux103_12_5149)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(sdram_phaseinjector0_status[19]),
    .I4(sdram_phaseinjector0_status[27]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_11_2341),
    .O(mux103_111_5150)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector0_address_storage_full[3]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_27_2325),
    .I4(sdram_phaseinjector0_wrdata_storage_full_19_2333),
    .O(mux103_11_5151)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_storage_full[3]),
    .I3(sdram_phaseinjector0_command_storage_full[3]),
    .I4(sdram_phaseinjector0_address_storage_full_11_2117),
    .O(mux103_10_5152)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\interface_adr[3] ),
    .I1(mux104_133_5154),
    .I2(\interface_adr[2] ),
    .I3(mux104_132_5155),
    .I4(mux104_125_5156),
    .O(mux104_8_5153)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[20]),
    .I3(sdram_bandwidth_nwrites_status[4]),
    .I4(sdram_bandwidth_nwrites_status[12]),
    .I5(sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5154)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[4]),
    .I3(sdram_bandwidth_nreads_status[20]),
    .I4(sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5155)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[28]),
    .I3(sdram_phaseinjector3_status[12]),
    .I4(sdram_phaseinjector3_status[20]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5156)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux104_124_5159),
    .I3(mux104_131_5158),
    .I4(mux104_123_5160),
    .I5(mux104_113_5161),
    .O(mux104_71_5157)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector3_wrdata_storage_full_20_2452),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector3_wrdata_storage_full_28_2444),
    .I4(sdram_phaseinjector3_wrdata_storage_full_12_2460),
    .O(mux104_131_5158)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[4]),
    .I3(sdram_phaseinjector3_address_storage_full_12_2161),
    .I4(sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5159)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[20]),
    .I3(sdram_phaseinjector2_status[4]),
    .I4(sdram_phaseinjector2_status[12]),
    .I5(sdram_phaseinjector2_status[28]),
    .O(mux104_123_5160)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_20_2412),
    .I3(sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_12_2420),
    .I5(sdram_phaseinjector2_wrdata_storage_full_28_2404),
    .O(mux104_113_5161)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux104_122_5164),
    .I3(mux104_13_5163),
    .I4(mux104_121_5165),
    .I5(mux104_112_5166),
    .O(mux104_7_5162)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full_12_2146),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5163)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[12]),
    .I3(sdram_phaseinjector2_command_storage_full[4]),
    .I4(sdram_phaseinjector1_status[4]),
    .I5(sdram_phaseinjector1_status[20]),
    .O(mux104_122_5164)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_12_2380),
    .I3(sdram_phaseinjector1_status[28]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_20_2372),
    .O(mux104_121_5165)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full_12_2131),
    .I3(sdram_phaseinjector1_address_storage_full[4]),
    .I4(sdram_phaseinjector1_wrdata_storage_full_28_2364),
    .O(mux104_112_5166)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux104_111_5169),
    .I3(mux104_12_5168),
    .I4(mux104_11_5170),
    .I5(mux104_10_5171),
    .O(mux104_6_5167)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[4]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[4]),
    .I4(sdram_phaseinjector0_status[12]),
    .O(mux104_12_5168)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(sdram_phaseinjector0_status[20]),
    .I4(sdram_phaseinjector0_status[28]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_12_2340),
    .O(mux104_111_5169)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector0_address_storage_full[4]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_28_2324),
    .I4(sdram_phaseinjector0_wrdata_storage_full_20_2332),
    .O(mux104_11_5170)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_command_storage_full[4]),
    .I3(sdram_phaseinjector0_address_storage_full_12_2116),
    .O(mux104_10_5171)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\interface_adr[3] ),
    .I1(mux105_133_5173),
    .I2(\interface_adr[2] ),
    .I3(mux105_132_5174),
    .I4(mux105_125_5175),
    .O(mux105_8_5172)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[21]),
    .I3(sdram_bandwidth_nwrites_status[5]),
    .I4(sdram_bandwidth_nwrites_status[13]),
    .I5(sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5173)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[5]),
    .I3(sdram_bandwidth_nreads_status[21]),
    .I4(sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5174)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[29]),
    .I3(sdram_phaseinjector3_status[13]),
    .I4(sdram_phaseinjector3_status[21]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5175)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux105_124_5178),
    .I3(mux105_131_5177),
    .I4(mux105_123_5179),
    .I5(mux105_113_5180),
    .O(mux105_71_5176)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector3_wrdata_storage_full_21_2451),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector3_wrdata_storage_full_29_2443),
    .I4(sdram_phaseinjector3_wrdata_storage_full_13_2459),
    .O(mux105_131_5177)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_command_storage_full[5]),
    .I3(sdram_phaseinjector3_address_storage_full_13_2160),
    .I4(sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5178)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[21]),
    .I3(sdram_phaseinjector2_status[5]),
    .I4(sdram_phaseinjector2_status[13]),
    .I5(sdram_phaseinjector2_status[29]),
    .O(mux105_123_5179)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_21_2411),
    .I3(sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_13_2419),
    .I5(sdram_phaseinjector2_wrdata_storage_full_29_2403),
    .O(mux105_113_5180)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector2_address_storage_full_13_2145),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5181)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_status[13]),
    .I3(sdram_phaseinjector2_command_storage_full[5]),
    .I4(sdram_phaseinjector1_status[5]),
    .I5(sdram_phaseinjector1_status[21]),
    .O(mux105_122_5182)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_13_2379),
    .I3(sdram_phaseinjector1_status[29]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_21_2371),
    .O(mux105_121_5183)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full_13_2130),
    .I3(sdram_phaseinjector1_address_storage_full[5]),
    .I4(sdram_phaseinjector1_wrdata_storage_full_29_2363),
    .O(mux105_112_5184)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector0_status[5]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_command_storage_full[5]),
    .I4(sdram_phaseinjector0_status[13]),
    .O(mux105_12_5185)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(sdram_phaseinjector0_status[21]),
    .I4(sdram_phaseinjector0_status[29]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_13_2339),
    .O(mux105_111_5186)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector0_address_storage_full[5]),
    .I3(sdram_phaseinjector0_wrdata_storage_full_29_2323),
    .I4(sdram_phaseinjector0_wrdata_storage_full_21_2331),
    .O(mux105_11_5187)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_command_storage_full[5]),
    .I3(sdram_phaseinjector0_address_storage_full_13_2115),
    .O(mux105_10_5188)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[22]),
    .I3(sdram_bandwidth_nwrites_status[6]),
    .I4(sdram_bandwidth_nwrites_status[14]),
    .I5(sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5189)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[6]),
    .I3(sdram_bandwidth_nreads_status[22]),
    .I4(sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5190)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[30]),
    .I3(sdram_phaseinjector3_status[14]),
    .I4(sdram_phaseinjector3_status[22]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5191)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux106_124_5194),
    .I3(mux106_131_5193),
    .I4(mux106_123_5195),
    .I5(mux106_112_5196),
    .O(mux106_71_5192)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector3_wrdata_storage_full_22_2450),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector3_wrdata_storage_full_30_2442),
    .I4(sdram_phaseinjector3_wrdata_storage_full_14_2458),
    .O(mux106_131_5193)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(sdram_phaseinjector3_address_storage_full[6]),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .O(mux106_124_5194)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[22]),
    .I3(sdram_phaseinjector2_status[6]),
    .I4(sdram_phaseinjector2_status[14]),
    .I5(sdram_phaseinjector2_status[30]),
    .O(mux106_123_5195)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_22_2410),
    .I3(sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_14_2418),
    .I5(sdram_phaseinjector2_wrdata_storage_full_30_2402),
    .O(mux106_112_5196)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(sdram_phaseinjector2_address_storage_full[6]),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(mux106_13_5197)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector1_status[14]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_status[6]),
    .I4(sdram_phaseinjector1_status[22]),
    .O(mux106_122_5198)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_14_2378),
    .I3(sdram_phaseinjector1_status[30]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_22_2370),
    .O(mux106_121_5199)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full[6]),
    .I3(sdram_phaseinjector1_wrdata_storage_full_30_2362),
    .O(mux106_111_5200)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr<2>1 ),
    .I2(mux106_10_f7_5202),
    .O(mux106_6_5201)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5203),
    .I1(mux106_11_5204),
    .S(\interface_adr[2] ),
    .O(mux106_10_f7_5202)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(sdram_phaseinjector0_status[22]),
    .I4(sdram_phaseinjector0_status[30]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_14_2338),
    .O(mux106_12_5203)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(sdram_phaseinjector0_status[6]),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector0_status[14]),
    .I3(\interface_adr[1] ),
    .O(mux106_11_5204)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .O(mux107_14_5206)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_bandwidth_nwrites_status[23]),
    .I3(sdram_bandwidth_nwrites_status[7]),
    .I4(sdram_bandwidth_nwrites_status[15]),
    .I5(sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5207)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector3_status[7]),
    .I3(sdram_bandwidth_nreads_status[23]),
    .I4(sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5208)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector3_status[31]),
    .I3(sdram_phaseinjector3_status[15]),
    .I4(sdram_phaseinjector3_status[23]),
    .I5(sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5209)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(mux107_124_5212),
    .I3(mux107_131_5211),
    .I4(mux107_123_5213),
    .I5(mux107_112_5214),
    .O(mux107_71_5210)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector3_wrdata_storage_full_23_2449),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector3_wrdata_storage_full_31_2441),
    .I4(sdram_phaseinjector3_wrdata_storage_full_15_2457),
    .O(mux107_131_5211)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(sdram_phaseinjector3_address_storage_full[7]),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .O(mux107_124_5212)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_status[23]),
    .I3(sdram_phaseinjector2_status[7]),
    .I4(sdram_phaseinjector2_status[15]),
    .I5(sdram_phaseinjector2_status[31]),
    .O(mux107_123_5213)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector2_wrdata_storage_full_23_2409),
    .I3(sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(sdram_phaseinjector2_wrdata_storage_full_15_2417),
    .I5(sdram_phaseinjector2_wrdata_storage_full_31_2401),
    .O(mux107_112_5214)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(sdram_phaseinjector2_address_storage_full[7]),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(mux107_13_5215)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\interface_adr[0] ),
    .I1(sdram_phaseinjector1_status[15]),
    .I2(\interface_adr[1] ),
    .I3(sdram_phaseinjector1_status[7]),
    .I4(sdram_phaseinjector1_status[23]),
    .O(mux107_122_5216)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_15_2377),
    .I3(sdram_phaseinjector1_status[31]),
    .I4(sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_23_2369),
    .O(mux107_121_5217)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector1_address_storage_full[7]),
    .I3(sdram_phaseinjector1_wrdata_storage_full_31_2361),
    .O(mux107_111_5218)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr<2>11_5223 ),
    .I2(mux107_10_f7_5220),
    .O(mux107_6_5219)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5221),
    .I1(mux107_11_5222),
    .S(\interface_adr[2] ),
    .O(mux107_10_f7_5220)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(sdram_phaseinjector0_status[23]),
    .I4(sdram_phaseinjector0_status[31]),
    .I5(sdram_phaseinjector0_wrdata_storage_full_15_2337),
    .O(mux107_12_5221)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(sdram_phaseinjector0_status[7]),
    .I1(\interface_adr[0] ),
    .I2(sdram_phaseinjector0_status[15]),
    .I3(\interface_adr[1] ),
    .O(mux107_11_5222)
  );
  MUXCY   \Mcount_por_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_por_cy<0>_rt_9419 ),
    .O(Mcount_por_cy[0])
  );
  XORCY   \Mcount_por_xor<0>  (
    .CI(sdram_tfawcon_ready),
    .LI(\Mcount_por_cy<0>_rt_9419 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_por_cy<1>  (
    .CI(Mcount_por_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[1]),
    .O(Mcount_por_cy[1])
  );
  XORCY   \Mcount_por_xor<1>  (
    .CI(Mcount_por_cy[0]),
    .LI(Mcount_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_por_cy<2>  (
    .CI(Mcount_por_cy[1]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[2]),
    .O(Mcount_por_cy[2])
  );
  XORCY   \Mcount_por_xor<2>  (
    .CI(Mcount_por_cy[1]),
    .LI(Mcount_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_por_cy<3>  (
    .CI(Mcount_por_cy[2]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[3]),
    .O(Mcount_por_cy[3])
  );
  XORCY   \Mcount_por_xor<3>  (
    .CI(Mcount_por_cy[2]),
    .LI(Mcount_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_por_cy<4>  (
    .CI(Mcount_por_cy[3]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[4]),
    .O(Mcount_por_cy[4])
  );
  XORCY   \Mcount_por_xor<4>  (
    .CI(Mcount_por_cy[3]),
    .LI(Mcount_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_por_cy<5>  (
    .CI(Mcount_por_cy[4]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[5]),
    .O(Mcount_por_cy[5])
  );
  XORCY   \Mcount_por_xor<5>  (
    .CI(Mcount_por_cy[4]),
    .LI(Mcount_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_por_cy<6>  (
    .CI(Mcount_por_cy[5]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[6]),
    .O(Mcount_por_cy[6])
  );
  XORCY   \Mcount_por_xor<6>  (
    .CI(Mcount_por_cy[5]),
    .LI(Mcount_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_por_cy<7>  (
    .CI(Mcount_por_cy[6]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[7]),
    .O(Mcount_por_cy[7])
  );
  XORCY   \Mcount_por_xor<7>  (
    .CI(Mcount_por_cy[6]),
    .LI(Mcount_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_por_cy<8>  (
    .CI(Mcount_por_cy[7]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[8]),
    .O(Mcount_por_cy[8])
  );
  XORCY   \Mcount_por_xor<8>  (
    .CI(Mcount_por_cy[7]),
    .LI(Mcount_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_por_cy<9>  (
    .CI(Mcount_por_cy[8]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_por_lut[9]),
    .O(Mcount_por_cy[9])
  );
  XORCY   \Mcount_por_xor<9>  (
    .CI(Mcount_por_cy[8]),
    .LI(Mcount_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_por_xor<10>  (
    .CI(Mcount_por_cy[9]),
    .LI(Mcount_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(Mcount_ctrl_bus_errors_lut[0]),
    .O(Mcount_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_ctrl_bus_errors_lut[0]),
    .O(\Result<0>2 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<1>_rt_9420 ),
    .O(Mcount_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_ctrl_bus_errors_cy<1>_rt_9420 ),
    .O(\Result<1>2 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<2>_rt_9421 ),
    .O(Mcount_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_ctrl_bus_errors_cy<2>_rt_9421 ),
    .O(\Result<2>2 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<3>_rt_9422 ),
    .O(Mcount_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_ctrl_bus_errors_cy<3>_rt_9422 ),
    .O(\Result<3>2 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<4>_rt_9423 ),
    .O(Mcount_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_ctrl_bus_errors_cy<4>_rt_9423 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<5>_rt_9424 ),
    .O(Mcount_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_ctrl_bus_errors_cy<5>_rt_9424 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<6>_rt_9425 ),
    .O(Mcount_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_ctrl_bus_errors_cy<6>_rt_9425 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<7>_rt_9426 ),
    .O(Mcount_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_ctrl_bus_errors_cy<7>_rt_9426 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<8>_rt_9427 ),
    .O(Mcount_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_ctrl_bus_errors_cy<8>_rt_9427 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<9>_rt_9428 ),
    .O(Mcount_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_ctrl_bus_errors_cy<9>_rt_9428 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<10>_rt_9429 ),
    .O(Mcount_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_ctrl_bus_errors_cy<10>_rt_9429 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<11>_rt_9430 ),
    .O(Mcount_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_ctrl_bus_errors_cy<11>_rt_9430 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<12>_rt_9431 ),
    .O(Mcount_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_ctrl_bus_errors_cy<12>_rt_9431 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<13>_rt_9432 ),
    .O(Mcount_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_ctrl_bus_errors_cy<13>_rt_9432 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<14>_rt_9433 ),
    .O(Mcount_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_ctrl_bus_errors_cy<14>_rt_9433 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<15>_rt_9434 ),
    .O(Mcount_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_ctrl_bus_errors_cy<15>_rt_9434 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<16>_rt_9435 ),
    .O(Mcount_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_ctrl_bus_errors_cy<16>_rt_9435 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<17>_rt_9436 ),
    .O(Mcount_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_ctrl_bus_errors_cy<17>_rt_9436 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<18>_rt_9437 ),
    .O(Mcount_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_ctrl_bus_errors_cy<18>_rt_9437 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<19>_rt_9438 ),
    .O(Mcount_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_ctrl_bus_errors_cy<19>_rt_9438 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<20>_rt_9439 ),
    .O(Mcount_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_ctrl_bus_errors_cy<20>_rt_9439 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<21>_rt_9440 ),
    .O(Mcount_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_ctrl_bus_errors_cy<21>_rt_9440 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<22>_rt_9441 ),
    .O(Mcount_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_ctrl_bus_errors_cy<22>_rt_9441 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<23>_rt_9442 ),
    .O(Mcount_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_ctrl_bus_errors_cy<23>_rt_9442 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<24>_rt_9443 ),
    .O(Mcount_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_ctrl_bus_errors_cy<24>_rt_9443 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<25>_rt_9444 ),
    .O(Mcount_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_ctrl_bus_errors_cy<25>_rt_9444 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<26>_rt_9445 ),
    .O(Mcount_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_ctrl_bus_errors_cy<26>_rt_9445 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<27>_rt_9446 ),
    .O(Mcount_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_ctrl_bus_errors_cy<27>_rt_9446 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<28>_rt_9447 ),
    .O(Mcount_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_ctrl_bus_errors_cy<28>_rt_9447 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<29>_rt_9448 ),
    .O(Mcount_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_ctrl_bus_errors_cy<29>_rt_9448 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_ctrl_bus_errors_cy<30>_rt_9449 ),
    .O(Mcount_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_ctrl_bus_errors_cy<30>_rt_9449 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_ctrl_bus_errors_xor<31>_rt_9510 ),
    .O(Result_11[31])
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_5363),
    .I1(inst_LPM_MUX2_3_5364),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N140),
    .I3(N204),
    .I4(N76),
    .I5(N12),
    .O(inst_LPM_MUX2_4_5363)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N396),
    .I3(N460),
    .I4(N332),
    .I5(N268),
    .O(inst_LPM_MUX2_3_5364)
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_5365),
    .I1(inst_LPM_MUX_3_5366),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N138),
    .I3(N202),
    .I4(N74),
    .I5(N10),
    .O(inst_LPM_MUX_4_5365)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N394),
    .I3(N458),
    .I4(N330),
    .I5(N266),
    .O(inst_LPM_MUX_3_5366)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_5367),
    .I1(inst_LPM_MUX1_3_5368),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N139),
    .I3(N203),
    .I4(N75),
    .I5(N11),
    .O(inst_LPM_MUX1_4_5367)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N395),
    .I3(N459),
    .I4(N331),
    .I5(N267),
    .O(inst_LPM_MUX1_3_5368)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_5369),
    .I1(inst_LPM_MUX3_3_5370),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N141),
    .I3(N205),
    .I4(N77),
    .I5(N13),
    .O(inst_LPM_MUX3_4_5369)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N397),
    .I3(N461),
    .I4(N333),
    .I5(N269),
    .O(inst_LPM_MUX3_3_5370)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_5371),
    .I1(inst_LPM_MUX4_3_5372),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N142),
    .I3(N206),
    .I4(N78),
    .I5(N14),
    .O(inst_LPM_MUX4_4_5371)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N398),
    .I3(N462),
    .I4(N334),
    .I5(N270),
    .O(inst_LPM_MUX4_3_5372)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_5373),
    .I1(inst_LPM_MUX7_3_5374),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_5373)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_5374)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_5375),
    .I1(inst_LPM_MUX5_3_5376),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N143),
    .I3(N207),
    .I4(N79),
    .I5(N15),
    .O(inst_LPM_MUX5_4_5375)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N399),
    .I3(N463),
    .I4(N335),
    .I5(N271),
    .O(inst_LPM_MUX5_3_5376)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_5377),
    .I1(inst_LPM_MUX6_3_5378),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N144),
    .I3(N208),
    .I4(N80),
    .I5(N16),
    .O(inst_LPM_MUX6_4_5377)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N400),
    .I3(N464),
    .I4(N336),
    .I5(N272),
    .O(inst_LPM_MUX6_3_5378)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_5379),
    .I1(inst_LPM_MUX8_3_5380),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_5379)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_5380)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_5381),
    .I1(inst_LPM_MUX9_3_5382),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_5381)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_5382)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_5383),
    .I1(inst_LPM_MUX10_3_5384),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_5383)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_5384)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_5385),
    .I1(inst_LPM_MUX11_3_5386),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_5385)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_5386)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_5387),
    .I1(inst_LPM_MUX12_3_5388),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_5387)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_5388)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_5389),
    .I1(inst_LPM_MUX13_3_5390),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_5389)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_5390)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_5391),
    .I1(inst_LPM_MUX16_3_5392),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_5391)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_5392)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_5393),
    .I1(inst_LPM_MUX14_3_5394),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_5393)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_5394)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_5395),
    .I1(inst_LPM_MUX15_3_5396),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX15_4_5395)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX15_3_5396)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_5397),
    .I1(inst_LPM_MUX17_3_5398),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_5397)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_5398)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_5399),
    .I1(inst_LPM_MUX18_3_5400),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_5399)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_5400)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_5401),
    .I1(inst_LPM_MUX19_3_5402),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_5401)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_5402)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_5403),
    .I1(inst_LPM_MUX20_3_5404),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_5403)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_5404)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_5405),
    .I1(inst_LPM_MUX21_3_5406),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_5405)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_5406)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_5407),
    .I1(inst_LPM_MUX22_3_5408),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_5407)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_5408)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_5409),
    .I1(inst_LPM_MUX25_3_5410),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX25_4_5409)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX25_3_5410)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_5411),
    .I1(inst_LPM_MUX23_3_5412),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_5411)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_5412)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_5413),
    .I1(inst_LPM_MUX24_3_5414),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_5413)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_5414)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_5415),
    .I1(inst_LPM_MUX26_3_5416),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX26_4_5415)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX26_3_5416)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_5417),
    .I1(inst_LPM_MUX27_3_5418),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_5417)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_5418)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_5419),
    .I1(inst_LPM_MUX28_3_5420),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX28_4_5419)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX28_3_5420)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_5421),
    .I1(inst_LPM_MUX29_3_5422),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX29_4_5421)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX29_3_5422)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_5423),
    .I1(inst_LPM_MUX30_3_5424),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX30_4_5423)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX30_3_5424)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_5425),
    .I1(inst_LPM_MUX31_3_5426),
    .S(inst_LPM_FF_0_4612),
    .O(sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX31_4_5425)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_1_4611),
    .I1(inst_LPM_FF_2_4610),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX31_3_5426)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<0>  (
    .I0(_n6123[0]),
    .I1(rhs_array_muxed44[11]),
    .I2(_n6123[1]),
    .I3(rhs_array_muxed44[12]),
    .I4(_n6123[2]),
    .I5(rhs_array_muxed44[13]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<0>_5427 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<0>_5427 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<0>_5428 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<1>  (
    .I0(_n6123[3]),
    .I1(rhs_array_muxed44[14]),
    .I2(_n6123[4]),
    .I3(rhs_array_muxed44[15]),
    .I4(_n6123[5]),
    .I5(rhs_array_muxed44[16]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<1>_5429 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<1>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<0>_5428 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<1>_5429 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<1>_5430 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<2>  (
    .I0(_n6123[6]),
    .I1(rhs_array_muxed44[17]),
    .I2(_n6123[7]),
    .I3(rhs_array_muxed44[18]),
    .I4(_n6123[8]),
    .I5(rhs_array_muxed44[19]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<2>_5431 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<2>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<1>_5430 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<2>_5431 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<2>_5432 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<3>  (
    .I0(_n6123[9]),
    .I1(rhs_array_muxed44[20]),
    .I2(_n6123[10]),
    .I3(rhs_array_muxed44[21]),
    .I4(_n6123[11]),
    .I5(rhs_array_muxed44[22]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<3>_5433 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<3>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<2>_5432 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<3>_5433 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<3>_5434 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<4>  (
    .I0(_n6123[12]),
    .I1(rhs_array_muxed44[23]),
    .I2(_n6123[13]),
    .I3(rhs_array_muxed44[24]),
    .I4(_n6123[14]),
    .I5(rhs_array_muxed44[25]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<4>_5435 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<4>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<3>_5434 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<4>_5435 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<4>_5436 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<5>  (
    .I0(_n6123[15]),
    .I1(rhs_array_muxed44[26]),
    .I2(_n6123[16]),
    .I3(rhs_array_muxed44[27]),
    .I4(_n6123[17]),
    .I5(rhs_array_muxed44[28]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<5>_5437 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<5>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<4>_5436 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<5>_5437 ),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<5>_5438 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<6>  (
    .I0(_n6123[19]),
    .I1(_n6123[20]),
    .I2(_n6123[21]),
    .I3(_n6123[22]),
    .I4(_n6123[18]),
    .I5(rhs_array_muxed44[29]),
    .O(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<6>_5439 )
  );
  MUXCY   \Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<6>  (
    .CI(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_cy<5>_5438 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_tag_do_tag[22]_GND_1_o_equal_747_o_lut<6>_5439 ),
    .O(\tag_do_tag[22]_GND_1_o_equal_747_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(unbuf_sdram_half_b),
    .CLKFBIN(pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(unbuf_sys),
    .CLKINSEL(sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(unbuf_sdram_full),
    .CLKOUT4(unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(clk100b),
    .CLKOUT2(unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(clk8x_wr_strb),
    .PLLIN(unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(pll_lckd)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(clk_sdram_half_shifted),
    .I(unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3149 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_88),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_89),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3168 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3185 (
    .D0(sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(clk_sdram_half_shifted),
    .C1(clk_sdram_half_shifted_INV_466_o),
    .CE(sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3191 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2416_o ),
    .DOUT(dna_do)
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(\lm32_cpu/Mcount_cc_cy [30]),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_9511 ),
    .O(\lm32_cpu/Result [31])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_9450 ),
    .O(\lm32_cpu/Result [30])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_9450 ),
    .O(\lm32_cpu/Mcount_cc_cy [30])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_9451 ),
    .O(\lm32_cpu/Result [29])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_9451 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_9452 ),
    .O(\lm32_cpu/Result [28])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_9452 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_9453 ),
    .O(\lm32_cpu/Result [27])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_9453 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_9454 ),
    .O(\lm32_cpu/Result [26])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_9454 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_9455 ),
    .O(\lm32_cpu/Result [25])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_9455 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_9456 ),
    .O(\lm32_cpu/Result [24])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_9456 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_9457 ),
    .O(\lm32_cpu/Result [23])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_9457 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_9458 ),
    .O(\lm32_cpu/Result [22])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_9458 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_9459 ),
    .O(\lm32_cpu/Result [21])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_9459 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_9460 ),
    .O(\lm32_cpu/Result [20])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_9460 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_9461 ),
    .O(\lm32_cpu/Result [19])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_9461 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_9462 ),
    .O(\lm32_cpu/Result [18])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_9462 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_9463 ),
    .O(\lm32_cpu/Result [17])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_9463 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_9464 ),
    .O(\lm32_cpu/Result [16])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_9464 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_9465 ),
    .O(\lm32_cpu/Result [15])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_9465 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_9466 ),
    .O(\lm32_cpu/Result [14])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_9466 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_9467 ),
    .O(\lm32_cpu/Result [13])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_9467 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_9468 ),
    .O(\lm32_cpu/Result [12])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_9468 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_9469 ),
    .O(\lm32_cpu/Result [11])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_9469 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_9470 ),
    .O(\lm32_cpu/Result [10])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_9470 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_9471 ),
    .O(\lm32_cpu/Result [9])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_9471 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_9472 ),
    .O(\lm32_cpu/Result [8])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_9472 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_9473 ),
    .O(\lm32_cpu/Result [7])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_9473 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_9474 ),
    .O(\lm32_cpu/Result [6])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_9474 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_9475 ),
    .O(\lm32_cpu/Result [5])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_9475 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_9476 ),
    .O(\lm32_cpu/Result [4])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_9476 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_9477 ),
    .O(\lm32_cpu/Result [3])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_9477 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_9478 ),
    .O(\lm32_cpu/Result [2])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_9478 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_9479 ),
    .O(\lm32_cpu/Result [1])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_9479 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Result [0])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(sdram_tfawcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_5657 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_5657 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_5657 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_5657 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers40  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers39  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers41  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers37  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers36  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers38  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers34  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers35  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_6283 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_enable_w_6549 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/m_bypass_enable_m_6321 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_m_6320 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/csr_write_enable_x_6388 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eret_x_6389 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/scall_x_6390 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_enable_x_6409 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/x_bypass_enable_x_6411 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/condition_met_m_6309 )
  );
  FDRE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [31])
  );
  FDRE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [30])
  );
  FDRE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [29])
  );
  FDRE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [28])
  );
  FDRE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [27])
  );
  FDRE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [26])
  );
  FDRE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [25])
  );
  FDRE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [24])
  );
  FDRE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [23])
  );
  FDRE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [22])
  );
  FDRE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [21])
  );
  FDRE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [20])
  );
  FDRE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [19])
  );
  FDRE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [18])
  );
  FDRE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [17])
  );
  FDRE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [16])
  );
  FDRE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [15])
  );
  FDRE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [14])
  );
  FDRE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [13])
  );
  FDRE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [12])
  );
  FDRE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [11])
  );
  FDRE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [10])
  );
  FDRE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_6394 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_predict_taken_m_6318 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_mul_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_mul_m ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/w_result_sel_mul_w_6555 )
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/w_result_sel_load_w_6556 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_predict_taken_x_6394 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_6400 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_m_6316 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_6399 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_m_6315 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_predict_m_6319 )
  );
  FDRE   \lm32_cpu/m_result_sel_shift_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_shift_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/m_result_sel_shift_m_6324 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_6325 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_6317 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/exception_w_6548 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_3_o_valid_m_MUX_2087_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/valid_w_6589 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_2191_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/exception_m_6317 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/direction_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/direction_x_6397 )
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_465_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/adder_op_x_n_6398 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/adder_op_x_5657 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/store_x_6399 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_x_6400 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/x_result_sel_add_x_6415 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_6417 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_6418 )
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_6416 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6870 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_9512 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6871 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_9480 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6871 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_9480 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_6870 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6872 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_9481 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6872 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_9481 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_6871 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6873 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_9482 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6873 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_9482 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_6872 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6874 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_9483 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6874 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_9483 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_6873 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6875 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_9484 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6875 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_9484 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_6874 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6876 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_9485 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6876 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_9485 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_6875 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6877 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_9486 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6877 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_9486 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_6876 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6878 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_9487 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6878 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_9487 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_6877 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6879 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_9488 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6879 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_9488 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_6878 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6880 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_9489 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6880 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_9489 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_6879 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6881 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_9490 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6881 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_9490 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_6880 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6882 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_9491 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6882 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_9491 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_6881 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6883 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_9492 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6883 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_9492 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_6882 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6884 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_9493 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6884 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_9493 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_6883 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6885 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_9494 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6885 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_9494 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_6884 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6886 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_9495 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6886 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_9495 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_6885 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6887 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_9496 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6887 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_9496 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_6886 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6888 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_9497 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6888 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_9497 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_6887 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6889 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_9498 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6889 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_9498 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_6888 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6890 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_9499 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6890 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_9499 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_6889 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6891 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_9500 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6891 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_9500 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_6890 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6892 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_9501 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6892 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_9501 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_6891 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6893 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_9502 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6893 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_9502 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_6892 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6894 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_9503 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6894 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_9503 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_6893 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6895 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_9504 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6895 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_9504 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_6894 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6896 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_9505 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6896 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_9505 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_6895 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6897 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_9506 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6897 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_9506 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_6896 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6898 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_9507 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6898 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_9507 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_6897 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_6898 )
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [31])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [30])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [29])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [28])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [27])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [26])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [25])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [24])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [23])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [22])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [21])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [20])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [19])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [18])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [17])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [16])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [15])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [14])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [13])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [12])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [11])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [10])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [9])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [8])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [7])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [6])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [5])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [4])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [3])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [31])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [30])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [29])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [28])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [27])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [26])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [25])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [24])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [23])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [22])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [21])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [20])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [19])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [18])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [17])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [16])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [15])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [14])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [13])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [12])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [11])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [10])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [9])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [8])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [7])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [6])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [5])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [4])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [3])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_ready_7087 )
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [31])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [30])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [29])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [28])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [27])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [26])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [25])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [24])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [23])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [22])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [21])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [20])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [19])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [18])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [17])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [16])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [15])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [14])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [13])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [12])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [11])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [10])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [9])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [8])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [7])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [6])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [5])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [4])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [3])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [1])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ),
    .I1(\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .I3(\lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ),
    .I4(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/instruction_unit/icache/Result [7])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Result [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Result [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Result [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Result [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Result [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Result [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tfawcon_ready),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_9508 ),
    .O(\lm32_cpu/instruction_unit/icache/Result [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_9508 ),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [7]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [7])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [6]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [6])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [5]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [5])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [4]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [4])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [3]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [3])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [2]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [2])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [1]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [1])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [0]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [0])
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/icache_refill_request ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/refilling_6723 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_7257 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [3])
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/icache/restart_request_6725 )
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [31])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [30])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [29])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [28])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [27])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [26])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [25])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [24])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [23])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [22])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [21])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [20])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [19])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [18])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [17])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [16])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [15])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [14])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [13])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [12])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [11])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [10])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [9])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [8])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [7])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [6])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [5])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [4])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [3])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0130_inv ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [2])
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> )
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1686_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[31] ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_7436 )
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_7474 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_7476 )
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/dcache_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/dcache_select_x ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache_select_m_7437 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_7474 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[4] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[5] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[6] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[7] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[8] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[9] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[10] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[11] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[2] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[3] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> )
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ),
    .I1(\lm32_cpu/operand_m [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ),
    .I1(\lm32_cpu/operand_m [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ),
    .I1(\lm32_cpu/operand_m [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ),
    .I1(\lm32_cpu/operand_m [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ),
    .I1(\lm32_cpu/operand_m [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ),
    .I1(\lm32_cpu/operand_m [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ),
    .I1(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ),
    .I2(\lm32_cpu/operand_m [12]),
    .I3(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ),
    .I4(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [7])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .DI(sdram_tfawcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tfawcon_ready),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_9509 ),
    .O(\lm32_cpu/load_store_unit/dcache/Result [0])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_9509 ),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [7]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [7])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [6]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [6])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [5]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [5])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [4]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [4])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [3]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [3])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [2]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [2])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [1]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [1])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [0]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refilling_6720 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [3])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [2])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_request_6722 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_7696 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/dcache/restart_request_6721 )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [31])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [30])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [29])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [28])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [27])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [26])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [25])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [24])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [23])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [22])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [21])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [20])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [19])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [18])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [17])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [16])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [15])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [14])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [13])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [12])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [11])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [10])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [9])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [8])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [7])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [6])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [5])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh159 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [31])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh158 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [30])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh157 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [29])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh156 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [28])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh155 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [27])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh154 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [26])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh153 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [25])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh152 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [24])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh151 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [23])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh150 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [22])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh149 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [21])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh148 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [20])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh147 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [19])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh146 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [18])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh145 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [17])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh144 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [16])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh143_7846 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [15])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh142_7847 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [14])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh141_7848 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [13])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh140_7849 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [12])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh139_7850 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [11])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh138_7851 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [10])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh137_7852 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [9])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh136 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [8])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh135 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [7])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh134 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [6])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh133 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [5])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh132 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh131_7858 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [3])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh130_7859 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [2])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh129_7860 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [1])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh128 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/right_shift_result [0])
  );
  FDRE   \lm32_cpu/shifter/direction_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/direction_x_6397 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/shifter/direction_m_7908 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_16 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_0_8040 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_15 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_1_8039 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_14 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_2_8038 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_13 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_3_8037 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_12 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_4_8036 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_11 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_5_8035 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_10 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_6_8034 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_9 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_7_8033 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_8 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_8_8032 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_7 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_9_8031 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_6 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_10_8030 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_5 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_11_8029 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_4 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_12_8028 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_3 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_13_8027 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_2 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_14_8026 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_1 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_15_8025 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_0 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_16_8024 )
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00232  (
    .CECARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTCARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CED(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTD(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK(sys_clk),
    .RSTB(sys_rst_lm32_reset_OR_712_o),
    .CEM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEP(\lm32_cpu/instruction_unit/stall_m_inv ),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_712_o),
    .RSTP(sys_rst_lm32_reset_OR_712_o),
    .B({Mcount_half_rate_phy_bitslip_cnt_cy[0], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], 
\lm32_cpu/d_result_0 [13], \lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], 
\lm32_cpu/d_result_0 [8], \lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], 
\lm32_cpu/d_result_0 [3], \lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED }),
    .PCIN({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .C({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED , \lm32_cpu/multiplier/product [31], \lm32_cpu/multiplier/product [30], 
\lm32_cpu/multiplier/product [29], \lm32_cpu/multiplier/product [28], \lm32_cpu/multiplier/product [27], \lm32_cpu/multiplier/product [26], 
\lm32_cpu/multiplier/product [25], \lm32_cpu/multiplier/product [24], \lm32_cpu/multiplier/product [23], \lm32_cpu/multiplier/product [22], 
\lm32_cpu/multiplier/product [21], \lm32_cpu/multiplier/product [20], \lm32_cpu/multiplier/product [19], \lm32_cpu/multiplier/product [18], 
\lm32_cpu/multiplier/product [17]}),
    .OPMODE({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], sdram_tfawcon_ready, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
sdram_tfawcon_ready}),
    .D({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\lm32_cpu/d_result_1 [31], \lm32_cpu/d_result_1 [30], \lm32_cpu/d_result_1 [29], \lm32_cpu/d_result_1 [28], \lm32_cpu/d_result_1 [27], 
\lm32_cpu/d_result_1 [26], \lm32_cpu/d_result_1 [25], \lm32_cpu/d_result_1 [24], \lm32_cpu/d_result_1 [23], \lm32_cpu/d_result_1 [22], 
\lm32_cpu/d_result_1 [21], \lm32_cpu/d_result_1 [20], \lm32_cpu/d_result_1 [19], \lm32_cpu/d_result_1 [18], \lm32_cpu/d_result_1 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00231  (
    .CECARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTCARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CED(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTD(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK(sys_clk),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_712_o),
    .RSTP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .B({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED }),
    .C({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 }),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED }),
    .OPMODE({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], sdram_tfawcon_ready, sdram_tfawcon_ready, Mcount_half_rate_phy_bitslip_cnt_cy[0], sdram_tfawcon_ready}),
    .D({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .PCOUT({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .A({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\lm32_cpu/d_result_0 [31], \lm32_cpu/d_result_0 [30], \lm32_cpu/d_result_0 [29], \lm32_cpu/d_result_0 [28], \lm32_cpu/d_result_0 [27], 
\lm32_cpu/d_result_0 [26], \lm32_cpu/d_result_0 [25], \lm32_cpu/d_result_0 [24], \lm32_cpu/d_result_0 [23], \lm32_cpu/d_result_0 [22], 
\lm32_cpu/d_result_0 [21], \lm32_cpu/d_result_0 [20], \lm32_cpu/d_result_0 [19], \lm32_cpu/d_result_0 [18], \lm32_cpu/d_result_0 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n0023  (
    .CECARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTCARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CED(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTD(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEC(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK(sys_clk),
    .RSTB(sys_rst_lm32_reset_OR_712_o),
    .CEM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_712_o),
    .RSTP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .B({Mcount_half_rate_phy_bitslip_cnt_cy[0], \lm32_cpu/d_result_1 [16], \lm32_cpu/d_result_1 [15], \lm32_cpu/d_result_1 [14], 
\lm32_cpu/d_result_1 [13], \lm32_cpu/d_result_1 [12], \lm32_cpu/d_result_1 [11], \lm32_cpu/d_result_1 [10], \lm32_cpu/d_result_1 [9], 
\lm32_cpu/d_result_1 [8], \lm32_cpu/d_result_1 [7], \lm32_cpu/d_result_1 [6], \lm32_cpu/d_result_1 [5], \lm32_cpu/d_result_1 [4], 
\lm32_cpu/d_result_1 [3], \lm32_cpu/d_result_1 [2], \lm32_cpu/d_result_1 [1], \lm32_cpu/d_result_1 [0]}),
    .BCOUT({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED }),
    .C({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .P({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_tmp_16 , \lm32_cpu/multiplier/Mmult_n0023_tmp_15 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_14 , \lm32_cpu/multiplier/Mmult_n0023_tmp_13 , \lm32_cpu/multiplier/Mmult_n0023_tmp_12 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_11 , \lm32_cpu/multiplier/Mmult_n0023_tmp_10 , \lm32_cpu/multiplier/Mmult_n0023_tmp_9 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_8 , \lm32_cpu/multiplier/Mmult_n0023_tmp_7 , \lm32_cpu/multiplier/Mmult_n0023_tmp_6 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_5 , \lm32_cpu/multiplier/Mmult_n0023_tmp_4 , \lm32_cpu/multiplier/Mmult_n0023_tmp_3 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_2 , \lm32_cpu/multiplier/Mmult_n0023_tmp_1 , \lm32_cpu/multiplier/Mmult_n0023_tmp_0 }),
    .OPMODE({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], sdram_tfawcon_ready}),
    .D({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_half_rate_phy_bitslip_cnt_cy[0], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], 
\lm32_cpu/d_result_0 [13], \lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], 
\lm32_cpu/d_result_0 [8], \lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], 
\lm32_cpu/d_result_0 [3], \lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED })
  );
  FDR   \lm32_cpu/multiplier/result_31  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [31])
  );
  FDR   \lm32_cpu/multiplier/result_30  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [30])
  );
  FDR   \lm32_cpu/multiplier/result_29  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [29])
  );
  FDR   \lm32_cpu/multiplier/result_28  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [28])
  );
  FDR   \lm32_cpu/multiplier/result_27  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [27])
  );
  FDR   \lm32_cpu/multiplier/result_26  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [26])
  );
  FDR   \lm32_cpu/multiplier/result_25  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [25])
  );
  FDR   \lm32_cpu/multiplier/result_24  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [24])
  );
  FDR   \lm32_cpu/multiplier/result_23  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [23])
  );
  FDR   \lm32_cpu/multiplier/result_22  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [22])
  );
  FDR   \lm32_cpu/multiplier/result_21  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [21])
  );
  FDR   \lm32_cpu/multiplier/result_20  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [20])
  );
  FDR   \lm32_cpu/multiplier/result_19  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [19])
  );
  FDR   \lm32_cpu/multiplier/result_18  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [18])
  );
  FDR   \lm32_cpu/multiplier/result_17  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [17])
  );
  FDR   \lm32_cpu/multiplier/result_16  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_0_8040 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [16])
  );
  FDR   \lm32_cpu/multiplier/result_15  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_1_8039 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [15])
  );
  FDR   \lm32_cpu/multiplier/result_14  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_2_8038 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [14])
  );
  FDR   \lm32_cpu/multiplier/result_13  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_3_8037 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [13])
  );
  FDR   \lm32_cpu/multiplier/result_12  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_4_8036 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [12])
  );
  FDR   \lm32_cpu/multiplier/result_11  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_5_8035 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [11])
  );
  FDR   \lm32_cpu/multiplier/result_10  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_6_8034 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [10])
  );
  FDR   \lm32_cpu/multiplier/result_9  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_7_8033 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [9])
  );
  FDR   \lm32_cpu/multiplier/result_8  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_8_8032 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [8])
  );
  FDR   \lm32_cpu/multiplier/result_7  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_9_8031 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [7])
  );
  FDR   \lm32_cpu/multiplier/result_6  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_10_8030 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [6])
  );
  FDR   \lm32_cpu/multiplier/result_5  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_11_8029 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [5])
  );
  FDR   \lm32_cpu/multiplier/result_4  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_12_8028 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [4])
  );
  FDR   \lm32_cpu/multiplier/result_3  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_13_8027 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [3])
  );
  FDR   \lm32_cpu/multiplier/result_2  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_14_8026 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [2])
  );
  FDR   \lm32_cpu/multiplier/result_1  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_15_8025 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [1])
  );
  FDR   \lm32_cpu/multiplier/result_0  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_16_8024 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/multiplier/result [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(sdram_tfawcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(sdram_tfawcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(sdram_tfawcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles5 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles4 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles3 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles2 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles1 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/_n0123 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_6623 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n95331 (
    .I0(phase_sel_1_9700),
    .I1(sdram_storage_full_0_1_9699),
    .O(_n9533)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank2_sel_basesoc_csrbankarray_interface2_bank_bus_we_AND_650_o1 (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_sel_basesoc_csrbankarray_interface2_bank_bus_we_AND_650_o)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  sdram_cmd_valid9 (
    .I0(sdram_generator_done_1115),
    .I1(refresher_state_FSM_FFd1_1235),
    .I2(refresher_state_FSM_FFd2_1234),
    .O(sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o1 (
    .I0(uart_phy_sink_ready_878),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .O(uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  lm32_dbus_ack1 (
    .I0(basesoc_shared_ack),
    .I1(basesoc_grant_2267),
    .O(lm32_dbus_ack)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_211),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6456<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .O(_n6456)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  uart_irq1 (
    .I0(uart_tx_pending_2212),
    .I1(uart_eventmanager_storage_full[0]),
    .I2(uart_rx_pending_2213),
    .I3(uart_eventmanager_storage_full[1]),
    .O(uart_irq)
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(\interface_adr[11] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0077<4>1  (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_level0[3]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[1]),
    .I4(uart_rx_fifo_level0[0]),
    .O(n0077)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sdram_max_time1<3>1  (
    .I0(sdram_time1[3]),
    .I1(sdram_time1[2]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[0]),
    .O(sdram_max_time1)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10257_inv1 (
    .I0(sdram_bankmachine0_twtpcon_ready_2218),
    .I1(sdram_bankmachine0_twtpcon_count[2]),
    .I2(sdram_bankmachine0_twtpcon_count[1]),
    .I3(sdram_bankmachine0_twtpcon_count[0]),
    .O(_n10257_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10267_inv1 (
    .I0(sdram_bankmachine1_twtpcon_ready_2223),
    .I1(sdram_bankmachine1_twtpcon_count[2]),
    .I2(sdram_bankmachine1_twtpcon_count[1]),
    .I3(sdram_bankmachine1_twtpcon_count[0]),
    .O(_n10267_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10277_inv1 (
    .I0(sdram_bankmachine2_twtpcon_ready_2228),
    .I1(sdram_bankmachine2_twtpcon_count[2]),
    .I2(sdram_bankmachine2_twtpcon_count[1]),
    .I3(sdram_bankmachine2_twtpcon_count[0]),
    .O(_n10277_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10287_inv1 (
    .I0(sdram_bankmachine3_twtpcon_ready_2233),
    .I1(sdram_bankmachine3_twtpcon_count[2]),
    .I2(sdram_bankmachine3_twtpcon_count[1]),
    .I3(sdram_bankmachine3_twtpcon_count[0]),
    .O(_n10287_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10297_inv1 (
    .I0(sdram_bankmachine4_twtpcon_ready_2238),
    .I1(sdram_bankmachine4_twtpcon_count[2]),
    .I2(sdram_bankmachine4_twtpcon_count[1]),
    .I3(sdram_bankmachine4_twtpcon_count[0]),
    .O(_n10297_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10307_inv1 (
    .I0(sdram_bankmachine5_twtpcon_ready_2243),
    .I1(sdram_bankmachine5_twtpcon_count[2]),
    .I2(sdram_bankmachine5_twtpcon_count[1]),
    .I3(sdram_bankmachine5_twtpcon_count[0]),
    .O(_n10307_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10317_inv1 (
    .I0(sdram_bankmachine6_twtpcon_ready_2248),
    .I1(sdram_bankmachine6_twtpcon_count[2]),
    .I2(sdram_bankmachine6_twtpcon_count[1]),
    .I3(sdram_bankmachine6_twtpcon_count[0]),
    .O(_n10317_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10327_inv1 (
    .I0(sdram_bankmachine7_twtpcon_ready_2253),
    .I1(sdram_bankmachine7_twtpcon_count[2]),
    .I2(sdram_bankmachine7_twtpcon_count[1]),
    .I3(sdram_bankmachine7_twtpcon_count[0]),
    .O(_n10327_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10339_inv1 (
    .I0(sdram_twtrcon_ready_2266),
    .I1(sdram_twtrcon_count[2]),
    .I2(sdram_twtrcon_count[1]),
    .I3(sdram_twtrcon_count[0]),
    .O(_n10339_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n9728_inv1 (
    .I0(\dna_cnt[6]_PWR_1_o_LessThan_1585_o ),
    .I1(dna_cnt[0]),
    .O(_n9728_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[6]),
    .O(\port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[7]),
    .O(\port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[8]),
    .O(\port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[9]),
    .O(\port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[10]),
    .O(\port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[11]),
    .O(\port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[12]),
    .O(\port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[13]),
    .O(\port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[1]),
    .O(\port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[2]),
    .O(\port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[3]),
    .O(\port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[4]),
    .O(\port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[5]),
    .O(\port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(_n6123[14]),
    .O(\port_cmd_payload_addr[23] )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1278),
    .I1(new_master_wdata_ready1_1158),
    .I2(litedramwishbone2native_state_FSM_FFd2_2976),
    .I3(new_master_rdata_valid4_1160),
    .O(ack)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_counter_xor<1>11  (
    .I0(counter[1]),
    .I1(counter[0]),
    .O(Mcount_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n9900_inv1 (
    .I0(sdram_bandwidth_cmd_is_write_1156),
    .I1(sdram_bandwidth_cmd_valid_1153),
    .I2(sdram_bandwidth_cmd_ready_1154),
    .I3(sdram_bandwidth_counter_23_2312),
    .O(_n9900_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n9894_inv1 (
    .I0(sdram_bandwidth_cmd_is_read_1155),
    .I1(sdram_bandwidth_cmd_valid_1153),
    .I2(sdram_bandwidth_cmd_ready_1154),
    .I3(sdram_bandwidth_counter_23_2312),
    .O(_n9894_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_4616),
    .I1(cache_state_FSM_FFd2_4617),
    .I2(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_4617),
    .I1(cache_state_FSM_FFd3_4616),
    .I2(ack),
    .I3(cache_state_FSM_FFd1_1277),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(sdram_bankmachine1_cmd_payload_is_read),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(sdram_bankmachine1_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(sdram_bankmachine3_cmd_payload_is_read),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(sdram_bankmachine5_cmd_payload_is_read),
    .I1(sdram_bankmachine5_cmd_payload_is_write),
    .I2(sdram_bankmachine5_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(sdram_bankmachine7_cmd_payload_is_read),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine7_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(sdram_bankmachine2_cmd_payload_is_write),
    .I1(sdram_bankmachine2_cmd_payload_is_read),
    .I2(sdram_bankmachine2_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(sdram_bankmachine0_cmd_payload_is_write),
    .I1(sdram_bankmachine0_cmd_payload_is_read),
    .I2(sdram_bankmachine0_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(sdram_bankmachine4_cmd_payload_is_write),
    .I1(sdram_bankmachine4_cmd_payload_is_read),
    .I2(sdram_bankmachine4_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(sdram_bankmachine6_cmd_payload_is_read),
    .I1(sdram_bankmachine6_cmd_payload_is_write),
    .I2(sdram_bankmachine6_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I3(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I2(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I1(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I2(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(sdram_choose_req_grant_FSM_FFd7_1270),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_choose_req_grant_FSM_FFd3_1266),
    .I3(sdram_choose_req_grant_FSM_FFd5_1268),
    .O(rhs_array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(sdram_choose_req_grant_FSM_FFd7_1270),
    .I1(sdram_choose_req_grant_FSM_FFd2_1265),
    .I2(sdram_choose_req_grant_FSM_FFd3_1266),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .O(rhs_array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(sdram_choose_req_grant_FSM_FFd7_1270),
    .I1(sdram_choose_req_grant_FSM_FFd4_1267),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .O(rhs_array_muxed8[2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1511_o1 (
    .I0(half_rate_phy_phase_half_159),
    .I1(half_rate_phy_phase_sys_301),
    .O(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1511_o1_4702)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  sdram_inti_p0_rddata_valid1 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata_valid_1014),
    .O(sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p2_rddata_valid11 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1079),
    .O(sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p3_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(sdram_inti_p3_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_consume_xor<1>11  (
    .I0(uart_tx_fifo_consume[1]),
    .I1(uart_tx_fifo_consume[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_produce_xor<1>11  (
    .I0(uart_tx_fifo_produce[1]),
    .I1(uart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_consume_xor<1>11  (
    .I0(uart_rx_fifo_consume[1]),
    .I1(uart_rx_fifo_consume[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_produce_xor<1>11  (
    .I0(uart_rx_fifo_produce[1]),
    .I1(uart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>13 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>18 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>22 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>25 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>28 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>30 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT321  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[9]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT311  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[8]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT301  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[7]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT291  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[6]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT281  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[5]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT271  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[4]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT261  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[3]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT251  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[31]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT241  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[30]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT231  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[2]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT221  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[29]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT211  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[28]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT201  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[27]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT191  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[26]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT181  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[25]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT171  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[24]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT161  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[23]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT151  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[22]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT141  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[21]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT131  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[20]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT121  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[1]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT111  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[19]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT101  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[18]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT91  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[17]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT81  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[16]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT71  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[15]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT61  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[14]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT51  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[13]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT41  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[12]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT31  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[11]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT21  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[10]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT11  (
    .I0(uart_phy_rx_busy_47),
    .I1(n5732[0]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_1560_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0012_MUX_635_o11 (
    .I0(uart_phy_rx_busy_47),
    .I1(Madd_n5732_cy[31]),
    .O(GND_1_o_BUS_0012_MUX_635_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT321  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[9]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT311  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[8]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT301  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[7]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT291  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[6]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT281  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[5]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT271  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[4]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT261  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[3]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT251  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[31]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT241  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[30]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT231  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[2]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT221  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[29]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT211  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[28]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT201  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[27]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT191  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[26]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT181  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[25]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT171  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[24]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT161  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[23]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT151  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[22]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT141  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[21]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT131  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[20]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT121  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[1]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT111  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[19]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT101  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[18]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT91  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[17]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT81  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[16]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT71  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[15]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT61  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[14]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT51  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[13]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT41  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[12]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT31  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[11]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT21  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[10]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT11  (
    .I0(uart_phy_tx_busy_2210),
    .I1(n5727[0]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_1543_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_624_o11 (
    .I0(uart_phy_tx_busy_2210),
    .I1(Madd_n5727_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_624_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45321 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(rhs_array_muxed45[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45311 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(rhs_array_muxed45[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45301 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(rhs_array_muxed45[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45291 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(rhs_array_muxed45[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45281 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(rhs_array_muxed45[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45271 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(rhs_array_muxed45[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45261 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(rhs_array_muxed45[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45251 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(rhs_array_muxed45[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45241 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(rhs_array_muxed45[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45231 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(rhs_array_muxed45[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45221 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(rhs_array_muxed45[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45211 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(rhs_array_muxed45[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45201 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(rhs_array_muxed45[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45191 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(rhs_array_muxed45[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45181 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(rhs_array_muxed45[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45171 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(rhs_array_muxed45[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45161 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(rhs_array_muxed45[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45151 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(rhs_array_muxed45[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45141 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(rhs_array_muxed45[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45131 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(rhs_array_muxed45[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45121 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(rhs_array_muxed45[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45111 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(rhs_array_muxed45[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45101 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(rhs_array_muxed45[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4591 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(rhs_array_muxed45[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4581 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(rhs_array_muxed45[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4571 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(rhs_array_muxed45[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4561 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(rhs_array_muxed45[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4551 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(rhs_array_muxed45[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4541 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(rhs_array_muxed45[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4531 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(rhs_array_muxed45[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4521 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(rhs_array_muxed45[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4511 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(rhs_array_muxed45[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4711 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\cache_state_FSM_FFd3-In1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4911 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(rhs_array_muxed49)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44301 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(rhs_array_muxed44[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44291 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(rhs_array_muxed44[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44281 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(rhs_array_muxed44[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44271 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(rhs_array_muxed44[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44261 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(rhs_array_muxed44[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44251 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(rhs_array_muxed44[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44241 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(rhs_array_muxed44[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44231 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(rhs_array_muxed44[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44221 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(rhs_array_muxed44[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44211 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(rhs_array_muxed44[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44201 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(rhs_array_muxed44[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44191 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(rhs_array_muxed44[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44181 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(rhs_array_muxed44[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44171 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(rhs_array_muxed44[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44161 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(rhs_array_muxed44[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44151 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(rhs_array_muxed44[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44141 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(rhs_array_muxed44[21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44131 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(rhs_array_muxed44[20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44121 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(rhs_array_muxed44[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44111 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(rhs_array_muxed44[19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44101 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(rhs_array_muxed44[18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4491 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(rhs_array_muxed44[17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4481 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(rhs_array_muxed44[16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4471 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(rhs_array_muxed44[15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4461 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(rhs_array_muxed44[14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4451 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(rhs_array_muxed44[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4441 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(rhs_array_muxed44[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4431 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(rhs_array_muxed44[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4421 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(rhs_array_muxed44[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4411 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(rhs_array_muxed44[0])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6957<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(bankmachine0_state_FSM_FFd2_4627),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .O(_n6957)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6961<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .O(_n6961)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7089<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .O(_n7089)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7025<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .O(_n7025)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7018<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .O(_n7018)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6626<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .O(_n6626)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6397<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(bankmachine0_state_FSM_FFd2_4627),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .O(_n6397)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6439<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .O(_n6439)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6582<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1240),
    .I1(bankmachine2_state_FSM_FFd2_4637),
    .I2(bankmachine2_state_FSM_FFd3_4636),
    .O(_n6582)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6404<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .O(_n6404)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6548<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .O(_n6548)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6853<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .O(_n6853)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6432<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1248),
    .I1(bankmachine6_state_FSM_FFd2_4657),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .O(_n6432)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6139<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .O(_n6139)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_uart_phy_rx_bitcount_xor<0>11  (
    .I0(uart_phy_rx_bitcount[0]),
    .I1(uart_phy_rx_busy_47),
    .O(Mcount_uart_phy_rx_bitcount)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  _n1120211 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[5] ),
    .O(_n112021)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>11  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[2]),
    .I2(sdram_generator_counter[4]),
    .I3(sdram_generator_counter[3]),
    .O(\sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1_5447 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In1_5449 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n1116011 (
    .I0(\interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .O(_n111601)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_slave_sel<1><28>111  (
    .I0(rhs_array_muxed44[28]),
    .I1(rhs_array_muxed44[27]),
    .I2(rhs_array_muxed44[26]),
    .I3(rhs_array_muxed44[25]),
    .I4(rhs_array_muxed44[24]),
    .O(\basesoc_slave_sel<1><28>11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  _n1116611 (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .O(_n111661)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  GND_1_o_GND_1_o_MUX_634_o11 (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_uart_clk_rxen_945),
    .I2(uart_phy_rx_bitcount[2]),
    .I3(uart_phy_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_634_o1_5467)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_634_o1 (
    .I0(regs1_6),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[3]),
    .I3(GND_1_o_GND_1_o_MUX_634_o1_5467),
    .O(GND_1_o_GND_1_o_MUX_634_o)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n1115711 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[0] ),
    .O(_n111571)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we11 (
    .I0(port_cmd_ready4_5452),
    .I1(port_cmd_ready21_5471),
    .O(sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0917<3>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\n0917<3>1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we12 (
    .I0(port_cmd_ready4_5452),
    .I1(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .O(sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n9708_inv1 (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_uart_clk_rxen_945),
    .I2(uart_phy_rx_bitcount[1]),
    .I3(uart_phy_rx_bitcount[0]),
    .I4(uart_phy_rx_bitcount[3]),
    .I5(uart_phy_rx_bitcount[2]),
    .O(_n9708_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  uart_rx_fifo_wrport_we1 (
    .I0(uart_phy_source_valid_912),
    .I1(uart_rx_fifo_level0[3]),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_rx_fifo_level0[0]),
    .O(uart_rx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2681 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2691 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1533_o11 (
    .I0(phase_sel_233),
    .I1(phase_sys_981),
    .I2(phase_sys2x_234),
    .O(phase_sel_GND_1_o_MUX_1533_o)
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(sdram_dfi_p0_address[9]),
    .I1(sdram_phaseinjector0_address_storage_full_9_2119),
    .I2(sdram_phaseinjector2_address_storage_full_9_2149),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(sdram_dfi_p0_address[8]),
    .I1(sdram_phaseinjector0_address_storage_full_8_2120),
    .I2(sdram_phaseinjector2_address_storage_full_8_2150),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(sdram_dfi_p0_address[7]),
    .I1(sdram_phaseinjector0_address_storage_full[7]),
    .I2(sdram_phaseinjector2_address_storage_full[7]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(sdram_dfi_p0_address[6]),
    .I1(sdram_phaseinjector0_address_storage_full[6]),
    .I2(sdram_phaseinjector2_address_storage_full[6]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(sdram_dfi_p0_address[5]),
    .I1(sdram_phaseinjector0_address_storage_full[5]),
    .I2(sdram_phaseinjector2_address_storage_full[5]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(sdram_dfi_p0_address[4]),
    .I1(sdram_phaseinjector0_address_storage_full[4]),
    .I2(sdram_phaseinjector2_address_storage_full[4]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(sdram_dfi_p0_address[3]),
    .I1(sdram_phaseinjector0_address_storage_full[3]),
    .I2(sdram_phaseinjector2_address_storage_full[3]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(sdram_dfi_p0_address[2]),
    .I1(sdram_phaseinjector0_address_storage_full[2]),
    .I2(sdram_phaseinjector2_address_storage_full[2]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(sdram_dfi_p0_address[1]),
    .I1(sdram_phaseinjector0_address_storage_full[1]),
    .I2(sdram_phaseinjector2_address_storage_full[1]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(sdram_dfi_p0_address[13]),
    .I1(sdram_phaseinjector0_address_storage_full_13_2115),
    .I2(sdram_phaseinjector2_address_storage_full_13_2145),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(sdram_dfi_p0_address[12]),
    .I1(sdram_phaseinjector0_address_storage_full_12_2116),
    .I2(sdram_phaseinjector2_address_storage_full_12_2146),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(sdram_dfi_p0_address[11]),
    .I1(sdram_phaseinjector0_address_storage_full_11_2117),
    .I2(sdram_phaseinjector2_address_storage_full_11_2147),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(sdram_dfi_p0_address[10]),
    .I1(sdram_phaseinjector0_address_storage_full_10_2118),
    .I2(sdram_phaseinjector2_address_storage_full_10_2148),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(sdram_dfi_p0_address[0]),
    .I1(sdram_phaseinjector0_address_storage_full[0]),
    .I2(sdram_phaseinjector2_address_storage_full[0]),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(sdram_dfi_p1_address[9]),
    .I1(sdram_phaseinjector1_address_storage_full_9_2134),
    .I2(sdram_phaseinjector3_address_storage_full_9_2164),
    .I3(phase_sel_3_9715),
    .I4(sdram_storage_full_0_3_9713),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(sdram_dfi_p1_address[8]),
    .I1(sdram_phaseinjector1_address_storage_full_8_2135),
    .I2(sdram_phaseinjector3_address_storage_full_8_2165),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(sdram_dfi_p1_address[7]),
    .I1(sdram_phaseinjector1_address_storage_full[7]),
    .I2(sdram_phaseinjector3_address_storage_full[7]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(sdram_dfi_p1_address[6]),
    .I1(sdram_phaseinjector1_address_storage_full[6]),
    .I2(sdram_phaseinjector3_address_storage_full[6]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(sdram_dfi_p1_address[5]),
    .I1(sdram_phaseinjector1_address_storage_full[5]),
    .I2(sdram_phaseinjector3_address_storage_full[5]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(sdram_dfi_p1_address[4]),
    .I1(sdram_phaseinjector1_address_storage_full[4]),
    .I2(sdram_phaseinjector3_address_storage_full[4]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(sdram_dfi_p1_address[3]),
    .I1(sdram_phaseinjector1_address_storage_full[3]),
    .I2(sdram_phaseinjector3_address_storage_full[3]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(sdram_dfi_p1_address[2]),
    .I1(sdram_phaseinjector1_address_storage_full[2]),
    .I2(sdram_phaseinjector3_address_storage_full[2]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(sdram_dfi_p1_address[1]),
    .I1(sdram_phaseinjector1_address_storage_full[1]),
    .I2(sdram_phaseinjector3_address_storage_full[1]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(sdram_dfi_p1_address[13]),
    .I1(sdram_phaseinjector1_address_storage_full_13_2130),
    .I2(sdram_phaseinjector3_address_storage_full_13_2160),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(sdram_dfi_p1_address[12]),
    .I1(sdram_phaseinjector1_address_storage_full_12_2131),
    .I2(sdram_phaseinjector3_address_storage_full_12_2161),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(sdram_dfi_p1_address[11]),
    .I1(sdram_phaseinjector1_address_storage_full_11_2132),
    .I2(sdram_phaseinjector3_address_storage_full_11_2162),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(sdram_dfi_p1_address[10]),
    .I1(sdram_phaseinjector1_address_storage_full_10_2133),
    .I2(sdram_phaseinjector3_address_storage_full_10_2163),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AAF0CC ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(sdram_dfi_p1_address[0]),
    .I1(sdram_phaseinjector1_address_storage_full[0]),
    .I2(sdram_phaseinjector3_address_storage_full[0]),
    .I3(phase_sel_4_9716),
    .I4(sdram_storage_full_0_4_9714),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_11_2525),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<11> ),
    .I4(timer0_load_storage_full_11_2493),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[0]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<0> ),
    .I4(timer0_load_storage_full[0]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_10_2526),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<10> ),
    .I4(timer0_load_storage_full_10_2494),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_12_2524),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<12> ),
    .I4(timer0_load_storage_full_12_2492),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_13_2523),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<13> ),
    .I4(timer0_load_storage_full_13_2491),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_14_2522),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<14> ),
    .I4(timer0_load_storage_full_14_2490),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_15_2521),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<15> ),
    .I4(timer0_load_storage_full_15_2489),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_16_2520),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<16> ),
    .I4(timer0_load_storage_full_16_2488),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_17_2519),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<17> ),
    .I4(timer0_load_storage_full_17_2487),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[1]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<1> ),
    .I4(timer0_load_storage_full[1]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_18_2518),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<18> ),
    .I4(timer0_load_storage_full_18_2486),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_19_2517),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<19> ),
    .I4(timer0_load_storage_full_19_2485),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_20_2516),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<20> ),
    .I4(timer0_load_storage_full_20_2484),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_21_2515),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<21> ),
    .I4(timer0_load_storage_full_21_2483),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_22_2514),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<22> ),
    .I4(timer0_load_storage_full_22_2482),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_23_2513),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<23> ),
    .I4(timer0_load_storage_full_23_2481),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_24_2512),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<24> ),
    .I4(timer0_load_storage_full_24_2480),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_25_2511),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<25> ),
    .I4(timer0_load_storage_full_25_2479),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_28_2508),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<28> ),
    .I4(timer0_load_storage_full_28_2476),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_26_2510),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<26> ),
    .I4(timer0_load_storage_full_26_2478),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_27_2509),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<27> ),
    .I4(timer0_load_storage_full_27_2477),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_29_2507),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<29> ),
    .I4(timer0_load_storage_full_29_2475),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[2]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<2> ),
    .I4(timer0_load_storage_full[2]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[3]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<3> ),
    .I4(timer0_load_storage_full[3]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_30_2506),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<30> ),
    .I4(timer0_load_storage_full_30_2474),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_31_2505),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<31> ),
    .I4(timer0_load_storage_full_31_2473),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[4]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<4> ),
    .I4(timer0_load_storage_full[4]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[5]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<5> ),
    .I4(timer0_load_storage_full[5]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_8_2528),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<8> ),
    .I4(timer0_load_storage_full_8_2496),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[6]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<6> ),
    .I4(timer0_load_storage_full[6]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full[7]),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<7> ),
    .I4(timer0_load_storage_full[7]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(timer0_en_storage_full_2169),
    .I1(timer0_reload_storage_full_9_2527),
    .I2(timer0_zero_trigger_INV_281_o),
    .I3(\timer0_value[31]_GND_1_o_sub_1581_OUT<9> ),
    .I4(timer0_load_storage_full_9_2495),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_1582_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I3(sdram_choose_req_grant_FSM_FFd2_1265),
    .O(\sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1278),
    .I2(new_master_wdata_ready1_1158),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(Mcount_dna_cnt_cy[4]),
    .I2(dna_cnt[5]),
    .O(\Result<6>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>13 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>18 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>25 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>28 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>30 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \interface_adr<2>2  (
    .I0(\interface_adr[1] ),
    .I1(sdram_phaseinjector0_address_storage_full[6]),
    .I2(\interface_adr[0] ),
    .I3(sdram_phaseinjector0_wrdata_storage_full_30_2322),
    .I4(sdram_phaseinjector0_wrdata_storage_full_22_2330),
    .I5(\interface_adr[2] ),
    .O(\interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \interface_adr<2>11  (
    .I0(\interface_adr[1] ),
    .I1(sdram_phaseinjector0_address_storage_full[7]),
    .I2(\interface_adr[0] ),
    .I3(sdram_phaseinjector0_wrdata_storage_full_31_2321),
    .I4(sdram_phaseinjector0_wrdata_storage_full_23_2329),
    .I5(\interface_adr[2] ),
    .O(\interface_adr<2>11_5223 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_342_o21 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed17_INV_342_o2)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd1_1274),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(sdram_twtrcon_ready_2266),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1158),
    .I2(litedramwishbone2native_state_FSM_FFd1_1278),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT1211  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I2(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I5(\sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\sdram_choose_req_grant_FSM_FFd5-In4_5490 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\sdram_choose_req_grant_FSM_FFd5-In4_5490 ),
    .I1(sdram_choose_req_grant_FSM_FFd8_1263),
    .I2(sdram_choose_req_grant_FSM_FFd7_1270),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I4(sdram_choose_req_grant_FSM_FFd3_1266),
    .I5(\sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>211  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>21_5493 )
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_342_o2),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I3(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o1),
    .I4(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed20)
  );
  LUT5 #(
    .INIT ( 32'h08707878 ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT61  (
    .I0(\Madd_sdram_generator_counter[5]_GND_1_o_add_1603_OUT_cy<3> ),
    .I1(sdram_generator_counter[4]),
    .I2(sdram_generator_counter[5]),
    .I3(sdram_generator_counter[1]),
    .I4(\sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1_5447 ),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h007D7D00 ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT51  (
    .I0(\sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1_5447 ),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[5]),
    .I3(\Madd_sdram_generator_counter[5]_GND_1_o_add_1603_OUT_cy<3> ),
    .I4(sdram_generator_counter[4]),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I1(sdram_bankmachine0_row_opened_2217),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine0_row_hit),
    .I4(_n6397),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I1(sdram_bankmachine1_row_opened_2222),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine1_row_hit),
    .I4(_n6439),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(sdram_bankmachine2_row_opened_2227),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine2_row_hit),
    .I4(_n6582),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I1(sdram_bankmachine3_row_opened_2232),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine3_row_hit),
    .I4(_n6404),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(sdram_bankmachine4_row_opened_2237),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine4_row_hit),
    .I4(_n6548),
    .I5(sdram_bankmachine4_cmd_ready),
    .O(sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I1(sdram_bankmachine5_row_opened_2242),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine5_row_hit),
    .I4(_n6853),
    .I5(sdram_bankmachine5_cmd_ready),
    .O(sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I1(sdram_bankmachine6_row_opened_2247),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine6_row_hit),
    .I4(_n6432),
    .I5(sdram_bankmachine6_cmd_ready),
    .O(sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I1(sdram_bankmachine7_row_opened_2252),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine7_row_hit),
    .I4(_n6139),
    .I5(sdram_bankmachine7_cmd_ready),
    .O(sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  port_cmd_ready41 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(rhs_array_muxed44[10]),
    .I2(sdram_bankmachine6_req_lock),
    .I3(_n6123[0]),
    .I4(sdram_bankmachine7_req_lock),
    .I5(sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o),
    .O(port_cmd_ready4_5452)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0396<3>1  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0396)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0571<3>1  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0571)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0658<3>1  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(n0658)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1636),
    .I1(sdram_bankmachine1_row_opened_2222),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I3(_n6439),
    .I4(sdram_bankmachine1_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1682),
    .I1(sdram_bankmachine2_row_opened_2227),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I3(_n6582),
    .I4(sdram_bankmachine2_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_1728),
    .I1(sdram_bankmachine3_row_opened_2232),
    .I2(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I3(_n6404),
    .I4(sdram_bankmachine3_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_we_1774),
    .I1(sdram_bankmachine4_row_opened_2237),
    .I2(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I3(_n6548),
    .I4(sdram_bankmachine4_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_we_1820),
    .I1(sdram_bankmachine5_row_opened_2242),
    .I2(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I3(_n6853),
    .I4(sdram_bankmachine5_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_we_1866),
    .I1(sdram_bankmachine6_row_opened_2247),
    .I2(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I3(_n6432),
    .I4(sdram_bankmachine6_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_we_1912),
    .I1(sdram_bankmachine7_row_opened_2252),
    .I2(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I3(_n6139),
    .I4(sdram_bankmachine7_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_1590),
    .I1(sdram_bankmachine0_row_opened_2217),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I3(_n6397),
    .I4(sdram_bankmachine0_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0745<3>1  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(n0745)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(rhs_array_muxed44[9]),
    .I1(sdram_bankmachine5_req_lock),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0832<3>1  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(n0832)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1006<3>1  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1006)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we111 (
    .I0(rhs_array_muxed44[9]),
    .I1(sdram_bankmachine6_req_lock),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11)
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[12] ),
    .I2(\interface_adr[9] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank4_sel)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\interface_adr[9] ),
    .I1(\interface_adr[11] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \uart_tx_trigger<4>1  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_level0[2]),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[0]),
    .I4(uart_tx_fifo_level0[4]),
    .O(uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0057<4>1  (
    .I0(uart_tx_fifo_level0[4]),
    .I1(uart_tx_fifo_level0[3]),
    .I2(uart_tx_fifo_level0[2]),
    .I3(uart_tx_fifo_level0[1]),
    .I4(uart_tx_fifo_level0[0]),
    .O(n0057)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I2(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine0_cmd_payload_a21 (
    .I0(sdram_bankmachine0_row_open),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o ),
    .I3(sdram_bankmachine0_row_close),
    .I4(n0396),
    .I5(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .O(sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_sdram_bankmachine1_cmd_payload_a21 (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o ),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I4(sdram_bankmachine1_row_close),
    .I5(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine2_cmd_payload_a21 (
    .I0(sdram_bankmachine2_row_open),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o ),
    .I3(sdram_bankmachine2_row_close),
    .I4(n0571),
    .I5(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .O(sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine3_cmd_payload_a21 (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o ),
    .I3(sdram_bankmachine3_row_close),
    .I4(n0658),
    .I5(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .O(sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine4_cmd_payload_a21 (
    .I0(sdram_bankmachine4_row_open),
    .I1(sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o ),
    .I3(sdram_bankmachine4_row_close),
    .I4(n0745),
    .I5(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .O(sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine5_cmd_payload_a21 (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o ),
    .I3(sdram_bankmachine5_row_close),
    .I4(n0832),
    .I5(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .O(sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_sdram_bankmachine6_cmd_payload_a21 (
    .I0(sdram_bankmachine6_row_open),
    .I1(sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o ),
    .I3(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I4(sdram_bankmachine6_row_close),
    .I5(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .O(sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_sdram_bankmachine7_cmd_payload_a21 (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2(\sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o ),
    .I3(sdram_bankmachine7_row_close),
    .I4(n1006),
    .I5(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .O(sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(bankmachine0_state_FSM_FFd2_4627),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .O(sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .O(sdram_bankmachine1_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1240),
    .I1(bankmachine2_state_FSM_FFd2_4637),
    .I2(bankmachine2_state_FSM_FFd3_4636),
    .O(sdram_bankmachine2_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .O(sdram_bankmachine3_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .O(sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .O(sdram_bankmachine5_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1248),
    .I1(bankmachine6_state_FSM_FFd2_4657),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .O(sdram_bankmachine6_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .O(sdram_bankmachine7_row_close)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  sdram_bandwidth_update_re11 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .O(sdram_bandwidth_update_re1)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd3_4626),
    .I1(sdram_bankmachine0_trccon_ready_2220),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .O(sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd3_4621),
    .I1(sdram_bankmachine1_trccon_ready_2225),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .O(sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd3_4636),
    .I1(sdram_bankmachine2_trccon_ready_2230),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .O(sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd3_4641),
    .I1(sdram_bankmachine3_trccon_ready_2235),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .O(sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd3_4631),
    .I1(sdram_bankmachine4_trccon_ready_2240),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .O(sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd3_4651),
    .I1(sdram_bankmachine5_trccon_ready_2245),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .O(sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd3_4656),
    .I1(sdram_bankmachine6_trccon_ready_2250),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .O(sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd3_4646),
    .I1(sdram_bankmachine7_trccon_ready_2255),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .O(sdram_bankmachine7_row_open)
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>131  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[4] ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>13_5491 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  _n111631 (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[3] ),
    .O(_n11163)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n111691 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .O(_n11169)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  _n111751 (
    .I0(\interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[2] ),
    .O(_n11175)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \_n11187<5>1  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(_n11187)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1585_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1585_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2416_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2416_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_max_time0_inv1 (
    .I0(sdram_time0[3]),
    .I1(sdram_time0[2]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[0]),
    .I4(sdram_time0[4]),
    .O(sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_1590),
    .I1(sdram_bankmachine0_row_opened_2217),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I3(_n6397),
    .I4(sdram_bankmachine0_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1636),
    .I1(sdram_bankmachine1_row_opened_2222),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I3(_n6439),
    .I4(sdram_bankmachine1_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1682),
    .I1(sdram_bankmachine2_row_opened_2227),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I3(_n6582),
    .I4(sdram_bankmachine2_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_we_1774),
    .I1(sdram_bankmachine4_row_opened_2237),
    .I2(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I3(_n6548),
    .I4(sdram_bankmachine4_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_we_1866),
    .I1(sdram_bankmachine6_row_opened_2247),
    .I2(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I3(_n6432),
    .I4(sdram_bankmachine6_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_1728),
    .I1(sdram_bankmachine3_row_opened_2232),
    .I2(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I3(_n6404),
    .I4(sdram_bankmachine3_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_we_1912),
    .I1(sdram_bankmachine7_row_opened_2252),
    .I2(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I3(_n6139),
    .I4(sdram_bankmachine7_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_we_1820),
    .I1(sdram_bankmachine5_row_opened_2242),
    .I2(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I3(_n6853),
    .I4(sdram_bankmachine5_row_hit),
    .I5(sdram_cmd_valid),
    .O(sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFBFF ))
  sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I1(n0658),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I3(n0571),
    .I4(sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_3550),
    .O(sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o)
  );
  LUT6 #(
    .INIT ( 64'h101010BA10101010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT7111  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(_n112021),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[5] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT711 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>10 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_dna_cnt_cy<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[2]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[0]),
    .O(Mcount_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[3]),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_sdram_generator_counter[5]_GND_1_o_add_1603_OUT_cy<3>11  (
    .I0(sdram_generator_counter[3]),
    .I1(sdram_generator_counter[2]),
    .I2(sdram_generator_counter[1]),
    .I3(sdram_generator_counter[0]),
    .O(\Madd_sdram_generator_counter[5]_GND_1_o_add_1603_OUT_cy<3> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_uart_phy_rx_bitcount_xor<1>11  (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[1]),
    .O(Mcount_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_uart_phy_tx_reg[0]_PWR_1_o_MUX_615_o11  (
    .I0(uart_phy_tx_reg[0]),
    .I1(uart_phy_tx_bitcount[3]),
    .I2(uart_phy_tx_bitcount[1]),
    .I3(uart_phy_tx_bitcount[2]),
    .O(\uart_phy_tx_reg[0]_PWR_1_o_MUX_615_o )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd2_4627),
    .I3(sdram_bankmachine0_trascon_ready_2221),
    .I4(sdram_bankmachine0_twtpcon_ready_2218),
    .I5(sdram_bankmachine0_trccon_ready_2220),
    .O(sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd2_4622),
    .I3(sdram_bankmachine1_trascon_ready_2226),
    .I4(sdram_bankmachine1_twtpcon_ready_2223),
    .I5(sdram_bankmachine1_trccon_ready_2225),
    .O(sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1240),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd2_4637),
    .I3(sdram_bankmachine2_trascon_ready_2231),
    .I4(sdram_bankmachine2_twtpcon_ready_2228),
    .I5(sdram_bankmachine2_trccon_ready_2230),
    .O(sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd2_4642),
    .I3(sdram_bankmachine3_trascon_ready_2236),
    .I4(sdram_bankmachine3_twtpcon_ready_2233),
    .I5(sdram_bankmachine3_trccon_ready_2235),
    .O(sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd2_4632),
    .I3(sdram_bankmachine4_trascon_ready_2241),
    .I4(sdram_bankmachine4_twtpcon_ready_2238),
    .I5(sdram_bankmachine4_trccon_ready_2240),
    .O(sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd2_4652),
    .I3(sdram_bankmachine5_trascon_ready_2246),
    .I4(sdram_bankmachine5_twtpcon_ready_2243),
    .I5(sdram_bankmachine5_trccon_ready_2245),
    .O(sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1248),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd2_4657),
    .I3(sdram_bankmachine6_trascon_ready_2251),
    .I4(sdram_bankmachine6_twtpcon_ready_2248),
    .I5(sdram_bankmachine6_trccon_ready_2250),
    .O(sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd2_4647),
    .I3(sdram_bankmachine7_trascon_ready_2256),
    .I4(sdram_bankmachine7_twtpcon_ready_2253),
    .I5(sdram_bankmachine7_trccon_ready_2255),
    .O(sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  uart_tx_clear1 (
    .I0(interface_dat_w[0]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(basesoc_csrbankarray_csrbank4_sel),
    .I3(interface_we_1233),
    .O(uart_tx_clear)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  uart_rx_clear1 (
    .I0(interface_dat_w[1]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(basesoc_csrbankarray_csrbank4_sel),
    .I3(interface_we_1233),
    .O(uart_rx_clear)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank4_ev_enable0_re1 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank4_sel),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank4_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(sdram_bankmachine5_req_lock),
    .I1(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I2(rhs_array_muxed44[10]),
    .I3(port_cmd_ready11_5453),
    .I4(n0745),
    .I5(litedramwishbone2native_state_FSM_FFd3_2977),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  litedramwishbone2native_state_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(sdram_bankmachine5_req_lock),
    .I1(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I2(rhs_array_muxed44[10]),
    .I3(port_cmd_ready12_5454),
    .I4(n0745),
    .I5(litedramwishbone2native_state_FSM_FFd3_2977),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[9] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[13]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(N817)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\interface_adr[12] ),
    .I1(\interface_adr[13] ),
    .I2(\interface_adr[9] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[11] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[12] ),
    .I2(\interface_adr[13] ),
    .I3(\interface_adr[9] ),
    .I4(\interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  sys_rst_lm32_reset_OR_712_o1 (
    .I0(sys_rst),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank0_sel),
    .I4(interface_we_1233),
    .O(sys_rst_lm32_reset_OR_712_o)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_uart_phy_tx_bitcount_xor<3>11  (
    .I0(uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o),
    .I1(uart_phy_tx_bitcount[3]),
    .I2(uart_phy_tx_bitcount[0]),
    .I3(uart_phy_tx_bitcount[1]),
    .I4(uart_phy_tx_bitcount[2]),
    .O(Mcount_uart_phy_tx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n111511 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(_n11151)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  basesoc_csrbankarray_csrbank5_tuning_word3_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(interface_we_1233),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_tuning_word3_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank5_tuning_word2_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank5_tuning_word2_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank5_tuning_word1_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank5_tuning_word1_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank5_tuning_word0_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank5_sel),
    .I3(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank5_tuning_word0_re)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time0_xor<3>11  (
    .I0(sdram_time0[3]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_sdram_time0_xor<4>11  (
    .I0(sdram_time0[4]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .I4(sdram_time0[3]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_uart_phy_rx_bitcount_xor<2>11  (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_rx_bitcount[2]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(uart_phy_rx_bitcount[1]),
    .O(Mcount_uart_phy_rx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_uart_phy_rx_bitcount_xor<3>11  (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_rx_bitcount[3]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(uart_phy_rx_bitcount[1]),
    .I4(uart_phy_rx_bitcount[2]),
    .O(Mcount_uart_phy_rx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'hA8AAFDFFA8AAA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1234),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(multiplexer_state_FSM_FFd2_1275),
    .I4(refresher_state_FSM_FFd1_1235),
    .I5(sdram_timer_done),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(refresher_state_FSM_FFd1_1235),
    .I1(sdram_generator_done_1115),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd1_1274),
    .I4(multiplexer_state_FSM_FFd3_1276),
    .I5(refresher_state_FSM_FFd2_1234),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time1_xor<3>11  (
    .I0(sdram_time1[3]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[2]),
    .O(\Result<3>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_consume_xor<2>11  (
    .I0(uart_rx_fifo_consume[2]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_consume_xor<3>11  (
    .I0(uart_rx_fifo_consume[3]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .I3(uart_rx_fifo_consume[2]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_produce_xor<2>11  (
    .I0(uart_rx_fifo_produce[2]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_produce_xor<3>11  (
    .I0(uart_rx_fifo_produce[3]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .I3(uart_rx_fifo_produce[2]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_consume_xor<2>11  (
    .I0(uart_tx_fifo_consume[2]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_consume_xor<3>11  (
    .I0(uart_tx_fifo_consume[3]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .I3(uart_tx_fifo_consume[2]),
    .O(\Result<3>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_produce_xor<2>11  (
    .I0(uart_tx_fifo_produce[2]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_produce_xor<3>11  (
    .I0(uart_tx_fifo_produce[3]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .I3(uart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  litedramwishbone2native_state_port_cmd_payload_we1 (
    .I0(cache_state_FSM_FFd2_4617),
    .I1(litedramwishbone2native_state_FSM_FFd3_2977),
    .I2(cache_state_FSM_FFd3_4616),
    .O(port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2977),
    .I2(cache_state_FSM_FFd3_4616),
    .I3(cache_state_FSM_FFd2_4617),
    .I4(litedramwishbone2native_state_FSM_FFd2_2976),
    .I5(new_master_rdata_valid4_1160),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1158),
    .I1(litedramwishbone2native_state_FSM_FFd1_1278),
    .I2(cache_state_FSM_FFd2_4617),
    .I3(litedramwishbone2native_state_FSM_FFd3_2977),
    .I4(cache_state_FSM_FFd3_4616),
    .I5(port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1277),
    .I1(litedramwishbone2native_state_FSM_FFd4_3838),
    .I2(cache_state_FSM_FFd3_4616),
    .I3(cache_state_FSM_FFd2_4617),
    .I4(ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3838),
    .I1(cache_state_FSM_FFd1_1277),
    .I2(cache_state_FSM_FFd2_4617),
    .I3(cache_state_FSM_FFd3_4616),
    .I4(litedramwishbone2native_state_FSM_FFd3_2977),
    .I5(port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n9769_inv1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(port_cmd_ready5_5463),
    .I5(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n9769_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9756_inv1 (
    .I0(sdram_bankmachine0_cmd_ready),
    .I1(sdram_bankmachine0_cmd_payload_is_write),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_twtpcon_ready_2218),
    .O(_n9756_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine0_twtpcon_count[0]),
    .I1(sdram_bankmachine0_cmd_payload_is_write),
    .I2(sdram_bankmachine0_cmd_ready),
    .I3(sdram_bankmachine0_cmd_valid),
    .O(Mcount_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine0_twtpcon_count[0]),
    .I1(sdram_bankmachine0_twtpcon_count[1]),
    .I2(sdram_bankmachine0_cmd_payload_is_write),
    .I3(sdram_bankmachine0_cmd_ready),
    .I4(sdram_bankmachine0_cmd_valid),
    .O(Mcount_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine0_twtpcon_count[2]),
    .I1(sdram_bankmachine0_twtpcon_count[0]),
    .I2(sdram_bankmachine0_twtpcon_count[1]),
    .I3(sdram_bankmachine0_cmd_valid),
    .I4(sdram_bankmachine0_cmd_payload_is_write),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(Mcount_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9774_inv1 (
    .I0(sdram_bankmachine1_cmd_ready),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine1_twtpcon_ready_2223),
    .O(_n9774_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine1_twtpcon_count[0]),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(sdram_bankmachine1_cmd_ready),
    .I3(sdram_bankmachine1_cmd_valid),
    .O(Mcount_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine1_twtpcon_count[0]),
    .I1(sdram_bankmachine1_twtpcon_count[1]),
    .I2(sdram_bankmachine1_cmd_payload_is_write),
    .I3(sdram_bankmachine1_cmd_ready),
    .I4(sdram_bankmachine1_cmd_valid),
    .O(Mcount_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine1_twtpcon_count[2]),
    .I1(sdram_bankmachine1_twtpcon_count[0]),
    .I2(sdram_bankmachine1_twtpcon_count[1]),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(sdram_bankmachine1_cmd_payload_is_write),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(Mcount_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9792_inv1 (
    .I0(sdram_bankmachine2_cmd_ready),
    .I1(sdram_bankmachine2_cmd_payload_is_write),
    .I2(sdram_bankmachine2_cmd_valid),
    .I3(sdram_bankmachine2_twtpcon_ready_2228),
    .O(_n9792_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine2_twtpcon_count[0]),
    .I1(sdram_bankmachine2_cmd_payload_is_write),
    .I2(sdram_bankmachine2_cmd_ready),
    .I3(sdram_bankmachine2_cmd_valid),
    .O(Mcount_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine2_twtpcon_count[0]),
    .I1(sdram_bankmachine2_twtpcon_count[1]),
    .I2(sdram_bankmachine2_cmd_payload_is_write),
    .I3(sdram_bankmachine2_cmd_ready),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(Mcount_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine2_twtpcon_count[2]),
    .I1(sdram_bankmachine2_twtpcon_count[0]),
    .I2(sdram_bankmachine2_twtpcon_count[1]),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_bankmachine2_cmd_payload_is_write),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(Mcount_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9810_inv1 (
    .I0(sdram_bankmachine3_cmd_ready),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_twtpcon_ready_2233),
    .O(_n9810_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine3_twtpcon_count[0]),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_ready),
    .I3(sdram_bankmachine3_cmd_valid),
    .O(Mcount_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine3_twtpcon_count[0]),
    .I1(sdram_bankmachine3_twtpcon_count[1]),
    .I2(sdram_bankmachine3_cmd_payload_is_write),
    .I3(sdram_bankmachine3_cmd_ready),
    .I4(sdram_bankmachine3_cmd_valid),
    .O(Mcount_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine3_twtpcon_count[2]),
    .I1(sdram_bankmachine3_twtpcon_count[0]),
    .I2(sdram_bankmachine3_twtpcon_count[1]),
    .I3(sdram_bankmachine3_cmd_valid),
    .I4(sdram_bankmachine3_cmd_payload_is_write),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(Mcount_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9828_inv1 (
    .I0(sdram_bankmachine4_cmd_ready),
    .I1(sdram_bankmachine4_cmd_payload_is_write),
    .I2(sdram_bankmachine4_cmd_valid),
    .I3(sdram_bankmachine4_twtpcon_ready_2238),
    .O(_n9828_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine4_twtpcon_count[0]),
    .I1(sdram_bankmachine4_cmd_payload_is_write),
    .I2(sdram_bankmachine4_cmd_ready),
    .I3(sdram_bankmachine4_cmd_valid),
    .O(Mcount_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine4_twtpcon_count[0]),
    .I1(sdram_bankmachine4_twtpcon_count[1]),
    .I2(sdram_bankmachine4_cmd_payload_is_write),
    .I3(sdram_bankmachine4_cmd_ready),
    .I4(sdram_bankmachine4_cmd_valid),
    .O(Mcount_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine4_twtpcon_count[2]),
    .I1(sdram_bankmachine4_twtpcon_count[0]),
    .I2(sdram_bankmachine4_twtpcon_count[1]),
    .I3(sdram_bankmachine4_cmd_valid),
    .I4(sdram_bankmachine4_cmd_payload_is_write),
    .I5(sdram_bankmachine4_cmd_ready),
    .O(Mcount_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9846_inv1 (
    .I0(sdram_bankmachine5_cmd_ready),
    .I1(sdram_bankmachine5_cmd_payload_is_write),
    .I2(sdram_bankmachine5_cmd_valid),
    .I3(sdram_bankmachine5_twtpcon_ready_2243),
    .O(_n9846_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine5_twtpcon_count[0]),
    .I1(sdram_bankmachine5_cmd_payload_is_write),
    .I2(sdram_bankmachine5_cmd_ready),
    .I3(sdram_bankmachine5_cmd_valid),
    .O(Mcount_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine5_twtpcon_count[0]),
    .I1(sdram_bankmachine5_twtpcon_count[1]),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(sdram_bankmachine5_cmd_ready),
    .I4(sdram_bankmachine5_cmd_valid),
    .O(Mcount_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine5_twtpcon_count[2]),
    .I1(sdram_bankmachine5_twtpcon_count[0]),
    .I2(sdram_bankmachine5_twtpcon_count[1]),
    .I3(sdram_bankmachine5_cmd_valid),
    .I4(sdram_bankmachine5_cmd_payload_is_write),
    .I5(sdram_bankmachine5_cmd_ready),
    .O(Mcount_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9864_inv1 (
    .I0(sdram_bankmachine6_cmd_ready),
    .I1(sdram_bankmachine6_cmd_payload_is_write),
    .I2(sdram_bankmachine6_cmd_valid),
    .I3(sdram_bankmachine6_twtpcon_ready_2248),
    .O(_n9864_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine6_twtpcon_count[0]),
    .I1(sdram_bankmachine6_cmd_payload_is_write),
    .I2(sdram_bankmachine6_cmd_ready),
    .I3(sdram_bankmachine6_cmd_valid),
    .O(Mcount_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine6_twtpcon_count[0]),
    .I1(sdram_bankmachine6_twtpcon_count[1]),
    .I2(sdram_bankmachine6_cmd_payload_is_write),
    .I3(sdram_bankmachine6_cmd_ready),
    .I4(sdram_bankmachine6_cmd_valid),
    .O(Mcount_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine6_twtpcon_count[2]),
    .I1(sdram_bankmachine6_twtpcon_count[0]),
    .I2(sdram_bankmachine6_twtpcon_count[1]),
    .I3(sdram_bankmachine6_cmd_valid),
    .I4(sdram_bankmachine6_cmd_payload_is_write),
    .I5(sdram_bankmachine6_cmd_ready),
    .O(Mcount_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9882_inv1 (
    .I0(sdram_bankmachine7_cmd_ready),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine7_cmd_valid),
    .I3(sdram_bankmachine7_twtpcon_ready_2253),
    .O(_n9882_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(sdram_bankmachine7_twtpcon_count[0]),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine7_cmd_ready),
    .I3(sdram_bankmachine7_cmd_valid),
    .O(Mcount_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(sdram_bankmachine7_twtpcon_count[0]),
    .I1(sdram_bankmachine7_twtpcon_count[1]),
    .I2(sdram_bankmachine7_cmd_payload_is_write),
    .I3(sdram_bankmachine7_cmd_ready),
    .I4(sdram_bankmachine7_cmd_valid),
    .O(Mcount_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(sdram_bankmachine7_twtpcon_count[2]),
    .I1(sdram_bankmachine7_twtpcon_count[0]),
    .I2(sdram_bankmachine7_twtpcon_count[1]),
    .I3(sdram_bankmachine7_cmd_valid),
    .I4(sdram_bankmachine7_cmd_payload_is_write),
    .I5(sdram_bankmachine7_cmd_ready),
    .O(Mcount_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT91  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [17]),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/instruction_unit/pc_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT81  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [16]),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/instruction_unit/pc_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT71  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [15]),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/instruction_unit/pc_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT61  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [14]),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/instruction_unit/pc_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT51  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [13]),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/instruction_unit/pc_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT41  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [12]),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/instruction_unit/pc_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT321  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [9]),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/instruction_unit/pc_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT311  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [8]),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/instruction_unit/pc_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT31  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [11]),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/instruction_unit/pc_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT301  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [7]),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/instruction_unit/pc_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT291  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [6]),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/instruction_unit/pc_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT281  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [5]),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/instruction_unit/pc_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT271  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [4]),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/instruction_unit/pc_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT251  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [31]),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/instruction_unit/pc_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT241  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [30]),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/instruction_unit/pc_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT261  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [3]),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/instruction_unit/pc_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT221  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [29]),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/instruction_unit/pc_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT211  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [28]),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/instruction_unit/pc_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT201  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [27]),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/instruction_unit/pc_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT21  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [10]),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/instruction_unit/pc_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT191  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [26]),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/instruction_unit/pc_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT181  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [25]),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/instruction_unit/pc_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT171  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [24]),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/instruction_unit/pc_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT161  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [23]),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/instruction_unit/pc_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT151  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [22]),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/instruction_unit/pc_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT141  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [21]),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/instruction_unit/pc_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT131  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [20]),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/instruction_unit/pc_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT231  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [2]),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/instruction_unit/pc_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT111  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [19]),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/instruction_unit/pc_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT121  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/operand_m [1]),
    .I4(\lm32_cpu/shifter_result_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT101  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/shifter_result_m [18]),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/instruction_unit/pc_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/store_m_6315 ),
    .I1(\lm32_cpu/valid_m_6545 ),
    .I2(\lm32_cpu/exception_m_6317 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/load_m_6316 ),
    .I1(\lm32_cpu/valid_m_6545 ),
    .I2(\lm32_cpu/exception_m_6317 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_6623 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_6546 ),
    .I4(\lm32_cpu/scall_x_6390 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_6623 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [6]),
    .I2(\lm32_cpu/mc_arithmetic/divide_by_zero_x_6623 ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/write_enable_x_6409 ),
    .I1(\lm32_cpu/valid_x_6546 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/bi_conditional ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result21  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .O(\lm32_cpu/adder_result_x[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result33  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .O(\lm32_cpu/adder_result_x[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result231  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/adder_result_x[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result261  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/adder_result_x[3] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result271  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .O(\lm32_cpu/adder_result_x[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result281  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/adder_result_x[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result291  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .O(\lm32_cpu/adder_result_x[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result301  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .O(\lm32_cpu/adder_result_x[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result311  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .O(\lm32_cpu/adder_result_x[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result321  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .O(\lm32_cpu/adder_result_x[9] )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_8367 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_GND_3_o_valid_m_MUX_2087_o11  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/valid_m_6545 ),
    .O(\lm32_cpu/GND_3_o_valid_m_MUX_2087_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_11_o_mux_243_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_11_o_mux_243_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_3_o_MUX_2118_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_9565 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_9567 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_mul_x_GND_3_o_MUX_2119_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_9565 ),
    .I1(\lm32_cpu/w_result_sel_mul_m_BRB1_9566 ),
    .O(\lm32_cpu/w_result_sel_mul_m )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o1  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_write_enable_k_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_2182_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o<2>1  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_9568 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_9569 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/branch_predict_m_6319 ),
    .I1(\lm32_cpu/branch_predict_taken_m_6318 ),
    .I2(\lm32_cpu/condition_met_m_6309 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/write_enable_w_6549 ),
    .I1(\lm32_cpu/valid_w_6589 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_6548 ),
    .I1(\lm32_cpu/valid_w_6589 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I2(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/kill_x )
  );
  LUT5 #(
    .INIT ( 32'h00010101 ))
  \lm32_cpu/instruction_unit/mux101111  (
    .I0(\lm32_cpu/branch_taken_m_5842 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I2(\lm32_cpu/instruction_unit/icache/restart_request_6725 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/valid_d_6547 ),
    .O(\lm32_cpu/instruction_unit/mux10111 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0444 ))
  \lm32_cpu/instruction_unit/mux10151  (
    .I0(\lm32_cpu/branch_taken_m_5842 ),
    .I1(\lm32_cpu/instruction_unit/icache/restart_request_6725 ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/valid_d_6547 ),
    .I4(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .O(\lm32_cpu/instruction_unit/mux1015_6868 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux59111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/pc_w [11]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux57111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/pc_w [9]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux56111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/pc_w [8]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux58111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/pc_w [10]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux54111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/pc_w [6]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux53111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/pc_w [5]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux55111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/pc_w [7]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux51111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/pc_w [31]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux50111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/pc_w [30]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux52111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/pc_w [4]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux48111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/pc_w [28]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux47111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/pc_w [27]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux49111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/pc_w [29]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux45111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/pc_w [25]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux44111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/pc_w [24]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux46111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/pc_w [26]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux43111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/pc_w [23]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux42111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/pc_w [22]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux41111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I2(\lm32_cpu/instruction_unit/pc_w [3]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux40111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/pc_w [21]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux38111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/pc_w [19]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux37111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/pc_w [18]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux39111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/pc_w [20]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux35111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/pc_w [16]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux34111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/pc_w [15]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux36111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/pc_w [17]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/pc_w [13]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/pc_w [12]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux33111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/pc_w [14]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux30111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I2(\lm32_cpu/instruction_unit/pc_w [2]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT23  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT33  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT41  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT51  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT61  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT71  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT81  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT91  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT101  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT131  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT141  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT151  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT161  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT171  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT181  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT191  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT201  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT211  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT221  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT241  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT251  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT271  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT281  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT291  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT301  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT311  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT321  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/instruction_unit/icache_read_enable_f1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I1(\lm32_cpu/kill_f ),
    .I2(\lm32_cpu/valid_f_6284 ),
    .O(\lm32_cpu/instruction_unit/icache_read_enable_f )
  );
  LUT6 #(
    .INIT ( 64'h8AFF8AAA8AAA8AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_6725 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I5(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o )
  );
  LUT6 #(
    .INIT ( 64'h12AA12AA12AA9AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0>1  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_6134 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2211  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 )
  );
  LUT4 #(
    .INIT ( 16'h74FC ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/iflush_6134 ),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \lm32_cpu/instruction_unit/icache/_n0130_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I2(\lm32_cpu/instruction_unit/icache/miss ),
    .I3(\lm32_cpu/iflush_6134 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0130_inv )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \lm32_cpu/instruction_unit/icache/miss1  (
    .I0(\lm32_cpu/valid_d_6547 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/miss )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst110  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [0]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst210  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [10]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst33  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [11]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst41  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [12]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst51  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [13]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst61  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [14]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst71  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [15]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst81  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [16]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst91  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [17]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst101  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [18]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst111  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [19]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst121  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [1]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst131  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [20]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst141  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [21]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst151  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [22]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst161  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [23]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst171  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [24]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst181  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [25]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst191  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [26]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst201  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [27]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst211  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [28]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst221  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [29]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst231  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [2]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst241  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [30]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst251  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [31]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst261  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [3]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst271  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [4]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst281  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [5]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst291  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [6]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst301  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [7]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst311  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [8]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst321  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [9]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/instruction_unit/icache/refill_request1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .O(\lm32_cpu/icache_refill_request )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .O(\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [11]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [10]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [9]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [8]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [7]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [6]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [5]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [4]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [3]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/instruction_unit/pc_a [2]),
    .I2(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \lm32_cpu/load_store_unit/_n0361_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/exception_m_6317 ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .O(\lm32_cpu/load_store_unit/_n0361_inv )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/load_store_unit/_n0408<0>1  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [23]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0408 [0])
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \lm32_cpu/load_store_unit/_n0404<0>1  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0404 [0])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \lm32_cpu/load_store_unit/_n0414<0>1  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/load_store_unit/_n0414 [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/store_operand_x [0]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [16]),
    .O(\lm32_cpu/load_store_unit/store_data_x [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/store_operand_x [1]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [17]),
    .O(\lm32_cpu/load_store_unit/store_data_x [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/store_operand_x [2]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [18]),
    .O(\lm32_cpu/load_store_unit/store_data_x [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/store_operand_x [3]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [19]),
    .O(\lm32_cpu/load_store_unit/store_data_x [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/store_operand_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [20]),
    .O(\lm32_cpu/load_store_unit/store_data_x [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/store_operand_x [5]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [21]),
    .O(\lm32_cpu/load_store_unit/store_data_x [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/store_operand_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [22]),
    .O(\lm32_cpu/load_store_unit/store_data_x [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/store_operand_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [23]),
    .O(\lm32_cpu/load_store_unit/store_data_x [23])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_1081_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_6720 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_1081_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [10]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321210  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32132  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [12]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [13]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [14]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [16]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [17]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [18]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321101  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [19]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [19]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321121  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [20]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321131  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [21]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [22]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [24]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [25]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [25]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [26]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [27]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321201  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [28]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321211  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321231  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [30]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321241  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [31]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [31]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321261  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [4]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321271  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321281  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321291  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [7]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321301  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [8]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321311  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/operand_m [9]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [8]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [24]),
    .I4(\lm32_cpu/store_operand_x [0]),
    .O(\lm32_cpu/load_store_unit/store_data_x [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [9]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [25]),
    .I4(\lm32_cpu/store_operand_x [1]),
    .O(\lm32_cpu/load_store_unit/store_data_x [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [10]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [26]),
    .I4(\lm32_cpu/store_operand_x [2]),
    .O(\lm32_cpu/load_store_unit/store_data_x [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [11]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [27]),
    .I4(\lm32_cpu/store_operand_x [3]),
    .O(\lm32_cpu/load_store_unit/store_data_x [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [12]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [28]),
    .I4(\lm32_cpu/store_operand_x [4]),
    .O(\lm32_cpu/load_store_unit/store_data_x [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [13]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [29]),
    .I4(\lm32_cpu/store_operand_x [5]),
    .O(\lm32_cpu/load_store_unit/store_data_x [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [14]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [30]),
    .I4(\lm32_cpu/store_operand_x [6]),
    .O(\lm32_cpu/load_store_unit/store_data_x [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [15]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [31]),
    .I4(\lm32_cpu/store_operand_x [7]),
    .O(\lm32_cpu/load_store_unit/store_data_x [31])
  );
  LUT6 #(
    .INIT ( 64'h28887DDD28882888 ))
  \lm32_cpu/load_store_unit/mux321221  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_1081_o ),
    .I3(lm32_dbus_ack),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/load_store_unit/load_data_w<25>311  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<25>31 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/data_m [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/data_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/data_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/data_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/data_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/data_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/data_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/data_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux21111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/data_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/data_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/data_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/data_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/data_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/data_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/data_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/data_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/data_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/data_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux11111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/data_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/data_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/data_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/data_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/data_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1101  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/data_m [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [2]),
    .I2(\lm32_cpu/store_operand_x [10]),
    .O(\lm32_cpu/load_store_unit/store_data_x [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [3]),
    .I2(\lm32_cpu/store_operand_x [11]),
    .O(\lm32_cpu/load_store_unit/store_data_x [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [4]),
    .I2(\lm32_cpu/store_operand_x [12]),
    .O(\lm32_cpu/load_store_unit/store_data_x [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [5]),
    .I2(\lm32_cpu/store_operand_x [13]),
    .O(\lm32_cpu/load_store_unit/store_data_x [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [6]),
    .I2(\lm32_cpu/store_operand_x [14]),
    .O(\lm32_cpu/load_store_unit/store_data_x [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [7]),
    .I2(\lm32_cpu/store_operand_x [15]),
    .O(\lm32_cpu/load_store_unit/store_data_x [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [0]),
    .I2(\lm32_cpu/store_operand_x [8]),
    .O(\lm32_cpu/load_store_unit/store_data_x [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [1]),
    .I2(\lm32_cpu/store_operand_x [9]),
    .O(\lm32_cpu/load_store_unit/store_data_x [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I1(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_1066_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o )
  );
  LUT4 #(
    .INIT ( 16'h6A48 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I2(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \lm32_cpu/load_store_unit/dcache/tmem_write_data<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I2(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_1066_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_data [0])
  );
  LUT5 #(
    .INIT ( 32'h2AAA7FFF ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>2  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>11  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/operand_m [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [9])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/load_store_unit/dcache/way_tmem_we1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .O(\lm32_cpu/load_store_unit/dcache/way_tmem_we )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh881  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh28 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh871  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .O(\lm32_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh861  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .O(\lm32_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh851  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .O(\lm32_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh841  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .O(\lm32_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2811  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [2]),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/operand_0_x [29]),
    .O(\lm32_cpu/shifter/Sh281_7815 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_0_x [26]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_0_x [3]),
    .O(\lm32_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [30]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/operand_0_x [3]),
    .I5(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1111  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [29]),
    .I3(\lm32_cpu/operand_0_x [27]),
    .I4(\lm32_cpu/operand_0_x [4]),
    .I5(\lm32_cpu/operand_0_x [2]),
    .O(\lm32_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1591  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1581  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh30_7869 ),
    .O(\lm32_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh411  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [26]),
    .I3(\lm32_cpu/operand_0_x [24]),
    .I4(\lm32_cpu/operand_0_x [7]),
    .I5(\lm32_cpu/operand_0_x [5]),
    .O(\lm32_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh611  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [24]),
    .I3(\lm32_cpu/operand_0_x [22]),
    .I4(\lm32_cpu/operand_0_x [9]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh321  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [27]),
    .I3(\lm32_cpu/operand_0_x [25]),
    .I4(\lm32_cpu/operand_0_x [6]),
    .I5(\lm32_cpu/operand_0_x [4]),
    .O(\lm32_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh511  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_0_x [23]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_0_x [6]),
    .O(\lm32_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1571  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1561  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1551  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1541  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh30_7869 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6911  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh102 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh161 ),
    .I5(\lm32_cpu/shifter/Sh810 ),
    .O(\lm32_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1531  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6811  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh810 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh1510 ),
    .I5(\lm32_cpu/shifter/Sh710 ),
    .O(\lm32_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1510 ),
    .I3(\lm32_cpu/shifter/Sh231 ),
    .I4(\lm32_cpu/shifter/Sh221 ),
    .I5(\lm32_cpu/shifter/Sh1410 ),
    .O(\lm32_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6711  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh710 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh1410 ),
    .I5(\lm32_cpu/shifter/Sh61 ),
    .O(\lm32_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1410 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh211 ),
    .I5(\lm32_cpu/shifter/Sh1310 ),
    .O(\lm32_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6611  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh61 ),
    .I3(\lm32_cpu/shifter/Sh1410 ),
    .I4(\lm32_cpu/shifter/Sh1310 ),
    .I5(\lm32_cpu/shifter/Sh51 ),
    .O(\lm32_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1310 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh201 ),
    .I5(\lm32_cpu/shifter/Sh121 ),
    .O(\lm32_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh51 ),
    .I3(\lm32_cpu/shifter/Sh1310 ),
    .I4(\lm32_cpu/shifter/Sh121 ),
    .I5(\lm32_cpu/shifter/Sh41 ),
    .O(\lm32_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7211  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh121 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh191 ),
    .I5(\lm32_cpu/shifter/Sh112 ),
    .O(\lm32_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh41 ),
    .I3(\lm32_cpu/shifter/Sh121 ),
    .I4(\lm32_cpu/shifter/Sh112 ),
    .I5(\lm32_cpu/shifter/Sh32 ),
    .O(\lm32_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7111  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh112 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh181 ),
    .I5(\lm32_cpu/shifter/Sh101 ),
    .O(\lm32_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7011  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh101 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh171 ),
    .I5(\lm32_cpu/shifter/Sh102 ),
    .O(\lm32_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1211  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [18]),
    .I3(\lm32_cpu/operand_0_x [16]),
    .I4(\lm32_cpu/operand_0_x [15]),
    .I5(\lm32_cpu/operand_0_x [13]),
    .O(\lm32_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh14101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_0_x [14]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_0_x [15]),
    .O(\lm32_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1121  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_0_x [17]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_0_x [12]),
    .O(\lm32_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh13101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [17]),
    .I3(\lm32_cpu/operand_0_x [15]),
    .I4(\lm32_cpu/operand_0_x [16]),
    .I5(\lm32_cpu/operand_0_x [14]),
    .O(\lm32_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1011  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [20]),
    .I3(\lm32_cpu/operand_0_x [18]),
    .I4(\lm32_cpu/operand_0_x [13]),
    .I5(\lm32_cpu/operand_0_x [11]),
    .O(\lm32_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1021  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [21]),
    .I3(\lm32_cpu/operand_0_x [19]),
    .I4(\lm32_cpu/operand_0_x [12]),
    .I5(\lm32_cpu/operand_0_x [10]),
    .O(\lm32_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh8101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_0_x [20]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_0_x [9]),
    .O(\lm32_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [23]),
    .I3(\lm32_cpu/operand_0_x [21]),
    .I4(\lm32_cpu/operand_0_x [10]),
    .I5(\lm32_cpu/operand_0_x [8]),
    .O(\lm32_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1471  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1461  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1451  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1441  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh801 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh761 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8311  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8211  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh221 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh30_7869 ),
    .O(\lm32_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8111  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh211 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8011  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh201 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7911  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh191 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7811  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh181 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7711  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh171 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7611  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh161 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1611  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [14]),
    .I3(\lm32_cpu/operand_0_x [12]),
    .I4(\lm32_cpu/operand_0_x [19]),
    .I5(\lm32_cpu/operand_0_x [17]),
    .O(\lm32_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh15101  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/operand_0_x [13]),
    .I4(\lm32_cpu/operand_0_x [18]),
    .I5(\lm32_cpu/operand_0_x [16]),
    .O(\lm32_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2611  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_0_x [2]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_0_x [27]),
    .O(\lm32_cpu/shifter/Sh261_7816 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2511  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [5]),
    .I3(\lm32_cpu/operand_0_x [3]),
    .I4(\lm32_cpu/operand_0_x [28]),
    .I5(\lm32_cpu/operand_0_x [26]),
    .O(\lm32_cpu/shifter/Sh251_7793 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh2711  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_0_x [3]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(\lm32_cpu/shifter/Sh271_7792 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2411  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [6]),
    .I3(\lm32_cpu/operand_0_x [4]),
    .I4(\lm32_cpu/operand_0_x [27]),
    .I5(\lm32_cpu/operand_0_x [25]),
    .O(\lm32_cpu/shifter/Sh241_7817 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2311  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_0_x [5]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_0_x [24]),
    .O(\lm32_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2211  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [8]),
    .I3(\lm32_cpu/operand_0_x [6]),
    .I4(\lm32_cpu/operand_0_x [25]),
    .I5(\lm32_cpu/operand_0_x [23]),
    .O(\lm32_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2111  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [9]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .I4(\lm32_cpu/operand_0_x [24]),
    .I5(\lm32_cpu/operand_0_x [22]),
    .O(\lm32_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2011  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_0_x [8]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_0_x [21]),
    .O(\lm32_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1911  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [11]),
    .I3(\lm32_cpu/operand_0_x [9]),
    .I4(\lm32_cpu/operand_0_x [22]),
    .I5(\lm32_cpu/operand_0_x [20]),
    .O(\lm32_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1811  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [12]),
    .I3(\lm32_cpu/operand_0_x [10]),
    .I4(\lm32_cpu/operand_0_x [21]),
    .I5(\lm32_cpu/operand_0_x [19]),
    .O(\lm32_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1711  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_0_x [11]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_0_x [18]),
    .O(\lm32_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh291  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh281_7815 ),
    .O(\lm32_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1361  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh721 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh681 ),
    .I4(\lm32_cpu/shifter/Sh88 ),
    .O(\lm32_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1351  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh711 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh87 ),
    .O(\lm32_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1341  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh701 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh661 ),
    .I4(\lm32_cpu/shifter/Sh86 ),
    .O(\lm32_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1331  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh691 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh651 ),
    .I4(\lm32_cpu/shifter/Sh85 ),
    .O(\lm32_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1321  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh681 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh641 ),
    .I4(\lm32_cpu/shifter/Sh84 ),
    .O(\lm32_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh281  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh271_7792 ),
    .I2(\lm32_cpu/shifter/Sh281_7815 ),
    .O(\lm32_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh271  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh261_7816 ),
    .I2(\lm32_cpu/shifter/Sh271_7792 ),
    .O(\lm32_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh261  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh251_7793 ),
    .I2(\lm32_cpu/shifter/Sh261_7816 ),
    .O(\lm32_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh251  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh241_7817 ),
    .I2(\lm32_cpu/shifter/Sh251_7793 ),
    .O(\lm32_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh241  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/shifter/Sh241_7817 ),
    .O(\lm32_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/shifter/Mmux_fill_value11  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/condition_x [2]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/shifter/Sh100 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_right_shift_operand241  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_0_x [30]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/right_shift_operand [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m210  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [10]),
    .I2(\lm32_cpu/shifter/right_shift_result [21]),
    .O(\lm32_cpu/shifter_result_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m33  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [11]),
    .I2(\lm32_cpu/shifter/right_shift_result [20]),
    .O(\lm32_cpu/shifter_result_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m41  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [12]),
    .I2(\lm32_cpu/shifter/right_shift_result [19]),
    .O(\lm32_cpu/shifter_result_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m51  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [13]),
    .I2(\lm32_cpu/shifter/right_shift_result [18]),
    .O(\lm32_cpu/shifter_result_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m61  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [14]),
    .I2(\lm32_cpu/shifter/right_shift_result [17]),
    .O(\lm32_cpu/shifter_result_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m71  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [15]),
    .I2(\lm32_cpu/shifter/right_shift_result [16]),
    .O(\lm32_cpu/shifter_result_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m81  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [16]),
    .I2(\lm32_cpu/shifter/right_shift_result [15]),
    .O(\lm32_cpu/shifter_result_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m91  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [17]),
    .I2(\lm32_cpu/shifter/right_shift_result [14]),
    .O(\lm32_cpu/shifter_result_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m101  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [18]),
    .I2(\lm32_cpu/shifter/right_shift_result [13]),
    .O(\lm32_cpu/shifter_result_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m111  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [19]),
    .I2(\lm32_cpu/shifter/right_shift_result [12]),
    .O(\lm32_cpu/shifter_result_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m121  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [1]),
    .I2(\lm32_cpu/shifter/right_shift_result [30]),
    .O(\lm32_cpu/shifter_result_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m131  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [20]),
    .I2(\lm32_cpu/shifter/right_shift_result [11]),
    .O(\lm32_cpu/shifter_result_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m141  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [21]),
    .I2(\lm32_cpu/shifter/right_shift_result [10]),
    .O(\lm32_cpu/shifter_result_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m151  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [22]),
    .I2(\lm32_cpu/shifter/right_shift_result [9]),
    .O(\lm32_cpu/shifter_result_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m161  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [23]),
    .I2(\lm32_cpu/shifter/right_shift_result [8]),
    .O(\lm32_cpu/shifter_result_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m171  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [24]),
    .I2(\lm32_cpu/shifter/right_shift_result [7]),
    .O(\lm32_cpu/shifter_result_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m181  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [25]),
    .I2(\lm32_cpu/shifter/right_shift_result [6]),
    .O(\lm32_cpu/shifter_result_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m191  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [26]),
    .I2(\lm32_cpu/shifter/right_shift_result [5]),
    .O(\lm32_cpu/shifter_result_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m201  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [27]),
    .I2(\lm32_cpu/shifter/right_shift_result [4]),
    .O(\lm32_cpu/shifter_result_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m211  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [28]),
    .I2(\lm32_cpu/shifter/right_shift_result [3]),
    .O(\lm32_cpu/shifter_result_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m221  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [29]),
    .I2(\lm32_cpu/shifter/right_shift_result [2]),
    .O(\lm32_cpu/shifter_result_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m231  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [2]),
    .I2(\lm32_cpu/shifter/right_shift_result [29]),
    .O(\lm32_cpu/shifter_result_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m241  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [30]),
    .I2(\lm32_cpu/shifter/right_shift_result [1]),
    .O(\lm32_cpu/shifter_result_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m251  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [31]),
    .I2(\lm32_cpu/shifter/right_shift_result [0]),
    .O(\lm32_cpu/shifter_result_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m261  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [3]),
    .I2(\lm32_cpu/shifter/right_shift_result [28]),
    .O(\lm32_cpu/shifter_result_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m271  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [4]),
    .I2(\lm32_cpu/shifter/right_shift_result [27]),
    .O(\lm32_cpu/shifter_result_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m281  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [5]),
    .I2(\lm32_cpu/shifter/right_shift_result [26]),
    .O(\lm32_cpu/shifter_result_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m291  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [6]),
    .I2(\lm32_cpu/shifter/right_shift_result [25]),
    .O(\lm32_cpu/shifter_result_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m301  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [7]),
    .I2(\lm32_cpu/shifter/right_shift_result [24]),
    .O(\lm32_cpu/shifter_result_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m311  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [8]),
    .I2(\lm32_cpu/shifter/right_shift_result [23]),
    .O(\lm32_cpu/shifter_result_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m321  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [9]),
    .I2(\lm32_cpu/shifter/right_shift_result [22]),
    .O(\lm32_cpu/shifter_result_m [9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888882 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<4>11  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux31111  (
    .I0(\lm32_cpu/mc_arithmetic/a [8]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3011  (
    .I0(\lm32_cpu/mc_arithmetic/a [7]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2911  (
    .I0(\lm32_cpu/mc_arithmetic/a [6]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [7])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2811  (
    .I0(\lm32_cpu/mc_arithmetic/a [5]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [6])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2711  (
    .I0(\lm32_cpu/mc_arithmetic/a [4]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [5])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2611  (
    .I0(\lm32_cpu/mc_arithmetic/a [3]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2511  (
    .I0(\lm32_cpu/mc_arithmetic/a [2]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2411  (
    .I0(\lm32_cpu/mc_arithmetic/a [30]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [31])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2211  (
    .I0(\lm32_cpu/mc_arithmetic/a [1]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2311  (
    .I0(\lm32_cpu/mc_arithmetic/a [29]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [30])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux21111  (
    .I0(\lm32_cpu/mc_arithmetic/a [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [29])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2011  (
    .I0(\lm32_cpu/mc_arithmetic/a [27]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [28])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1911  (
    .I0(\lm32_cpu/mc_arithmetic/a [26]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [27])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1811  (
    .I0(\lm32_cpu/mc_arithmetic/a [25]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [26])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1711  (
    .I0(\lm32_cpu/mc_arithmetic/a [24]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [25])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1611  (
    .I0(\lm32_cpu/mc_arithmetic/a [23]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [24])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1411  (
    .I0(\lm32_cpu/mc_arithmetic/a [21]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1511  (
    .I0(\lm32_cpu/mc_arithmetic/a [22]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [23])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1311  (
    .I0(\lm32_cpu/mc_arithmetic/a [20]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1211  (
    .I0(\lm32_cpu/mc_arithmetic/a [19]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux11111  (
    .I0(\lm32_cpu/mc_arithmetic/a [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1011  (
    .I0(\lm32_cpu/mc_arithmetic/a [18]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux911  (
    .I0(\lm32_cpu/mc_arithmetic/a [17]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux811  (
    .I0(\lm32_cpu/mc_arithmetic/a [16]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux711  (
    .I0(\lm32_cpu/mc_arithmetic/a [15]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux5112  (
    .I0(\lm32_cpu/mc_arithmetic/a [13]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux6112  (
    .I0(\lm32_cpu/mc_arithmetic/a [14]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux4112  (
    .I0(\lm32_cpu/mc_arithmetic/a [12]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3111  (
    .I0(\lm32_cpu/mc_arithmetic/a [11]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2111  (
    .I0(\lm32_cpu/mc_arithmetic/a [10]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1111  (
    .I0(\lm32_cpu/mc_arithmetic/a [9]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/d_result_0 [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [10])
  );
  LUT4 #(
    .INIT ( 16'h5754 ))
  \lm32_cpu/mc_arithmetic/mux1101  (
    .I0(\lm32_cpu/mc_arithmetic/t [32]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I3(\lm32_cpu/d_result_0 [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [0])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_8056 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/mc_arithmetic/_n0155_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0155_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/_n01561  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux61111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux51111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux41111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [0])
  );
  LUT6 #(
    .INIT ( 64'h0404040400040400 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT6 #(
    .INIT ( 64'hFFBEFFFFFFFFFFFF ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'hFF7DFFFFFFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB1_9581 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB3_9579 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB2_9578 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB1_9577 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'h0288020202020288 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_9582 ),
    .I1(\lm32_cpu/branch_x_BRB1_9583 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB4_9580 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB1_9577 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB2_9578 ),
    .I5(\lm32_cpu/m_result_sel_shift_x_BRB3_9579 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \lm32_cpu/decoder/scall1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/decoder/load1_8365 ),
    .O(\lm32_cpu/scall_d )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT6 #(
    .INIT ( 64'hF6BBFFB9947B0039 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB2_9578 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB3_9579 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB1_9577 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB0_9576 ),
    .I4(\lm32_cpu/m_bypass_enable_x_BRB4_9584 ),
    .I5(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'hF7FDFFFEFFFFBE77 ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hFEFE78FEAE3CAFBF ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0935003104BA9098 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT5 #(
    .INIT ( 32'h40000041 ))
  \lm32_cpu/decoder/shift1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB0_9576 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB1_9577 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB2_9578 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB3_9579 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB4_9580 ),
    .O(\lm32_cpu/m_result_sel_shift_x )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h8AAAAAAACFFEAAAA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/load311  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/load1_8365 )
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/op_mul<30>1  (
    .I0(\lm32_cpu/w_result_sel_mul_x_BRB0_9586 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB4_9580 ),
    .I2(\lm32_cpu/w_result_sel_mul_x_BRB2_9587 ),
    .O(\lm32_cpu/w_result_sel_mul_x )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \lm32_cpu/decoder/Mmux_write_idx22  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \lm32_cpu/decoder/Mmux_write_idx211  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/decoder/Mmux_write_idx21 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(por[2]),
    .I1(por[3]),
    .I2(por[10]),
    .I3(por[6]),
    .I4(por[8]),
    .I5(por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8370)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(pll_lckd),
    .I1(por[7]),
    .I2(por[0]),
    .I3(por[1]),
    .I4(por[4]),
    .I5(por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8371)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8370),
    .I1(xilinxasyncresetsynchronizerimpl12_8371),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .O(N578)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_sel_r_1175),
    .I5(N578),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_281_o<31>1  (
    .I0(timer0_value[13]),
    .I1(timer0_value[12]),
    .I2(timer0_value[14]),
    .I3(timer0_value[15]),
    .I4(timer0_value[16]),
    .I5(timer0_value[17]),
    .O(timer0_zero_trigger_INV_281_o_12[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_281_o<31>2  (
    .I0(timer0_value[19]),
    .I1(timer0_value[18]),
    .I2(timer0_value[20]),
    .I3(timer0_value[21]),
    .I4(timer0_value[22]),
    .I5(timer0_value[23]),
    .O(\timer0_zero_trigger_INV_281_o<31>1_8374 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_281_o<31>3  (
    .I0(timer0_value[1]),
    .I1(timer0_value[0]),
    .I2(timer0_value[2]),
    .I3(timer0_value[3]),
    .I4(timer0_value[4]),
    .I5(timer0_value[5]),
    .O(\timer0_zero_trigger_INV_281_o<31>2_8375 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_281_o<31>4  (
    .I0(timer0_value[7]),
    .I1(timer0_value[6]),
    .I2(timer0_value[8]),
    .I3(timer0_value[9]),
    .I4(timer0_value[10]),
    .I5(timer0_value[11]),
    .O(\timer0_zero_trigger_INV_281_o<31>3_8376 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_281_o<31>5  (
    .I0(timer0_value[25]),
    .I1(timer0_value[24]),
    .I2(timer0_value[26]),
    .I3(timer0_value[27]),
    .I4(timer0_value[28]),
    .I5(timer0_value[29]),
    .O(\timer0_zero_trigger_INV_281_o<31>4_8377 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \timer0_zero_trigger_INV_281_o<31>6  (
    .I0(timer0_value[31]),
    .I1(timer0_value[30]),
    .O(\timer0_zero_trigger_INV_281_o<31>5_8378 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \timer0_zero_trigger_INV_281_o<31>7  (
    .I0(timer0_zero_trigger_INV_281_o_12[31]),
    .I1(\timer0_zero_trigger_INV_281_o<31>1_8374 ),
    .I2(\timer0_zero_trigger_INV_281_o<31>2_8375 ),
    .I3(\timer0_zero_trigger_INV_281_o<31>3_8376 ),
    .I4(\timer0_zero_trigger_INV_281_o<31>4_8377 ),
    .I5(\timer0_zero_trigger_INV_281_o<31>5_8378 ),
    .O(timer0_zero_trigger_INV_281_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_timer_done<8>_SW0  (
    .I0(sdram_timer_count[6]),
    .I1(sdram_timer_count[4]),
    .I2(sdram_timer_count[8]),
    .I3(sdram_timer_count[5]),
    .O(N580)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sdram_timer_done<8>  (
    .I0(sdram_timer_count[1]),
    .I1(sdram_timer_count[0]),
    .I2(sdram_timer_count[2]),
    .I3(sdram_timer_count[3]),
    .I4(sdram_timer_count[7]),
    .I5(N580),
    .O(sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_read_available1 (
    .I0(sdram_bankmachine2_cmd_valid),
    .I1(sdram_bankmachine2_cmd_payload_is_read),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_cmd_payload_is_read),
    .I4(sdram_bankmachine1_cmd_valid),
    .I5(sdram_bankmachine1_cmd_payload_is_read),
    .O(sdram_read_available1_8380)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_read_available2 (
    .I0(sdram_bankmachine7_cmd_valid),
    .I1(sdram_bankmachine7_cmd_payload_is_read),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_cmd_payload_is_read),
    .I4(sdram_bankmachine6_cmd_valid),
    .I5(sdram_bankmachine6_cmd_payload_is_read),
    .O(sdram_read_available2_8381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  sdram_read_available3 (
    .I0(sdram_read_available2_8381),
    .I1(sdram_bankmachine4_cmd_valid),
    .I2(sdram_bankmachine4_cmd_payload_is_read),
    .I3(sdram_bankmachine5_cmd_valid),
    .I4(sdram_bankmachine5_cmd_payload_is_read),
    .I5(sdram_read_available1_8380),
    .O(sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_write_available1 (
    .I0(sdram_bankmachine2_cmd_valid),
    .I1(sdram_bankmachine2_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_cmd_payload_is_write),
    .I4(sdram_bankmachine1_cmd_valid),
    .I5(sdram_bankmachine1_cmd_payload_is_write),
    .O(sdram_write_available1_8382)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_write_available2 (
    .I0(sdram_bankmachine7_cmd_valid),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_cmd_payload_is_write),
    .I4(sdram_bankmachine6_cmd_valid),
    .I5(sdram_bankmachine6_cmd_payload_is_write),
    .O(sdram_write_available2_8383)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  sdram_write_available3 (
    .I0(sdram_write_available2_8383),
    .I1(sdram_bankmachine4_cmd_valid),
    .I2(sdram_bankmachine4_cmd_payload_is_write),
    .I3(sdram_bankmachine5_cmd_valid),
    .I4(sdram_bankmachine5_cmd_payload_is_write),
    .I5(sdram_write_available1_8382),
    .O(sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8385 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8386 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \basesoc_done<19>4  (
    .I0(\basesoc_done<19>2_8386 ),
    .I1(basesoc_count[19]),
    .I2(basesoc_count[18]),
    .I3(basesoc_done_13[19]),
    .I4(\basesoc_done<19>1_8385 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1872_inv_SW0 (
    .I0(por[1]),
    .I1(por[10]),
    .I2(por[0]),
    .I3(por[7]),
    .I4(por[3]),
    .I5(por[2]),
    .O(N582)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1872_inv (
    .I0(por[9]),
    .I1(por[8]),
    .I2(por[6]),
    .I3(por[5]),
    .I4(por[4]),
    .I5(N582),
    .O(n1872_inv_3840)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we1 (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I2(Mmux_sdram_bankmachine0_cmd_payload_we11_5455),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(Mmux_sdram_bankmachine7_cmd_payload_we11_5462),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we1_8389)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we3 (
    .I0(bankmachine6_state_FSM_FFd1_1248),
    .I1(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I2(Mmux_sdram_bankmachine6_cmd_payload_we11_5461),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we2_8390)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(Mmux_sdram_bankmachine5_cmd_payload_we11_5460),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we2_8390),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we3_8391)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we5 (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I2(Mmux_sdram_bankmachine4_cmd_payload_we11_5459),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we4_8392)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(Mmux_sdram_bankmachine3_cmd_payload_we11_5458),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we4_8392),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we5_8393)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we7 (
    .I0(bankmachine2_state_FSM_FFd1_1240),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I2(Mmux_sdram_bankmachine2_cmd_payload_we11_5457),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we6_8394)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(Mmux_sdram_bankmachine1_cmd_payload_we11_5456),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we6_8394),
    .I4(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we7_8395)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we9 (
    .I0(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we7_8395),
    .I1(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we5_8393),
    .I2(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we1_8389),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_we3_8391),
    .O(sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000CC00A0A0ECA0 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine0_cmd_payload_ras),
    .I3(sdram_bankmachine7_cmd_payload_ras),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_ras),
    .I3(sdram_bankmachine6_cmd_payload_ras),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras1_8397)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I2(sdram_bankmachine3_cmd_payload_ras),
    .I3(sdram_bankmachine4_cmd_payload_ras),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras2_8398)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I2(sdram_bankmachine1_cmd_payload_ras),
    .I3(sdram_bankmachine2_cmd_payload_ras),
    .I4(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras3_8399)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras3_8399),
    .I1(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras2_8398),
    .I2(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_ras1_8397),
    .O(sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I1(_n6139),
    .I2(sdram_cmd_valid_mmx_out7),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas1_8401)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I1(_n6853),
    .I2(sdram_cmd_valid_mmx_out5),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas2_8402),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas3_8403)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(_n6404),
    .I2(sdram_cmd_valid_mmx_out3),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas4_8404),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas5_8405)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I1(_n6439),
    .I2(sdram_cmd_valid_mmx_out1),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas6_8406),
    .I4(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas7_8407)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas7_8407),
    .I1(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas5_8405),
    .I2(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas1_8401),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas3_8403),
    .O(sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[5]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[5]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[5]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[5]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[5]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[5]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8409 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8409 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[5]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[5]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[6]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[6]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[6]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[6]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[6]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[6]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8411 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[6]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[6]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[7]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[7]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[7]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[7]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[7]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[7]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8413 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8413 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[7]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[7]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[8]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[8]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[8]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[8]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[8]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[8]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8415 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8415 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[8]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[8]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[9]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[9]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[9]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[9]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[9]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[9]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8417 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8417 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[9]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[9]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[10]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[10]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[10]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[10]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[10]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[10]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8419 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[10]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[10]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8421 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8422 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8423 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8421 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8422 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8423 ),
    .O(rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8425 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8426 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8427 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8425 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8426 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8427 ),
    .O(rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8429 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8430 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8431 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8429 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8430 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8431 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8433 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8434 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8435 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8433 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8434 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8435 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8437 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8438 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8439 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8437 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8438 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8439 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[3]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[3]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[3]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[3]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[3]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[3]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8441 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8441 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[3]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[3]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_bankmachine3_cmd_payload_a[4]),
    .I2(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I3(sdram_bankmachine4_cmd_payload_a[4]),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_payload_a[4]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_bankmachine0_cmd_payload_a[4]),
    .I2(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I3(sdram_bankmachine1_cmd_payload_a[4]),
    .I4(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I5(sdram_bankmachine7_cmd_payload_a[4]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8443 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8443 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_payload_a[4]),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_bankmachine6_cmd_payload_a[4]),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8445 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8446 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8447 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8445 ),
    .I2(\sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8446 ),
    .I3(\sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8447 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I1(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I2(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I3(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .O(sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I1(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I2(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I3(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .O(sdram_choose_cmd_grant_rhs_array_muxed01_8449)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I1(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I2(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(sdram_choose_cmd_grant_rhs_array_muxed01_8449),
    .I5(sdram_choose_cmd_grant_rhs_array_muxed0),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_is_read),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_is_read),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_is_read),
    .O(sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_is_read),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_is_read),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_is_read),
    .O(sdram_choose_req_grant_rhs_array_muxed91_8451)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(sdram_choose_req_grant_rhs_array_muxed91_8451),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_is_read),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_is_read),
    .I5(sdram_choose_req_grant_rhs_array_muxed9),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[5]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[5]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[5]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[5]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[5]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[5]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<5>1_8453 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<5>1_8453 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[5]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[5]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[6]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[6]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[6]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[6]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[6]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[6]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<6>1_8455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<6>1_8455 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[6]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[6]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[7]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[7]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[7]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[7]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[7]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[7]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<7>1_8457 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<7>1_8457 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[7]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[7]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[8]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[8]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[8]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[8]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[8]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[8]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<8>1_8459 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<8>1_8459 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[8]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[8]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[9]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[9]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[9]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[9]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[9]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[9]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<9>1_8461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<9>1_8461 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[9]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[9]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[10]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[10]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[10]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[10]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[10]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[10]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<10>1_8463 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<10>1_8463 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[10]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[10]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<11>1_8465 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<11>2_8466 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<11>3_8467 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<11>1_8465 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<11>2_8466 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<11>3_8467 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<12>1_8469 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<12>2_8470 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<12>3_8471 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<12>1_8469 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<12>2_8470 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<12>3_8471 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<0>1_8473 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<0>2_8474 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<0>3_8475 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<0>1_8473 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<0>2_8474 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<0>3_8475 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<1>1_8477 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<1>2_8478 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<1>3_8479 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<1>1_8477 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<1>2_8478 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<1>3_8479 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<2>1_8481 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<2>2_8482 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<2>3_8483 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<2>1_8481 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<2>2_8482 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<2>3_8483 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[3]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[3]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[3]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[3]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[3]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[3]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<3>1_8485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<3>1_8485 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[3]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[3]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_a[4]),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_a[4]),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_a[4]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_a[4]),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_a[4]),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_a[4]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<4>1_8487 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\sdram_choose_req_grant_rhs_array_muxed7<4>1_8487 ),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_a[4]),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_a[4]),
    .I5(sdram_choose_req_grant_rhs_array_muxed7[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(sdram_bankmachine7_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(sdram_bankmachine5_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<13>1_8489 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(sdram_bankmachine3_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<13>2_8490 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(sdram_bankmachine1_row_open),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\sdram_choose_req_grant_rhs_array_muxed7<13>3_8491 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\sdram_choose_req_grant_rhs_array_muxed7<13>1_8489 ),
    .I2(\sdram_choose_req_grant_rhs_array_muxed7<13>2_8490 ),
    .I3(\sdram_choose_req_grant_rhs_array_muxed7<13>3_8491 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h00F0AAFACCFCEEFE ))
  sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(sdram_choose_req_grant_FSM_FFd2_1265),
    .I1(sdram_choose_req_grant_FSM_FFd4_1267),
    .I2(sdram_choose_req_grant_FSM_FFd3_1266),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I5(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .O(sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00AACCEEF0FAFCFE ))
  sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(sdram_choose_req_grant_FSM_FFd1_1264),
    .I1(sdram_choose_req_grant_FSM_FFd8_1263),
    .I2(sdram_choose_req_grant_FSM_FFd7_1270),
    .I3(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .O(sdram_choose_req_grant_rhs_array_muxed61_8493)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0ACE ))
  sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(sdram_choose_req_grant_FSM_FFd6_1269),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I4(sdram_choose_req_grant_rhs_array_muxed6),
    .I5(sdram_choose_req_grant_rhs_array_muxed61_8493),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(sdram_bankmachine4_cmd_payload_is_write),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(sdram_bankmachine2_cmd_payload_is_write),
    .O(sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(sdram_choose_req_grant_FSM_FFd8_1263),
    .I1(sdram_bankmachine0_cmd_payload_is_write),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(sdram_bankmachine1_cmd_payload_is_write),
    .I4(sdram_choose_req_grant_FSM_FFd7_1270),
    .I5(sdram_bankmachine7_cmd_payload_is_write),
    .O(sdram_choose_req_grant_rhs_array_muxed101_8495)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(sdram_choose_req_grant_rhs_array_muxed101_8495),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_bankmachine6_cmd_payload_is_write),
    .I5(sdram_choose_req_grant_rhs_array_muxed10),
    .O(rhs_array_muxed10)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(cache_state_FSM_FFd2_4617),
    .I1(cache_state_FSM_FFd3_4616),
    .O(N584)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  Mmux_basesoc_shared_ack1 (
    .I0(sram_bus_ack_852),
    .I1(basesoc_done),
    .I2(bus_wishbone_ack_1327),
    .I3(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .I4(N584),
    .I5(rom_bus_ack_851),
    .O(basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_slave_sel<1><28>1_SW0  (
    .I0(rhs_array_muxed44[15]),
    .I1(rhs_array_muxed44[14]),
    .I2(rhs_array_muxed44[19]),
    .I3(rhs_array_muxed44[18]),
    .I4(rhs_array_muxed44[17]),
    .I5(rhs_array_muxed44[20]),
    .O(N586)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(rhs_array_muxed44[23]),
    .I1(\basesoc_slave_sel<1><28>11 ),
    .I2(rhs_array_muxed44[21]),
    .I3(rhs_array_muxed44[13]),
    .I4(rhs_array_muxed44[16]),
    .I5(N586),
    .O(\basesoc_slave_sel<1><28>1_5443 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n9664_inv1 (
    .I0(ctrl_bus_errors[15]),
    .I1(ctrl_bus_errors[16]),
    .I2(ctrl_bus_errors[14]),
    .I3(ctrl_bus_errors[13]),
    .I4(ctrl_bus_errors[12]),
    .I5(ctrl_bus_errors[11]),
    .O(_n9664_inv1_8498)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n9664_inv2 (
    .I0(ctrl_bus_errors[0]),
    .I1(ctrl_bus_errors[10]),
    .I2(_n9664_inv1_8498),
    .O(_n9664_inv2_8499)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n9664_inv3 (
    .I0(ctrl_bus_errors[26]),
    .I1(ctrl_bus_errors[27]),
    .I2(ctrl_bus_errors[25]),
    .I3(ctrl_bus_errors[24]),
    .I4(ctrl_bus_errors[23]),
    .I5(ctrl_bus_errors[22]),
    .O(_n9664_inv3_8500)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n9664_inv4 (
    .I0(ctrl_bus_errors[20]),
    .I1(ctrl_bus_errors[21]),
    .I2(ctrl_bus_errors[1]),
    .I3(ctrl_bus_errors[19]),
    .I4(ctrl_bus_errors[18]),
    .I5(ctrl_bus_errors[17]),
    .O(_n9664_inv4_8501)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n9664_inv5 (
    .I0(ctrl_bus_errors[8]),
    .I1(ctrl_bus_errors[9]),
    .I2(ctrl_bus_errors[7]),
    .I3(ctrl_bus_errors[6]),
    .I4(ctrl_bus_errors[5]),
    .I5(ctrl_bus_errors[4]),
    .O(_n9664_inv5_8502)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n9664_inv6 (
    .I0(ctrl_bus_errors[31]),
    .I1(ctrl_bus_errors[3]),
    .I2(ctrl_bus_errors[30]),
    .I3(ctrl_bus_errors[2]),
    .I4(ctrl_bus_errors[29]),
    .I5(ctrl_bus_errors[28]),
    .O(_n9664_inv6_8503)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n9664_inv7 (
    .I0(basesoc_done),
    .I1(_n9664_inv3_8500),
    .I2(_n9664_inv4_8501),
    .I3(_n9664_inv5_8502),
    .I4(_n9664_inv6_8503),
    .I5(_n9664_inv2_8499),
    .O(_n9664_inv)
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT61  (
    .I0(\interface_adr[5] ),
    .I1(dna_status[29]),
    .I2(_n111601),
    .I3(\interface_adr[4] ),
    .I4(_n111661),
    .I5(dna_status[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT62  (
    .I0(_n111541_FRB_3222),
    .I1(dna_status[45]),
    .I2(_n11169),
    .I3(dna_status[5]),
    .I4(_n11151),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT61_8505 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT63  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT61_8505 ),
    .I1(_n11175),
    .I2(_n111571),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I4(dna_status[37]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT62_8506 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT64  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>2 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_5484 ),
    .I3(_n11163),
    .I4(dna_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT62_8506 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o2 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o1_8507),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(sdram_choose_req_grant_FSM_FFd3_1266),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(sdram_cmd_valid_mmx_out3),
    .I5(_n6404),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o2_8508)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o4 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o3_8509),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I2(sdram_choose_req_grant_FSM_FFd7_1270),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I4(sdram_cmd_valid_mmx_out7),
    .I5(_n6139),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o4_8510)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o8 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o7_8512),
    .I1(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(sdram_cmd_valid_mmx_out1),
    .I5(_n6439),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o8_8513)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o1 (
    .I0(Mmux_sdram_bankmachine3_cmd_payload_we11_5458),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o1_8514)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o2 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o1_8514),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(sdram_choose_req_grant_FSM_FFd2_1265),
    .I3(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I4(bankmachine2_state_FSM_FFd1_1240),
    .I5(Mmux_sdram_bankmachine2_cmd_payload_we11_5457),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o2_8515)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o3 (
    .I0(Mmux_sdram_bankmachine1_cmd_payload_we11_5456),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o3_8516)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o4 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o3_8516),
    .I1(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(sdram_choose_req_grant_FSM_FFd8_1263),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I4(bankmachine0_state_FSM_FFd1_1236),
    .I5(Mmux_sdram_bankmachine0_cmd_payload_we11_5455),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o4_8517)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o5 (
    .I0(Mmux_sdram_bankmachine7_cmd_payload_we11_5462),
    .I1(sdram_choose_req_grant_FSM_FFd7_1270),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o5_8518)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o6 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o5_8518),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I2(sdram_choose_req_grant_FSM_FFd6_1269),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I4(bankmachine6_state_FSM_FFd1_1248),
    .I5(Mmux_sdram_bankmachine6_cmd_payload_we11_5461),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o6_8519)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o7 (
    .I0(Mmux_sdram_bankmachine5_cmd_payload_we11_5460),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o7_8520)
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o8 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o7_8520),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I2(sdram_choose_req_grant_FSM_FFd4_1267),
    .I3(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I4(bankmachine4_state_FSM_FFd1_1244),
    .I5(Mmux_sdram_bankmachine4_cmd_payload_we11_5459),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o8_8521)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o2 (
    .I0(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(sdram_bankmachine1_cmd_payload_ras),
    .I2(sdram_choose_req_grant_FSM_FFd1_1264),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_bankmachine0_cmd_payload_ras),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o2_8522)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o3 (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I1(sdram_bankmachine7_cmd_payload_ras),
    .I2(sdram_choose_req_grant_FSM_FFd7_1270),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_bankmachine6_cmd_payload_ras),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o3_8523)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o4 (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I1(sdram_bankmachine5_cmd_payload_ras),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(sdram_bankmachine4_cmd_payload_ras),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o4_8524)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o11 (
    .I0(sdram_bankmachine6_cmd_payload_is_read),
    .I1(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I2(sdram_bankmachine7_cmd_payload_is_read),
    .I3(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I4(sdram_bankmachine5_cmd_payload_is_read),
    .I5(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .O(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o11_8525)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o12 (
    .I0(sdram_bankmachine3_cmd_payload_is_read),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine4_cmd_payload_is_read),
    .I3(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I4(sdram_bankmachine2_cmd_payload_is_read),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .O(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o12_8526)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o13 (
    .I0(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o12_8526),
    .I1(sdram_bankmachine0_cmd_payload_is_read),
    .I2(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I3(sdram_bankmachine1_cmd_payload_is_read),
    .I4(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I5(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o11_8525),
    .O(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o1)
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I2(sdram_choose_cmd_grant_SF2),
    .I3(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I4(\sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In2_8527 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd2-In1_5448 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd2-In2_8527 ),
    .I3(sdram_choose_cmd_grant_SF2),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In3_8528 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd2-In11_4662 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I3(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I4(\sdram_choose_cmd_grant_FSM_FFd2-In3_8528 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In1_5449 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(\sdram_choose_req_grant_FSM_FFd2-In2_8529 ),
    .I3(sdram_choose_req_grant_SF90),
    .I4(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(sdram_choose_req_grant_FSM_FFd2_1265),
    .O(\sdram_choose_req_grant_FSM_FFd2-In3_8530 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[73]),
    .I3(dat_w[9]),
    .I4(dat_w[41]),
    .I5(dat_w[105]),
    .O(Mmux_basesoc_shared_dat_r32_8531)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[9]),
    .O(Mmux_basesoc_shared_dat_r321_8532)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r32_8531),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[9]),
    .I5(Mmux_basesoc_shared_dat_r321_8532),
    .O(basesoc_shared_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[72]),
    .I3(dat_w[8]),
    .I4(dat_w[40]),
    .I5(dat_w[104]),
    .O(Mmux_basesoc_shared_dat_r31_8533)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[8]),
    .O(Mmux_basesoc_shared_dat_r311_8534)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r31_8533),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[8]),
    .I5(Mmux_basesoc_shared_dat_r311_8534),
    .O(basesoc_shared_dat_r[8])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[71]),
    .I3(dat_w[7]),
    .I4(dat_w[39]),
    .I5(dat_w[103]),
    .O(Mmux_basesoc_shared_dat_r301_8536)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(Mmux_basesoc_shared_dat_r30),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r301_8536),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[6]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[70]),
    .I3(dat_w[6]),
    .I4(dat_w[38]),
    .I5(dat_w[102]),
    .O(Mmux_basesoc_shared_dat_r291_8538)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(Mmux_basesoc_shared_dat_r29),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r291_8538),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[5]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[69]),
    .I3(dat_w[5]),
    .I4(dat_w[37]),
    .I5(dat_w[101]),
    .O(Mmux_basesoc_shared_dat_r281_8540)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(Mmux_basesoc_shared_dat_r28),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r281_8540),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[4]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[68]),
    .I3(dat_w[4]),
    .I4(dat_w[36]),
    .I5(dat_w[100]),
    .O(Mmux_basesoc_shared_dat_r271_8542)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(Mmux_basesoc_shared_dat_r27),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r271_8542),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[67]),
    .I3(dat_w[3]),
    .I4(dat_w[35]),
    .I5(dat_w[99]),
    .O(Mmux_basesoc_shared_dat_r261_8544)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(Mmux_basesoc_shared_dat_r26),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r261_8544),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[95]),
    .I3(dat_w[31]),
    .I4(dat_w[63]),
    .I5(dat_w[127]),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[31]),
    .O(Mmux_basesoc_shared_dat_r251_8546)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r25),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[31]),
    .I5(Mmux_basesoc_shared_dat_r251_8546),
    .O(basesoc_shared_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[94]),
    .I3(dat_w[30]),
    .I4(dat_w[62]),
    .I5(dat_w[126]),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[30]),
    .O(Mmux_basesoc_shared_dat_r241_8548)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r24),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[30]),
    .I5(Mmux_basesoc_shared_dat_r241_8548),
    .O(basesoc_shared_dat_r[30])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[2]),
    .O(Mmux_basesoc_shared_dat_r23_8549)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[66]),
    .I3(dat_w[2]),
    .I4(dat_w[34]),
    .I5(dat_w[98]),
    .O(Mmux_basesoc_shared_dat_r231_8550)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(Mmux_basesoc_shared_dat_r23_8549),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r231_8550),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[93]),
    .I3(dat_w[29]),
    .I4(dat_w[61]),
    .I5(dat_w[125]),
    .O(Mmux_basesoc_shared_dat_r22_8551)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[29]),
    .O(Mmux_basesoc_shared_dat_r221_8552)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r22_8551),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[29]),
    .I5(Mmux_basesoc_shared_dat_r221_8552),
    .O(basesoc_shared_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[92]),
    .I3(dat_w[28]),
    .I4(dat_w[60]),
    .I5(dat_w[124]),
    .O(Mmux_basesoc_shared_dat_r21_8553)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[28]),
    .O(Mmux_basesoc_shared_dat_r211_8554)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r21_8553),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[28]),
    .I5(Mmux_basesoc_shared_dat_r211_8554),
    .O(basesoc_shared_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[91]),
    .I3(dat_w[27]),
    .I4(dat_w[59]),
    .I5(dat_w[123]),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[27]),
    .O(Mmux_basesoc_shared_dat_r201_8556)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r20),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[27]),
    .I5(Mmux_basesoc_shared_dat_r201_8556),
    .O(basesoc_shared_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[90]),
    .I3(dat_w[26]),
    .I4(dat_w[58]),
    .I5(dat_w[122]),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[26]),
    .O(Mmux_basesoc_shared_dat_r191_8558)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r19),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[26]),
    .I5(Mmux_basesoc_shared_dat_r191_8558),
    .O(basesoc_shared_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[89]),
    .I3(dat_w[25]),
    .I4(dat_w[57]),
    .I5(dat_w[121]),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[25]),
    .O(Mmux_basesoc_shared_dat_r181_8560)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r18),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[25]),
    .I5(Mmux_basesoc_shared_dat_r181_8560),
    .O(basesoc_shared_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[88]),
    .I3(dat_w[24]),
    .I4(dat_w[56]),
    .I5(dat_w[120]),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[24]),
    .O(Mmux_basesoc_shared_dat_r171_8562)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r17),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[24]),
    .I5(Mmux_basesoc_shared_dat_r171_8562),
    .O(basesoc_shared_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[87]),
    .I3(dat_w[23]),
    .I4(dat_w[55]),
    .I5(dat_w[119]),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[23]),
    .O(Mmux_basesoc_shared_dat_r161_8564)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r16),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[23]),
    .I5(Mmux_basesoc_shared_dat_r161_8564),
    .O(basesoc_shared_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[86]),
    .I3(dat_w[22]),
    .I4(dat_w[54]),
    .I5(dat_w[118]),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[22]),
    .O(Mmux_basesoc_shared_dat_r151_8566)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r15),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[22]),
    .I5(Mmux_basesoc_shared_dat_r151_8566),
    .O(basesoc_shared_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[85]),
    .I3(dat_w[21]),
    .I4(dat_w[53]),
    .I5(dat_w[117]),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[21]),
    .O(Mmux_basesoc_shared_dat_r141_8568)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r14),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[21]),
    .I5(Mmux_basesoc_shared_dat_r141_8568),
    .O(basesoc_shared_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[84]),
    .I3(dat_w[20]),
    .I4(dat_w[52]),
    .I5(dat_w[116]),
    .O(Mmux_basesoc_shared_dat_r13_8569)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[20]),
    .O(Mmux_basesoc_shared_dat_r131_8570)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r13_8569),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[20]),
    .I5(Mmux_basesoc_shared_dat_r131_8570),
    .O(basesoc_shared_dat_r[20])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[1]),
    .O(Mmux_basesoc_shared_dat_r12_8571)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[65]),
    .I3(dat_w[1]),
    .I4(dat_w[33]),
    .I5(dat_w[97]),
    .O(Mmux_basesoc_shared_dat_r121_8572)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(Mmux_basesoc_shared_dat_r12_8571),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r121_8572),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[83]),
    .I3(dat_w[19]),
    .I4(dat_w[51]),
    .I5(dat_w[115]),
    .O(Mmux_basesoc_shared_dat_r11_8573)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[19]),
    .O(Mmux_basesoc_shared_dat_r111_8574)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r11_8573),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[19]),
    .I5(Mmux_basesoc_shared_dat_r111_8574),
    .O(basesoc_shared_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[82]),
    .I3(dat_w[18]),
    .I4(dat_w[50]),
    .I5(dat_w[114]),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[18]),
    .O(Mmux_basesoc_shared_dat_r101_8576)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r10),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[18]),
    .I5(Mmux_basesoc_shared_dat_r101_8576),
    .O(basesoc_shared_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[81]),
    .I3(dat_w[17]),
    .I4(dat_w[49]),
    .I5(dat_w[113]),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[17]),
    .O(Mmux_basesoc_shared_dat_r91_8578)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r9),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[17]),
    .I5(Mmux_basesoc_shared_dat_r91_8578),
    .O(basesoc_shared_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[80]),
    .I3(dat_w[16]),
    .I4(dat_w[48]),
    .I5(dat_w[112]),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[16]),
    .O(Mmux_basesoc_shared_dat_r81_8580)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r8),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[16]),
    .I5(Mmux_basesoc_shared_dat_r81_8580),
    .O(basesoc_shared_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[79]),
    .I3(dat_w[15]),
    .I4(dat_w[47]),
    .I5(dat_w[111]),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[15]),
    .O(Mmux_basesoc_shared_dat_r71_8582)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r7),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[15]),
    .I5(Mmux_basesoc_shared_dat_r71_8582),
    .O(basesoc_shared_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[78]),
    .I3(dat_w[14]),
    .I4(dat_w[46]),
    .I5(dat_w[110]),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[14]),
    .O(Mmux_basesoc_shared_dat_r61_8584)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r6),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[14]),
    .I5(Mmux_basesoc_shared_dat_r61_8584),
    .O(basesoc_shared_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[77]),
    .I3(dat_w[13]),
    .I4(dat_w[45]),
    .I5(dat_w[109]),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[13]),
    .O(Mmux_basesoc_shared_dat_r51_8586)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r5),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[13]),
    .I5(Mmux_basesoc_shared_dat_r51_8586),
    .O(basesoc_shared_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[76]),
    .I3(dat_w[12]),
    .I4(dat_w[44]),
    .I5(dat_w[108]),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[12]),
    .O(Mmux_basesoc_shared_dat_r41_8588)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r4),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[12]),
    .I5(Mmux_basesoc_shared_dat_r41_8588),
    .O(basesoc_shared_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r31 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[75]),
    .I3(dat_w[11]),
    .I4(dat_w[43]),
    .I5(dat_w[107]),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r32 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[11]),
    .O(Mmux_basesoc_shared_dat_r33_8590)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r3),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[11]),
    .I5(Mmux_basesoc_shared_dat_r33_8590),
    .O(basesoc_shared_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r21 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[74]),
    .I3(dat_w[10]),
    .I4(dat_w[42]),
    .I5(dat_w[106]),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r22 (
    .I0(basesoc_slave_sel_r[0]),
    .I1(rom_bus_dat_r[10]),
    .O(Mmux_basesoc_shared_dat_r210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_basesoc_shared_dat_r23 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r2),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[10]),
    .I5(Mmux_basesoc_shared_dat_r210),
    .O(basesoc_shared_dat_r[10])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r11 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[2]),
    .I2(bus_wishbone_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r12 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(dat_w[64]),
    .I3(dat_w[0]),
    .I4(dat_w[32]),
    .I5(dat_w[96]),
    .O(Mmux_basesoc_shared_dat_r110)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r13 (
    .I0(Mmux_basesoc_shared_dat_r1),
    .I1(basesoc_slave_sel_r[3]),
    .I2(Mmux_basesoc_shared_dat_r110),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[4] ),
    .I2(mux107_6_5219),
    .I3(\interface_adr[5] ),
    .I4(mux107_71_5210),
    .I5(N588),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[4] ),
    .I2(mux106_6_5201),
    .I3(\interface_adr[5] ),
    .I4(mux106_71_5192),
    .I5(N590),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux105_8_5172),
    .I3(\interface_adr[4] ),
    .I4(mux105_71_5176),
    .I5(N592),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT5_SW0  (
    .I0(\interface_adr[4] ),
    .I1(mux104_6_5167),
    .I2(mux104_7_5162),
    .O(N594)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux104_8_5153),
    .I3(\interface_adr[4] ),
    .I4(mux104_71_5157),
    .I5(N594),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT4_SW0  (
    .I0(\interface_adr[4] ),
    .I1(mux103_6_5148),
    .I2(mux103_7_5143),
    .O(N596)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux103_8_5134),
    .I3(\interface_adr[4] ),
    .I4(mux103_71_5138),
    .I5(N596),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT3_SW0  (
    .I0(\interface_adr[4] ),
    .I1(mux102_6_5129),
    .I2(mux102_7_5124),
    .O(N598)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux102_8_5115),
    .I3(\interface_adr[4] ),
    .I4(mux102_71_5119),
    .I5(N598),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT2_SW0  (
    .I0(\interface_adr[4] ),
    .I1(mux101_6_5091),
    .I2(mux101_7_5086),
    .O(N600)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux101_8_5077),
    .I3(\interface_adr[4] ),
    .I4(mux101_71_5081),
    .I5(N600),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT1_SW0  (
    .I0(\interface_adr[4] ),
    .I1(mux100_6_5110),
    .I2(mux100_7_5105),
    .O(N602)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(\interface_adr[5] ),
    .I2(mux100_8_5096),
    .I3(\interface_adr[4] ),
    .I4(mux100_71_5100),
    .I5(N602),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_342_o2),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(rhs_array_muxed9),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_payload_is_read_AND_861_o1),
    .I5(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(array_muxed13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(N606)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(N606),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .O(N608)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF20A8 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I5(N608),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .O(N610)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>  (
    .I0(basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(N610),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h2222200020002000 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_9669),
    .I1(half_rate_phy_rddata_sr_2_BRB10_9670),
    .I2(half_rate_phy_rddata_sr_2_BRB11_9671),
    .I3(half_rate_phy_rddata_sr_2_BRB12_9672),
    .I4(half_rate_phy_rddata_sr_2_BRB13_9673),
    .I5(half_rate_phy_rddata_sr_2_BRB14_9674),
    .O(N1003)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_9641),
    .I1(half_rate_phy_rddata_sr_2_BRB7_9642),
    .I2(half_rate_phy_rddata_sr_2_BRB8_9643),
    .I3(half_rate_phy_rddata_sr_2_BRB9_9644),
    .O(N1004)
  );
  LUT6 #(
    .INIT ( 64'h7773666277734440 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_9611),
    .I1(half_rate_phy_rddata_sr_1_BRB1_9612),
    .I2(half_rate_phy_rddata_sr_1_BRB2_9613),
    .I3(half_rate_phy_rddata_sr_1_BRB3_9614),
    .I4(half_rate_phy_rddata_sr_1_BRB4_9615),
    .I5(half_rate_phy_rddata_sr_1_BRB5_9616),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT14  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13_8607 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT12 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13_8607 ),
    .I4(ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT24  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23_8609 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT22 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23_8609 ),
    .I4(ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT31  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[26]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_26_2090),
    .I5(ctrl_storage_full_10_2189),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT32  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_2_2102),
    .I4(ctrl_storage_full_18_2186),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT31_8611 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT34  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT33_8613 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT32_8612 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT33_8613 ),
    .I4(ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT41  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[27]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_27_2089),
    .I5(ctrl_storage_full_11_2099),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT42  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_3_2194),
    .I4(ctrl_storage_full_19_2094),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT41_8615 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT44  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT43_8617 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT42_8616 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT43_8617 ),
    .I4(ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT51  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[28]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_28_2182),
    .I5(ctrl_storage_full_12_2188),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT52  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_4_2193),
    .I4(ctrl_storage_full_20_2185),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT51_8619 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT54  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT53_8621 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT52_8620 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT53_8621 ),
    .I4(ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT61  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[29]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_29_2088),
    .I5(ctrl_storage_full_13_2098),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT62  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_5_2192),
    .I4(ctrl_storage_full_21_2184),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT61_8623 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT64  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT63_8625 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT62_8624 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT63_8625 ),
    .I4(ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT71  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[30]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_30_2087),
    .I5(ctrl_storage_full_14_2187),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT72  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_6_2191),
    .I4(ctrl_storage_full_22_2093),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT71_8627 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT74  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT73_8629 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT72_8628 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT73_8629 ),
    .I4(ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT81  (
    .I0(\interface_adr[0] ),
    .I1(ctrl_bus_errors[31]),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(ctrl_storage_full_31_2086),
    .I5(ctrl_storage_full_15_2097),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT82  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_7_2101),
    .I4(ctrl_storage_full_23_2092),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT81_8631 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT84  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT83_8633 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT82_8632 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT83_8633 ),
    .I4(ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd8-In11_4660 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I5(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I1(sdram_choose_cmd_ce),
    .I2(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd2-In11_4662 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .O(\sdram_choose_cmd_grant_FSM_FFd3-In2_8635 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_choose_cmd_ce),
    .I2(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In2_8635 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(sdram_choose_req_ce),
    .I1(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\sdram_choose_req_grant_FSM_FFd8-In11_4682 ),
    .I5(sdram_choose_req_grant_FSM_FFd8_1263),
    .O(\sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(sdram_choose_req_grant_FSM_FFd1_1264),
    .I1(sdram_choose_req_ce),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I3(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(sdram_choose_req_ce),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I3(\sdram_choose_req_grant_FSM_FFd3-In2_8638 ),
    .I4(\sdram_choose_req_grant_FSM_FFd2-In11_4684 ),
    .I5(sdram_choose_req_grant_FSM_FFd2_1265),
    .O(\sdram_choose_req_grant_FSM_FFd3-In3_8639 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(sdram_choose_req_grant_FSM_FFd3_1266),
    .I1(sdram_choose_req_ce),
    .I2(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I3(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I4(\sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\sdram_choose_req_grant_FSM_FFd3-In3_8639 ),
    .O(\sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I1(sdram_choose_cmd_ce),
    .I2(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd2-In1_5448 ),
    .I4(sdram_choose_cmd_grant_SF2),
    .I5(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In1_8640 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I3(\sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(sdram_choose_cmd_grant_SF2),
    .I5(\sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In2_8641 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd6-In1_8640 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd6-In2_8641 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd6_1269),
    .I1(sdram_choose_req_ce),
    .I2(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\sdram_choose_req_grant_FSM_FFd2-In1_5449 ),
    .I4(sdram_choose_req_grant_SF90),
    .I5(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .O(\sdram_choose_req_grant_FSM_FFd6-In1_8642 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(sdram_choose_req_ce),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(\sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(sdram_choose_req_grant_SF90),
    .I5(\sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\sdram_choose_req_grant_FSM_FFd6-In2_8643 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\sdram_choose_req_grant_FSM_FFd6-In1_8642 ),
    .I1(\sdram_choose_req_grant_FSM_FFd6-In2_8643 ),
    .O(\sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hEECE22022E0E2202 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT17  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT12 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I3(timer0_reload_storage_full_24_2512),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT15 ),
    .I5(timer0_value_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16_8646 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I3(N612),
    .I4(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I5(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .O(\sdram_choose_cmd_grant_FSM_FFd8-In11_4660 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I1(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I2(sdram_choose_req_grant_FSM_FFd3_1266),
    .I3(sdram_choose_req_grant_FSM_FFd4_1267),
    .O(N614)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(N614),
    .I4(sdram_choose_req_grant_FSM_FFd6_1269),
    .I5(sdram_choose_req_grant_FSM_FFd7_1270),
    .O(\sdram_choose_req_grant_FSM_FFd8-In11_4682 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT22  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[9]),
    .I2(timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21_8650 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT23  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[25]),
    .I4(timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21_8650 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT22_8651 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT24  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[1]),
    .I4(timer0_reload_storage_full[1]),
    .I5(timer0_load_storage_full_17_2487),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT23_8652 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT25  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_25_2479),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_9_2495),
    .I5(timer0_reload_storage_full_9_2527),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT24_8653 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT26  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_17_2519),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT23_8652 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT24_8653 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT25_8654 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT27  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT25_8654 ),
    .I3(timer0_reload_storage_full_25_2511),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT22_8651 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT32  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[10]),
    .I2(timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT33  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[26]),
    .I4(timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT31 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT32_8656 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT34  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[2]),
    .I4(timer0_reload_storage_full[2]),
    .I5(timer0_load_storage_full_18_2486),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT33_8657 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT35  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_26_2478),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_10_2494),
    .I5(timer0_reload_storage_full_10_2526),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT34_8658 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT36  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_18_2518),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT33_8657 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT34_8658 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT35_8659 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT37  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT35_8659 ),
    .I3(timer0_reload_storage_full_26_2510),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT32_8656 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT42  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[11]),
    .I2(timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT41 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT43  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[27]),
    .I4(timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT41 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT42_8661 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT44  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[3]),
    .I4(timer0_reload_storage_full[3]),
    .I5(timer0_load_storage_full_19_2485),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT43_8662 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT45  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_27_2477),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_11_2493),
    .I5(timer0_reload_storage_full_11_2525),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT44_8663 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT46  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_19_2517),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT43_8662 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT44_8663 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT45_8664 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT47  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT45_8664 ),
    .I3(timer0_reload_storage_full_27_2509),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT42_8661 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT52  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[12]),
    .I2(timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT51 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT53  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[28]),
    .I4(timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT51 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT52_8666 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT54  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[4]),
    .I4(timer0_reload_storage_full[4]),
    .I5(timer0_load_storage_full_20_2484),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT53_8667 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT55  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_28_2476),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_12_2492),
    .I5(timer0_reload_storage_full_12_2524),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT54_8668 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT56  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_20_2516),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT53_8667 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT54_8668 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT55_8669 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT57  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT55_8669 ),
    .I3(timer0_reload_storage_full_28_2508),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT52_8666 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT62  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[13]),
    .I2(timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT63  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[29]),
    .I4(timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT61 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT62_8671 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT64  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[5]),
    .I4(timer0_reload_storage_full[5]),
    .I5(timer0_load_storage_full_21_2483),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT63_8672 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT65  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_29_2475),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_13_2491),
    .I5(timer0_reload_storage_full_13_2523),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT64_8673 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT66  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_21_2515),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT63_8672 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT64_8673 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT65_8674 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT67  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT65_8674 ),
    .I3(timer0_reload_storage_full_29_2507),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT62_8671 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT72  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[14]),
    .I2(timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT71 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT73  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[30]),
    .I4(timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT71 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT72_8676 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT74  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[6]),
    .I4(timer0_reload_storage_full[6]),
    .I5(timer0_load_storage_full_22_2482),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT73_8677 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT75  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_30_2474),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_14_2490),
    .I5(timer0_reload_storage_full_14_2522),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT74_8678 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT76  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_22_2514),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT73_8677 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT74_8678 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT75_8679 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT77  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT75_8679 ),
    .I3(timer0_reload_storage_full_30_2506),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT72_8676 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT82  (
    .I0(\interface_adr[0] ),
    .I1(timer0_value_status[15]),
    .I2(timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT81 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT83  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_value_status[31]),
    .I4(timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT81 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT82_8681 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT84  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_load_storage_full[7]),
    .I4(timer0_reload_storage_full[7]),
    .I5(timer0_load_storage_full_23_2481),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT83_8682 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT85  (
    .I0(\interface_adr[0] ),
    .I1(timer0_load_storage_full_31_2473),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_15_2489),
    .I5(timer0_reload_storage_full_15_2521),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT84_8683 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT86  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full_23_2513),
    .I2(\interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT83_8682 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT84_8683 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT85_8684 )
  );
  LUT6 #(
    .INIT ( 64'hA888A8A820002020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT87  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 ),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT85_8684 ),
    .I3(timer0_reload_storage_full_31_2505),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT82_8681 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd7_1270),
    .I1(sdram_choose_req_ce),
    .I2(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I3(\sdram_choose_req_grant_FSM_FFd5-In4_5490 ),
    .I4(sdram_choose_req_grant_SF90),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .O(\sdram_choose_req_grant_FSM_FFd7-In2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \sdram_choose_req_grant_FSM_FFd7-In5  (
    .I0(\sdram_choose_req_grant_FSM_FFd7-In2 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In5_8686 ),
    .O(\sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata110 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[0]),
    .I3(dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_18_2334),
    .I3(sdram_phaseinjector2_wrdata_storage_full_18_2414),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[18]),
    .I3(dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_19_2333),
    .I3(sdram_phaseinjector2_wrdata_storage_full_19_2413),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[19]),
    .I3(dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[1]),
    .I3(dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_20_2332),
    .I3(sdram_phaseinjector2_wrdata_storage_full_20_2412),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[20]),
    .I3(dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_21_2331),
    .I3(sdram_phaseinjector2_wrdata_storage_full_21_2411),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[21]),
    .I3(dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_22_2330),
    .I3(sdram_phaseinjector2_wrdata_storage_full_22_2410),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[22]),
    .I3(dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_23_2329),
    .I3(sdram_phaseinjector2_wrdata_storage_full_23_2409),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[23]),
    .I3(dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_24_2328),
    .I3(sdram_phaseinjector2_wrdata_storage_full_24_2408),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[24]),
    .I3(dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_25_2327),
    .I3(sdram_phaseinjector2_wrdata_storage_full_25_2407),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[25]),
    .I3(dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_26_2326),
    .I3(sdram_phaseinjector2_wrdata_storage_full_26_2406),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[26]),
    .I3(dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata210 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_10_2342),
    .I3(sdram_phaseinjector2_wrdata_storage_full_10_2422),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[10]),
    .I3(dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_27_2325),
    .I3(sdram_phaseinjector2_wrdata_storage_full_27_2405),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[27]),
    .I3(dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_28_2324),
    .I3(sdram_phaseinjector2_wrdata_storage_full_28_2404),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[28]),
    .I3(dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_29_2323),
    .I3(sdram_phaseinjector2_wrdata_storage_full_29_2403),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[29]),
    .I3(dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[2]),
    .I3(dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_30_2322),
    .I3(sdram_phaseinjector2_wrdata_storage_full_30_2402),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[30]),
    .I3(dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_31_2321),
    .I3(sdram_phaseinjector2_wrdata_storage_full_31_2401),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[31]),
    .I3(dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[3]),
    .I3(dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[4]),
    .I3(dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[5]),
    .I3(dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[6]),
    .I3(dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata33 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_11_2341),
    .I3(sdram_phaseinjector2_wrdata_storage_full_11_2421),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[11]),
    .I3(dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[7]),
    .I3(dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_8_2344),
    .I3(sdram_phaseinjector2_wrdata_storage_full_8_2424),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[8]),
    .I3(dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_9_2343),
    .I3(sdram_phaseinjector2_wrdata_storage_full_9_2423),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[9]),
    .I3(dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_12_2340),
    .I3(sdram_phaseinjector2_wrdata_storage_full_12_2420),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[12]),
    .I3(dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_13_2339),
    .I3(sdram_phaseinjector2_wrdata_storage_full_13_2419),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[13]),
    .I3(dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_14_2338),
    .I3(sdram_phaseinjector2_wrdata_storage_full_14_2418),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[14]),
    .I3(dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_15_2337),
    .I3(sdram_phaseinjector2_wrdata_storage_full_15_2417),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[15]),
    .I3(dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_16_2336),
    .I3(sdram_phaseinjector2_wrdata_storage_full_16_2416),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[16]),
    .I3(dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector0_wrdata_storage_full_17_2335),
    .I3(sdram_phaseinjector2_wrdata_storage_full_17_2415),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[17]),
    .I3(dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata110 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[32]),
    .I3(dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_18_2374),
    .I3(sdram_phaseinjector3_wrdata_storage_full_18_2454),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[50]),
    .I3(dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_19_2373),
    .I3(sdram_phaseinjector3_wrdata_storage_full_19_2453),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[51]),
    .I3(dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[33]),
    .I3(dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_20_2372),
    .I3(sdram_phaseinjector3_wrdata_storage_full_20_2452),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[52]),
    .I3(dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_21_2371),
    .I3(sdram_phaseinjector3_wrdata_storage_full_21_2451),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[53]),
    .I3(dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_22_2370),
    .I3(sdram_phaseinjector3_wrdata_storage_full_22_2450),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[54]),
    .I3(dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_23_2369),
    .I3(sdram_phaseinjector3_wrdata_storage_full_23_2449),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[55]),
    .I3(dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_24_2368),
    .I3(sdram_phaseinjector3_wrdata_storage_full_24_2448),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[56]),
    .I3(dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_25_2367),
    .I3(sdram_phaseinjector3_wrdata_storage_full_25_2447),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[57]),
    .I3(dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_26_2366),
    .I3(sdram_phaseinjector3_wrdata_storage_full_26_2446),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[58]),
    .I3(dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata210 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_10_2382),
    .I3(sdram_phaseinjector3_wrdata_storage_full_10_2462),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[42]),
    .I3(dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_27_2365),
    .I3(sdram_phaseinjector3_wrdata_storage_full_27_2445),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[59]),
    .I3(dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_28_2364),
    .I3(sdram_phaseinjector3_wrdata_storage_full_28_2444),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[60]),
    .I3(dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_29_2363),
    .I3(sdram_phaseinjector3_wrdata_storage_full_29_2443),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[61]),
    .I3(dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[34]),
    .I3(dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_30_2362),
    .I3(sdram_phaseinjector3_wrdata_storage_full_30_2442),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[62]),
    .I3(dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_31_2361),
    .I3(sdram_phaseinjector3_wrdata_storage_full_31_2441),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[63]),
    .I3(dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[35]),
    .I3(dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[36]),
    .I3(dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[37]),
    .I3(dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[38]),
    .I3(dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata33 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_11_2381),
    .I3(sdram_phaseinjector3_wrdata_storage_full_11_2461),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[43]),
    .I3(dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[39]),
    .I3(dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_8_2384),
    .I3(sdram_phaseinjector3_wrdata_storage_full_8_2464),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[40]),
    .I3(dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_9_2383),
    .I3(sdram_phaseinjector3_wrdata_storage_full_9_2463),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[41]),
    .I3(dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_12_2380),
    .I3(sdram_phaseinjector3_wrdata_storage_full_12_2460),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[44]),
    .I3(dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_13_2379),
    .I3(sdram_phaseinjector3_wrdata_storage_full_13_2459),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[45]),
    .I3(dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_14_2378),
    .I3(sdram_phaseinjector3_wrdata_storage_full_14_2458),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[46]),
    .I3(dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_15_2377),
    .I3(sdram_phaseinjector3_wrdata_storage_full_15_2457),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[47]),
    .I3(dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_16_2376),
    .I3(sdram_phaseinjector3_wrdata_storage_full_16_2456),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[48]),
    .I3(dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(sdram_storage_full[0]),
    .I1(phase_sel_233),
    .I2(sdram_phaseinjector1_wrdata_storage_full_17_2375),
    .I3(sdram_phaseinjector3_wrdata_storage_full_17_2455),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_233),
    .I2(dat_w[49]),
    .I3(dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .O(\sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT8_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_31_2537),
    .I2(uart_phy_storage_full_23_2195),
    .O(N616)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT8  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[7]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_15_2199),
    .I5(N616),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT7_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_30_2538),
    .I2(uart_phy_storage_full_22_2173),
    .O(N618)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT7  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[6]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_14_2200),
    .I5(N618),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT6_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_29_2539),
    .I2(uart_phy_storage_full_21_2174),
    .O(N620)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT6  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[5]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_13_2201),
    .I5(N620),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT5_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_28_2540),
    .I2(uart_phy_storage_full_20_2196),
    .O(N622)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT5  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[4]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_12_2202),
    .I5(N622),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT4_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_27_2541),
    .I2(uart_phy_storage_full_19_2175),
    .O(N624)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT4  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[3]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_11_2203),
    .I5(N624),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT3_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_26_2542),
    .I2(uart_phy_storage_full_18_2197),
    .O(N626)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT3  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[2]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_10_2204),
    .I5(N626),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT2_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_25_2543),
    .I2(uart_phy_storage_full_17_2198),
    .O(N628)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT2  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[1]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_9_2205),
    .I5(N628),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT1_SW0  (
    .I0(\interface_adr[0] ),
    .I1(uart_phy_storage_full_24_2544),
    .I2(uart_phy_storage_full_16_2176),
    .O(N630)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT1  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_phy_storage_full[0]),
    .I3(\interface_adr[0] ),
    .I4(uart_phy_storage_full_8_2177),
    .I5(N630),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2015_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I2(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I3(N632),
    .I4(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I5(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In11_4662 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd4-In1_8762 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd4-In2_8763 ),
    .I2(sdram_choose_cmd_ce),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .O(\sdram_choose_cmd_grant_FSM_FFd4-In3_8764 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I3(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I4(\sdram_choose_cmd_grant_FSM_FFd4-In3_8764 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd8-In1_8765 ),
    .I1(sdram_choose_cmd_ce),
    .I2(\sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ),
    .I5(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .O(\sdram_choose_cmd_grant_FSM_FFd8-In2_8766 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd8-In11_4660 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I3(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I4(\sdram_choose_cmd_grant_FSM_FFd8-In2_8766 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .O(N634)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I2(sdram_choose_req_grant_FSM_FFd7_1270),
    .I3(N634),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(sdram_choose_req_grant_FSM_FFd1_1264),
    .O(\sdram_choose_req_grant_FSM_FFd2-In11_4684 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(sdram_choose_req_grant_FSM_FFd5_1268),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .O(\sdram_choose_req_grant_FSM_FFd4-In2_8769 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\sdram_choose_req_grant_FSM_FFd4-In1_8768 ),
    .I1(\sdram_choose_req_grant_FSM_FFd4-In2_8769 ),
    .I2(sdram_choose_req_ce),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I4(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I5(sdram_choose_req_grant_FSM_FFd4_1267),
    .O(\sdram_choose_req_grant_FSM_FFd4-In3_8770 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\sdram_choose_req_grant_FSM_FFd8-In1_8771 ),
    .I1(sdram_choose_req_ce),
    .I2(\sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I4(\sdram_choose_req_grant_FSM_FFd5-In4_5490 ),
    .I5(sdram_choose_req_grant_FSM_FFd8_1263),
    .O(\sdram_choose_req_grant_FSM_FFd8-In2_8772 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5444 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>12  (
    .I0(\interface_adr[5] ),
    .I1(sdram_bandwidth_update_re1),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(\interface_adr[4] ),
    .I4(\_n11217<5>1 ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>12_8774 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDF8FDF8FDF8 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>13  (
    .I0(\interface_adr[3] ),
    .I1(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>12_8774 ),
    .I2(_n112321_FRB_3219),
    .I3(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>11_8773 ),
    .I4(_n111661),
    .I5(\interface_adr[5] ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>1 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_4616),
    .I1(_n6123[23]),
    .I2(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(basesoc_slave_sel[3]),
    .I5(cache_state_FSM_FFd1_1277),
    .O(\cache_state_FSM_FFd3-In2_8776 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(ack),
    .I1(cache_state_FSM_FFd2_4617),
    .I2(cache_state_FSM_FFd3_4616),
    .I3(cache_state_FSM_FFd1_1277),
    .I4(\cache_state_FSM_FFd3-In2_8776 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine0_twtpcon_ready_2218),
    .I1(sdram_bankmachine1_twtpcon_ready_2223),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(bankmachine2_state_FSM_FFd1_1240),
    .I5(bankmachine2_state_FSM_FFd2_4637),
    .O(\multiplexer_state_FSM_FFd2-In1_8777 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine6_twtpcon_ready_2248),
    .I1(sdram_bankmachine7_twtpcon_ready_2253),
    .I2(sdram_bankmachine4_twtpcon_ready_2238),
    .I3(sdram_bankmachine5_twtpcon_ready_2243),
    .I4(sdram_bankmachine2_twtpcon_ready_2228),
    .I5(sdram_bankmachine3_twtpcon_ready_2233),
    .O(\multiplexer_state_FSM_FFd2-In3_8779 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(sdram_bankmachine3_twtpcon_ready_2233),
    .I1(bankmachine2_state_FSM_FFd2_4637),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd3_4636),
    .I4(bankmachine6_state_FSM_FFd3_4656),
    .I5(bankmachine6_state_FSM_FFd2_4657),
    .O(\multiplexer_state_FSM_FFd1-In11_8781 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n6957),
    .I1(_n6961),
    .I2(_n6626),
    .I3(_n7018),
    .I4(_n7025),
    .O(\multiplexer_state_FSM_FFd1-In12_8782 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(sdram_bankmachine2_twtpcon_ready_2228),
    .I1(bankmachine6_state_FSM_FFd1_1248),
    .I2(sdram_bankmachine1_twtpcon_ready_2223),
    .I3(sdram_bankmachine0_twtpcon_ready_2218),
    .I4(sdram_bankmachine7_twtpcon_ready_2253),
    .I5(sdram_bankmachine6_twtpcon_ready_2248),
    .O(\multiplexer_state_FSM_FFd1-In13_8783 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n7089),
    .I1(\multiplexer_state_FSM_FFd1-In11_8781 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_8783 ),
    .I3(sdram_bankmachine4_twtpcon_ready_2238),
    .I4(sdram_bankmachine5_twtpcon_ready_2243),
    .I5(\multiplexer_state_FSM_FFd1-In12_8782 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT21  (
    .I0(\interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\interface_adr[1] ),
    .I3(uart_rx_fifo_readable_2215),
    .I4(uart_tx_pending_2212),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT22  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[1] ),
    .I3(uart_eventmanager_storage_full[0]),
    .I4(uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT21_8785 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT41  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(uart_rx_pending_2213),
    .I3(uart_eventmanager_storage_full[1]),
    .I4(memdat_3[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT42  (
    .I0(basesoc_csrbankarray_csrbank4_sel),
    .I1(\interface_adr[1] ),
    .I2(uart_rx_fifo_readable_2215),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(sdram_read_available),
    .I1(sdram_time0[4]),
    .I2(sdram_time0[3]),
    .I3(sdram_time0[2]),
    .I4(sdram_time0[1]),
    .I5(sdram_time0[0]),
    .O(N636)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_write_available),
    .I4(\multiplexer_state_FSM_FFd1-In1 ),
    .I5(N636),
    .O(\multiplexer_state_FSM_FFd1-In_3833 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o1 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1682),
    .I1(sdram_bankmachine2_row_opened_2227),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I3(_n6582),
    .I4(sdram_bankmachine2_row_hit),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o1_8788)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o2 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_we_1820),
    .I1(sdram_bankmachine5_row_opened_2242),
    .I2(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I3(_n6853),
    .I4(sdram_bankmachine5_row_hit),
    .I5(sdram_bankmachine5_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o2_8789)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o3 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1636),
    .I1(sdram_bankmachine1_row_opened_2222),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I3(_n6439),
    .I4(sdram_bankmachine1_row_hit),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o3_8790)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o4 (
    .I0(sdram_bankmachine4_cmd_ready),
    .I1(sdram_bankmachine4_row_hit),
    .I2(_n6548),
    .I3(sdram_bankmachine4_cmd_buffer_source_payload_we_1774),
    .I4(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I5(sdram_bankmachine4_row_opened_2237),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o4_8791)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_512_o1_8788),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_512_o2_8789),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_512_o3_8790),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_512_o4_8791),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o5_8792)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o6 (
    .I0(sdram_bankmachine3_cmd_ready),
    .I1(sdram_bankmachine3_row_hit),
    .I2(_n6404),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_1728),
    .I4(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I5(sdram_bankmachine3_row_opened_2232),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o6_8793)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o7 (
    .I0(sdram_bankmachine6_cmd_ready),
    .I1(sdram_bankmachine6_row_hit),
    .I2(_n6432),
    .I3(sdram_bankmachine6_cmd_buffer_source_payload_we_1866),
    .I4(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I5(sdram_bankmachine6_row_opened_2247),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o7_8794)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o8 (
    .I0(sdram_bankmachine7_cmd_ready),
    .I1(sdram_bankmachine7_row_hit),
    .I2(_n6139),
    .I3(sdram_bankmachine7_cmd_buffer_source_payload_we_1912),
    .I4(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I5(sdram_bankmachine7_row_opened_2252),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o8_8795)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o9 (
    .I0(sdram_bankmachine0_cmd_ready),
    .I1(sdram_bankmachine0_row_hit),
    .I2(_n6397),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_we_1590),
    .I4(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I5(sdram_bankmachine0_row_opened_2217),
    .O(roundrobin0_grant_roundrobin7_grant_OR_512_o9_8796)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_512_o10 (
    .I0(new_master_wdata_ready0_BRB0_9570),
    .I1(new_master_wdata_ready0_BRB1_9571),
    .I2(new_master_wdata_ready0_BRB2_9572),
    .I3(new_master_wdata_ready0_BRB3_9573),
    .I4(new_master_wdata_ready0_BRB4_9574),
    .I5(new_master_wdata_ready0_BRB5_9575),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o1 (
    .I0(new_master_rdata_valid1_BRB5_9645),
    .I1(new_master_rdata_valid1_BRB30_9646),
    .I2(new_master_rdata_valid1_BRB31_9647),
    .I3(new_master_rdata_valid1_BRB32_9648),
    .I4(new_master_rdata_valid1_BRB33_9649),
    .I5(new_master_rdata_valid1_BRB34_9650),
    .O(N995)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o2 (
    .I0(new_master_rdata_valid1_BRB6_9651),
    .I1(new_master_rdata_valid1_BRB35_9652),
    .I2(new_master_rdata_valid1_BRB36_9653),
    .I3(new_master_rdata_valid1_BRB37_9654),
    .I4(new_master_rdata_valid1_BRB38_9655),
    .I5(new_master_rdata_valid1_BRB39_9656),
    .O(N996)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o3 (
    .I0(new_master_rdata_valid1_BRB7_9657),
    .I1(new_master_rdata_valid1_BRB40_9658),
    .I2(new_master_rdata_valid1_BRB41_9659),
    .I3(new_master_rdata_valid1_BRB42_9660),
    .I4(new_master_rdata_valid1_BRB43_9661),
    .I5(new_master_rdata_valid1_BRB44_9662),
    .O(N997)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o4 (
    .I0(new_master_rdata_valid1_BRB8_9663),
    .I1(new_master_rdata_valid1_BRB45_9664),
    .I2(new_master_rdata_valid1_BRB46_9665),
    .I3(new_master_rdata_valid1_BRB47_9666),
    .I4(new_master_rdata_valid1_BRB48_9667),
    .I5(new_master_rdata_valid1_BRB49_9668),
    .O(N998)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o5 (
    .I0(new_master_rdata_valid2_BRB6_9607),
    .I1(new_master_rdata_valid2_BRB7_9608),
    .I2(new_master_rdata_valid2_BRB8_9609),
    .I3(new_master_rdata_valid2_BRB9_9610),
    .O(N989)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o6 (
    .I0(new_master_rdata_valid2_BRB3_9635),
    .I1(new_master_rdata_valid2_BRB25_9636),
    .I2(new_master_rdata_valid2_BRB26_9637),
    .I3(new_master_rdata_valid2_BRB27_9638),
    .I4(new_master_rdata_valid2_BRB28_9639),
    .I5(new_master_rdata_valid2_BRB29_9640),
    .O(N990)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o7 (
    .I0(new_master_rdata_valid2_BRB4_9617),
    .I1(new_master_rdata_valid2_BRB10_9618),
    .I2(new_master_rdata_valid2_BRB11_9619),
    .I3(new_master_rdata_valid2_BRB12_9620),
    .I4(new_master_rdata_valid2_BRB13_9621),
    .I5(new_master_rdata_valid2_BRB14_9622),
    .O(N986)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o8 (
    .I0(new_master_rdata_valid2_BRB1_9623),
    .I1(new_master_rdata_valid2_BRB15_9624),
    .I2(new_master_rdata_valid2_BRB16_9625),
    .I3(new_master_rdata_valid2_BRB17_9626),
    .I4(new_master_rdata_valid2_BRB18_9627),
    .I5(new_master_rdata_valid2_BRB19_9628),
    .O(N987)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o9 (
    .I0(new_master_rdata_valid2_BRB2_9629),
    .I1(new_master_rdata_valid2_BRB20_9630),
    .I2(new_master_rdata_valid2_BRB21_9631),
    .I3(new_master_rdata_valid2_BRB22_9632),
    .I4(new_master_rdata_valid2_BRB23_9633),
    .I5(new_master_rdata_valid2_BRB24_9634),
    .O(N988)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_519_o10 (
    .I0(new_master_rdata_valid3_BRB0_9601),
    .I1(new_master_rdata_valid3_BRB1_9602),
    .I2(new_master_rdata_valid3_BRB2_9603),
    .I3(new_master_rdata_valid3_BRB3_9604),
    .I4(new_master_rdata_valid3_BRB4_9605),
    .I5(new_master_rdata_valid3_BRB5_9606),
    .O(new_master_rdata_valid3)
  );
  LUT6 #(
    .INIT ( 64'hAAAAABAAFFFFFFFF ))
  port_cmd_ready11_SW0 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I5(rhs_array_muxed44[9]),
    .O(N638)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  port_cmd_ready11 (
    .I0(_n6123[0]),
    .I1(n0571),
    .I2(sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_3550),
    .I3(sdram_bankmachine6_req_lock),
    .I4(sdram_bankmachine7_req_lock),
    .I5(N638),
    .O(port_cmd_ready11_5453)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  port_cmd_ready12_SW0 (
    .I0(rhs_array_muxed44[9]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .O(N640)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  port_cmd_ready12 (
    .I0(_n6123[0]),
    .I1(n0658),
    .I2(sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_3550),
    .I3(sdram_bankmachine6_req_lock),
    .I4(sdram_bankmachine7_req_lock),
    .I5(N640),
    .O(port_cmd_ready12_5454)
  );
  LUT6 #(
    .INIT ( 64'hFFF8FFF8FFFFFFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3112  (
    .I0(_n111571),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .I2(_n111931_FRB_3218),
    .I3(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>21_5493 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3111_8801 ),
    .I5(\interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT71  (
    .I0(_n111541_FRB_3222),
    .I1(dna_status[46]),
    .I2(_n11169),
    .I3(dna_status[6]),
    .I4(_n11151),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT72  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT7 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT711 ),
    .I2(_n11163),
    .I3(dna_status[22]),
    .I4(_n11187),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT71_8803 )
  );
  LUT6 #(
    .INIT ( 64'h0044404000404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT74  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[1] ),
    .I5(dna_status[38]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT73_8805 )
  );
  LUT6 #(
    .INIT ( 64'hAA80AA80FFFFAA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT51  (
    .I0(_n111571),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I2(dna_status[36]),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .I4(\_n11217<5>1 ),
    .I5(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT53  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT5 ),
    .I1(_n11163),
    .I2(dna_status[20]),
    .I3(_n111661),
    .I4(dna_status[12]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT51_8807 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT52_8808 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT54  (
    .I0(_n111541_FRB_3222),
    .I1(dna_status[44]),
    .I2(_n11169),
    .I3(dna_status[4]),
    .I4(_n11151),
    .I5(dna_status[52]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT53_8809 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT211 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT512_5485 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT53_8809 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT52_8808 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h7733FFBB5510FFBA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(sdram_bandwidth_update_re1),
    .I3(\_n11217<5>1 ),
    .I4(N644),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re1),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811_5483 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .O(N646)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1175),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I5(N646),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .O(N648)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1175),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I5(N648),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .O(N650)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>  (
    .I0(basesoc_csrbankarray_sel_r_1175),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(N650),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_4626),
    .I1(bankmachine0_state_FSM_FFd2_4627),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine0_row_opened_2217),
    .I5(sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_8814 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_4627),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(sdram_bankmachine0_trascon_ready_2221),
    .I3(sdram_bankmachine0_twtpcon_ready_2218),
    .I4(bankmachine0_state_FSM_FFd1_1236),
    .I5(\bankmachine0_state_FSM_FFd3-In1_8814 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_sdram_bankmachine0_cmd_payload_we11 (
    .I0(sdram_bankmachine0_trascon_ready_2221),
    .I1(sdram_bankmachine0_twtpcon_ready_2218),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(N652),
    .I5(sdram_bankmachine0_row_hit),
    .O(Mmux_sdram_bankmachine0_cmd_payload_we11_5455)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(sdram_bankmachine0_trccon_ready_2220),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trascon_ready_2221),
    .I5(sdram_bankmachine0_twtpcon_ready_2218),
    .O(\bankmachine0_state_FSM_FFd1-In1_8816 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_4626),
    .I1(sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(\bankmachine0_state_FSM_FFd1-In1_8816 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(sdram_bankmachine0_twtpcon_ready_2218),
    .I1(sdram_bankmachine0_trascon_ready_2221),
    .O(N654)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine0_cmd_valid1 (
    .I0(sdram_bankmachine0_trccon_ready_2220),
    .I1(bankmachine0_state_FSM_FFd1_1236),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(N654),
    .I5(sdram_cmd_valid_mmx_out),
    .O(sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_4621),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine1_row_opened_2222),
    .I5(sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_8818 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_4622),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(sdram_bankmachine1_trascon_ready_2226),
    .I3(sdram_bankmachine1_twtpcon_ready_2223),
    .I4(bankmachine1_state_FSM_FFd1_1238),
    .I5(\bankmachine1_state_FSM_FFd3-In1_8818 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_sdram_bankmachine1_cmd_payload_we11 (
    .I0(sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .I3(N656),
    .I4(sdram_bankmachine1_trascon_ready_2226),
    .I5(sdram_bankmachine1_twtpcon_ready_2223),
    .O(Mmux_sdram_bankmachine1_cmd_payload_we11_5456)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(sdram_bankmachine1_trccon_ready_2225),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trascon_ready_2226),
    .I5(sdram_bankmachine1_twtpcon_ready_2223),
    .O(\bankmachine1_state_FSM_FFd1-In1_8820 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_4621),
    .I1(sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(\bankmachine1_state_FSM_FFd1-In1_8820 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(sdram_bankmachine1_twtpcon_ready_2223),
    .I1(sdram_bankmachine1_trascon_ready_2226),
    .O(N658)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine1_cmd_valid1 (
    .I0(sdram_bankmachine1_trccon_ready_2225),
    .I1(bankmachine1_state_FSM_FFd1_1238),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(N658),
    .I5(sdram_cmd_valid_mmx_out1),
    .O(sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_4636),
    .I1(bankmachine2_state_FSM_FFd2_4637),
    .I2(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine2_row_opened_2227),
    .I5(sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_8822 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_4637),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(sdram_bankmachine2_trascon_ready_2231),
    .I3(sdram_bankmachine2_twtpcon_ready_2228),
    .I4(bankmachine2_state_FSM_FFd1_1240),
    .I5(\bankmachine2_state_FSM_FFd3-In1_8822 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_sdram_bankmachine2_cmd_payload_we11 (
    .I0(sdram_bankmachine2_trascon_ready_2231),
    .I1(sdram_bankmachine2_twtpcon_ready_2228),
    .I2(bankmachine2_state_FSM_FFd3_4636),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(N660),
    .I5(sdram_bankmachine2_row_hit),
    .O(Mmux_sdram_bankmachine2_cmd_payload_we11_5457)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(sdram_bankmachine2_trccon_ready_2230),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trascon_ready_2231),
    .I5(sdram_bankmachine2_twtpcon_ready_2228),
    .O(\bankmachine2_state_FSM_FFd1-In1_8824 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_4636),
    .I1(sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(\bankmachine2_state_FSM_FFd1-In1_8824 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(sdram_bankmachine2_twtpcon_ready_2228),
    .I1(sdram_bankmachine2_trascon_ready_2231),
    .O(N662)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine2_cmd_valid1 (
    .I0(sdram_bankmachine2_trccon_ready_2230),
    .I1(bankmachine2_state_FSM_FFd1_1240),
    .I2(bankmachine2_state_FSM_FFd3_4636),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(N662),
    .I5(sdram_cmd_valid_mmx_out2),
    .O(sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_4641),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine3_row_opened_2232),
    .I5(sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_8826 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_4642),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(sdram_bankmachine3_trascon_ready_2236),
    .I3(sdram_bankmachine3_twtpcon_ready_2233),
    .I4(bankmachine3_state_FSM_FFd1_1242),
    .I5(\bankmachine3_state_FSM_FFd3-In1_8826 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_sdram_bankmachine3_cmd_payload_we11 (
    .I0(sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .I3(N664),
    .I4(sdram_bankmachine3_trascon_ready_2236),
    .I5(sdram_bankmachine3_twtpcon_ready_2233),
    .O(Mmux_sdram_bankmachine3_cmd_payload_we11_5458)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(sdram_bankmachine3_trccon_ready_2235),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trascon_ready_2236),
    .I5(sdram_bankmachine3_twtpcon_ready_2233),
    .O(\bankmachine3_state_FSM_FFd1-In1_8828 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_4641),
    .I1(sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(\bankmachine3_state_FSM_FFd1-In1_8828 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(sdram_bankmachine3_twtpcon_ready_2233),
    .I1(sdram_bankmachine3_trascon_ready_2236),
    .O(N666)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine3_cmd_valid1 (
    .I0(sdram_bankmachine3_trccon_ready_2235),
    .I1(bankmachine3_state_FSM_FFd1_1242),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(N666),
    .I5(sdram_cmd_valid_mmx_out3),
    .O(sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_4631),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine4_row_opened_2237),
    .I5(sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_8830 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_4632),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(sdram_bankmachine4_trascon_ready_2241),
    .I3(sdram_bankmachine4_twtpcon_ready_2238),
    .I4(bankmachine4_state_FSM_FFd1_1244),
    .I5(\bankmachine4_state_FSM_FFd3-In1_8830 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_sdram_bankmachine4_cmd_payload_we11 (
    .I0(sdram_bankmachine4_trascon_ready_2241),
    .I1(sdram_bankmachine4_twtpcon_ready_2238),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(N668),
    .I5(sdram_bankmachine4_row_hit),
    .O(Mmux_sdram_bankmachine4_cmd_payload_we11_5459)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(sdram_bankmachine4_trccon_ready_2240),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trascon_ready_2241),
    .I5(sdram_bankmachine4_twtpcon_ready_2238),
    .O(\bankmachine4_state_FSM_FFd1-In1_8832 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_4631),
    .I1(sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(\bankmachine4_state_FSM_FFd1-In1_8832 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(sdram_bankmachine4_twtpcon_ready_2238),
    .I1(sdram_bankmachine4_trascon_ready_2241),
    .O(N670)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine4_cmd_valid1 (
    .I0(sdram_bankmachine4_trccon_ready_2240),
    .I1(bankmachine4_state_FSM_FFd1_1244),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(N670),
    .I5(sdram_cmd_valid_mmx_out4),
    .O(sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_4651),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine5_row_opened_2242),
    .I5(sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_8834 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_4652),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(sdram_bankmachine5_trascon_ready_2246),
    .I3(sdram_bankmachine5_twtpcon_ready_2243),
    .I4(bankmachine5_state_FSM_FFd1_1246),
    .I5(\bankmachine5_state_FSM_FFd3-In1_8834 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_sdram_bankmachine5_cmd_payload_we11 (
    .I0(sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .I3(N672),
    .I4(sdram_bankmachine5_trascon_ready_2246),
    .I5(sdram_bankmachine5_twtpcon_ready_2243),
    .O(Mmux_sdram_bankmachine5_cmd_payload_we11_5460)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(sdram_bankmachine5_trccon_ready_2245),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trascon_ready_2246),
    .I5(sdram_bankmachine5_twtpcon_ready_2243),
    .O(\bankmachine5_state_FSM_FFd1-In1_8836 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_4651),
    .I1(sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(\bankmachine5_state_FSM_FFd1-In1_8836 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(sdram_bankmachine5_twtpcon_ready_2243),
    .I1(sdram_bankmachine5_trascon_ready_2246),
    .O(N674)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine5_cmd_valid1 (
    .I0(sdram_bankmachine5_trccon_ready_2245),
    .I1(bankmachine5_state_FSM_FFd1_1246),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(N674),
    .I5(sdram_cmd_valid_mmx_out5),
    .O(sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_4656),
    .I1(bankmachine6_state_FSM_FFd2_4657),
    .I2(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine6_row_opened_2247),
    .I5(sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_8838 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_4657),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(sdram_bankmachine6_trascon_ready_2251),
    .I3(sdram_bankmachine6_twtpcon_ready_2248),
    .I4(bankmachine6_state_FSM_FFd1_1248),
    .I5(\bankmachine6_state_FSM_FFd3-In1_8838 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_sdram_bankmachine6_cmd_payload_we11 (
    .I0(sdram_bankmachine6_trascon_ready_2251),
    .I1(sdram_bankmachine6_twtpcon_ready_2248),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(N676),
    .I5(sdram_bankmachine6_row_hit),
    .O(Mmux_sdram_bankmachine6_cmd_payload_we11_5461)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(sdram_bankmachine6_trccon_ready_2250),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trascon_ready_2251),
    .I5(sdram_bankmachine6_twtpcon_ready_2248),
    .O(\bankmachine6_state_FSM_FFd1-In1_8840 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_4656),
    .I1(sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(\bankmachine6_state_FSM_FFd1-In1_8840 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(sdram_bankmachine6_twtpcon_ready_2248),
    .I1(sdram_bankmachine6_trascon_ready_2251),
    .O(N678)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine6_cmd_valid1 (
    .I0(sdram_bankmachine6_trccon_ready_2250),
    .I1(bankmachine6_state_FSM_FFd1_1248),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(N678),
    .I5(sdram_cmd_valid_mmx_out6),
    .O(sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_4646),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I3(sdram_cmd_valid),
    .I4(sdram_bankmachine7_row_opened_2252),
    .I5(sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_8842 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_4647),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(sdram_bankmachine7_trascon_ready_2256),
    .I3(sdram_bankmachine7_twtpcon_ready_2253),
    .I4(bankmachine7_state_FSM_FFd1_1250),
    .I5(\bankmachine7_state_FSM_FFd3-In1_8842 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_sdram_bankmachine7_cmd_payload_we11 (
    .I0(sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .I3(N680),
    .I4(sdram_bankmachine7_trascon_ready_2256),
    .I5(sdram_bankmachine7_twtpcon_ready_2253),
    .O(Mmux_sdram_bankmachine7_cmd_payload_we11_5462)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(sdram_bankmachine7_trccon_ready_2255),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trascon_ready_2256),
    .I5(sdram_bankmachine7_twtpcon_ready_2253),
    .O(\bankmachine7_state_FSM_FFd1-In1_8844 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_4646),
    .I1(sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(\bankmachine7_state_FSM_FFd1-In1_8844 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(sdram_bankmachine7_twtpcon_ready_2253),
    .I1(sdram_bankmachine7_trascon_ready_2256),
    .O(N682)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_sdram_bankmachine7_cmd_valid1 (
    .I0(sdram_bankmachine7_trccon_ready_2255),
    .I1(bankmachine7_state_FSM_FFd1_1250),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(N682),
    .I5(sdram_cmd_valid_mmx_out7),
    .O(sdram_bankmachine7_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2220 ))
  port_cmd_ready2 (
    .I0(_n6123[0]),
    .I1(sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o),
    .I2(port_cmd_ready1_8846),
    .I3(litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11),
    .I4(port_cmd_ready11_5453),
    .I5(port_cmd_ready12_5454),
    .O(port_cmd_ready2_8847)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  port_cmd_ready3 (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_FSM_FFd3_2977),
    .I3(n0745),
    .I4(port_cmd_ready2_8847),
    .I5(rhs_array_muxed44[10]),
    .O(port_cmd_ready3_8848)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  port_cmd_ready4 (
    .I0(port_cmd_ready4_5452),
    .I1(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I2(port_cmd_ready21_5471),
    .I3(port_cmd_ready6),
    .I4(port_cmd_ready5_5463),
    .I5(port_cmd_ready3_8848),
    .O(port_cmd_ready)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  port_cmd_ready52_SW0 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I2(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I3(n0745),
    .O(N684)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  port_cmd_ready52 (
    .I0(n0571),
    .I1(sdram_bankmachine6_req_lock),
    .I2(sdram_bankmachine7_req_lock),
    .I3(n0658),
    .I4(sdram_bankmachine5_req_lock),
    .I5(N684),
    .O(port_cmd_ready52_5492)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  port_cmd_ready21_SW0 (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(N686)
  );
  LUT6 #(
    .INIT ( 64'h0808080008080808 ))
  port_cmd_ready21 (
    .I0(n0745),
    .I1(rhs_array_muxed44[9]),
    .I2(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I3(N686),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I5(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready21_5471)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDDDFFFF ))
  litedramwishbone2native_state_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we1_SW0 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(\n0917<3>1 ),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I4(litedramwishbone2native_state_FSM_FFd3_2977),
    .I5(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .O(N688)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  litedramwishbone2native_state_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we1 (
    .I0(n0745),
    .I1(sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o),
    .I2(sdram_bankmachine7_req_lock),
    .I3(_n6123[0]),
    .I4(sdram_bankmachine5_req_lock),
    .I5(N688),
    .O(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we1 (
    .I0(sdram_interface_bank0_lock_sdram_interface_bank3_lock_OR_434_o),
    .I1(_n6123[0]),
    .I2(sdram_bankmachine5_req_lock),
    .I3(N690),
    .I4(n0745),
    .I5(litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11),
    .O(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT11  (
    .I0(_n11151),
    .I1(dna_status[48]),
    .I2(_n111541_FRB_3222),
    .I3(dna_status[40]),
    .I4(_n11163),
    .I5(dna_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT12  (
    .I0(\interface_adr[4] ),
    .I1(dna_status[56]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(\interface_adr[3] ),
    .I4(_n111601),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT11_8854 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT13  (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(dna_status[32]),
    .I4(dna_status[8]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT11_8854 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT12_8855 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_5484 ),
    .I1(_n11169),
    .I2(dna_status[0]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT711 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT13_8856 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAA8A8AAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT15  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT1 ),
    .I2(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>1 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT12_8855 ),
    .I4(\interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT13_8856 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h2222222202000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT21  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I4(dna_status[33]),
    .I5(_n112021),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT23  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT211 ),
    .I1(_n11163),
    .I2(dna_status[17]),
    .I3(_n111661),
    .I4(dna_status[9]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT21_8858 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT22_8859 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT24  (
    .I0(_n111931_FRB_3218),
    .I1(_n112321_FRB_3219),
    .I2(_n11187),
    .I3(_n11169),
    .I4(dna_status[1]),
    .I5(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>21_5493 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT23_8860 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF22A822A822A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT25  (
    .I0(_n111601),
    .I1(\interface_adr[4] ),
    .I2(dna_status[25]),
    .I3(\interface_adr[5] ),
    .I4(dna_status[41]),
    .I5(_n111541_FRB_3222),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT24_8861 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT26  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT22_8859 ),
    .I2(_n11196),
    .I3(_n11175),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT23_8860 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT24_8861 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_339_o (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(sdram_choose_cmd_cmd_payload_cas),
    .I4(N694),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed10_INV_339_o_3369)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_340_o (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(sdram_choose_cmd_cmd_payload_ras),
    .I4(N696),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed11_INV_340_o_3370)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_341_o (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(sdram_choose_cmd_cmd_payload_we),
    .I4(N698),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed12_INV_341_o_3371)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n9740_inv_SW0 (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[5]),
    .O(N700)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAFFFFFFFF ))
  _n9740_inv (
    .I0(N700),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(multiplexer_state_FSM_FFd1_1274),
    .I4(multiplexer_state_FSM_FFd3_1276),
    .I5(\sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1_5447 ),
    .O(_n9740_inv_3818)
  );
  LUT6 #(
    .INIT ( 64'h0440545004400440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2111  (
    .I0(\interface_adr[0] ),
    .I1(_n112021),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[5] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2111_8866 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFAEAEFFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2113  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2111_8866 ),
    .I1(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>13_5491 ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[5] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2112_8867 ),
    .I5(_n111661),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT211 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT82  (
    .I0(_n11175),
    .I1(_n11151),
    .I2(dna_status[55]),
    .I3(_n111541_FRB_3222),
    .I4(dna_status[47]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT81_8869 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT83  (
    .I0(_n11196),
    .I1(_n11169),
    .I2(dna_status[7]),
    .I3(_n11163),
    .I4(dna_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT81_8869 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT82_8870 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT87  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT311 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811_5483 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT82_8870 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT85 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>23  (
    .I0(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>1 ),
    .I1(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>22_8873 ),
    .I2(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>23_8874 ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>2 )
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  port_cmd_ready61 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(port_cmd_ready61_8875)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  port_cmd_ready62 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(port_cmd_ready61_8875),
    .O(port_cmd_ready62_8876)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  port_cmd_ready63 (
    .I0(port_cmd_ready52_5492),
    .I1(port_cmd_ready62_8876),
    .I2(litedramwishbone2native_state_FSM_FFd3_2977),
    .I3(rhs_array_muxed44[9]),
    .I4(_n6123[0]),
    .I5(rhs_array_muxed44[10]),
    .O(port_cmd_ready6)
  );
  LUT6 #(
    .INIT ( 64'h55575555FFFFFFFF ))
  port_cmd_ready5_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I5(port_cmd_ready52_5492),
    .O(N702)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  port_cmd_ready5 (
    .I0(rhs_array_muxed44[9]),
    .I1(_n6123[0]),
    .I2(rhs_array_muxed44[10]),
    .I3(n0396),
    .I4(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I5(N702),
    .O(port_cmd_ready5_5463)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_SW0 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(N704)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o (
    .I0(n0396),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(N704),
    .O(sdram_interface_bank0_lock_sdram_interface_bank1_lock_OR_420_o_3550)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(sdram_bankmachine6_cmd_payload_is_write),
    .I1(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I2(sdram_bankmachine7_cmd_payload_is_write),
    .I3(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I4(sdram_bankmachine5_cmd_payload_is_write),
    .I5(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(sdram_bankmachine3_cmd_payload_is_write),
    .I1(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I2(sdram_bankmachine4_cmd_payload_is_write),
    .I3(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I4(sdram_bankmachine2_cmd_payload_is_write),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .O(Mmux_array_muxed2111_8880)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_8880),
    .I1(sdram_bankmachine0_cmd_payload_is_write),
    .I2(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I3(sdram_bankmachine1_cmd_payload_is_write),
    .I4(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I5(Mmux_array_muxed211),
    .O(Mmux_array_muxed2112_8881)
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_342_o2),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I3(Mmux_array_muxed2112_8881),
    .I4(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o),
    .I5(rhs_array_muxed10),
    .O(array_muxed21)
  );
  LUT6 #(
    .INIT ( 64'h5555004000400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT31  (
    .I0(\interface_adr[5] ),
    .I1(dna_status[26]),
    .I2(_n111601),
    .I3(\interface_adr[4] ),
    .I4(_n111661),
    .I5(dna_status[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3 )
  );
  LUT4 #(
    .INIT ( 16'hB9A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT32  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[5] ),
    .I2(dna_status[2]),
    .I3(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT31_8883 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE222E222E222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT33  (
    .I0(_n112021),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT31_8883 ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I4(_n111541_FRB_3222),
    .I5(dna_status[42]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT32_8884 )
  );
  LUT4 #(
    .INIT ( 16'h7654 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT34  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[5] ),
    .I2(dna_status[50]),
    .I3(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT33_8885 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT36  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT311 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT512_5485 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT34_8886 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT32_8884 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT41  (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(dna_status[35]),
    .I4(dna_status[3]),
    .I5(dna_status[43]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT4 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT42  (
    .I0(dna_status[27]),
    .I1(\interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT41_8888 )
  );
  LUT6 #(
    .INIT ( 64'h5555554055405540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT43  (
    .I0(\interface_adr[5] ),
    .I1(dna_status[11]),
    .I2(_n111661),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT4 ),
    .I4(_n111601),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT41_8888 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT42_8889 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF280828082808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT44  (
    .I0(_n112021),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(_n11151),
    .I5(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT43_8890 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811_5483 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT43_8890 ),
    .I3(_n11163),
    .I4(dna_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT42_8889 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(sdram_choose_cmd_grant_SF2),
    .I1(\sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I3(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I4(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In4_8892 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I2(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I3(\sdram_choose_cmd_grant_FSM_FFd7-In4_8892 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In3_8891 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In5_8893 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF5D085D085D08 ))
  \sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(sdram_choose_cmd_ce),
    .I1(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I2(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I3(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I4(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In5_8893 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_add_x_6415 ),
    .O(N706)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I1(N706),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_5499 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_8896 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result931 ),
    .I5(\lm32_cpu/Mmux_x_result932_8896 ),
    .O(\lm32_cpu/Mmux_x_result933_8897 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result96 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result961_8899 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result96 ),
    .I5(\lm32_cpu/Mmux_x_result961_8899 ),
    .O(\lm32_cpu/Mmux_x_result962_8900 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result963_8901 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result963_8901 ),
    .I2(\lm32_cpu/eba [9]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result962_8900 ),
    .I5(\lm32_cpu/adder_result_x[9] ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result91_8903 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result9 ),
    .I5(\lm32_cpu/Mmux_x_result91_8903 ),
    .O(\lm32_cpu/Mmux_x_result92_8904 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result94_8905 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result94_8905 ),
    .I2(\lm32_cpu/eba [11]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result92_8904 ),
    .I5(\lm32_cpu/adder_result_x[11] ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result61_8907 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result6 ),
    .I5(\lm32_cpu/Mmux_x_result61_8907 ),
    .O(\lm32_cpu/Mmux_x_result62_8908 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result63 ),
    .I2(\lm32_cpu/eba [10]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result62_8908 ),
    .I5(\lm32_cpu/adder_result_x[10] ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_8912 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_8913 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result182_8912 ),
    .I5(\lm32_cpu/Mmux_x_result183_8913 ),
    .O(\lm32_cpu/Mmux_x_result184_8914 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_8911 ),
    .I5(\lm32_cpu/Mmux_x_result184_8914 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_8917 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_8918 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result152_8917 ),
    .I5(\lm32_cpu/Mmux_x_result153_8918 ),
    .O(\lm32_cpu/Mmux_x_result154_8919 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_8916 ),
    .I5(\lm32_cpu/Mmux_x_result154_8919 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_8922 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_8923 )
  );
  LUT6 #(
    .INIT ( 64'h5455544410111000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result122_8922 ),
    .I5(\lm32_cpu/Mmux_x_result123_8923 ),
    .O(\lm32_cpu/Mmux_x_result124_8924 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_8921 ),
    .I5(\lm32_cpu/Mmux_x_result124_8924 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_193  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_191_8926 ),
    .I2(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_183  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_181_8929 ),
    .I2(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_173  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_171_8932 ),
    .I2(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_163  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_161_8935 ),
    .I2(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_153  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_151_8938 ),
    .I2(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_143  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_141_8941 ),
    .I2(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1323  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1321_8944 ),
    .I2(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1313  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1311_8947 ),
    .I2(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_133  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_133_8950 ),
    .I2(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1303  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1301_8953 ),
    .I2(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1293  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1291_8956 ),
    .I2(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1283  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1281_8959 ),
    .I2(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1273  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1271_8962 ),
    .I2(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1253  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1251_8965 ),
    .I2(\lm32_cpu/x_result [31]),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1243  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1241_8968 ),
    .I2(\lm32_cpu/x_result [30]),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1263  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1261_8971 ),
    .I2(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1223  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1221_8974 ),
    .I2(\lm32_cpu/x_result [29]),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1213  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1211_8977 ),
    .I2(\lm32_cpu/x_result [28]),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1203  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1201_8980 ),
    .I2(\lm32_cpu/x_result [27]),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_123 ),
    .I2(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1193  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1191_8986 ),
    .I2(\lm32_cpu/x_result [26]),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1183  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1181_8989 ),
    .I2(\lm32_cpu/x_result [25]),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1173  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1171_8992 ),
    .I2(\lm32_cpu/x_result [24]),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1163  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1161_8995 ),
    .I2(\lm32_cpu/x_result [23]),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1153  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1151_8998 ),
    .I2(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1143  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1141_9001 ),
    .I2(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1133  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1131_9004 ),
    .I2(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1233  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1232_9007 ),
    .I2(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1113  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1111_9010 ),
    .I2(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1123  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1121 ),
    .I2(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1103  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1101_9016 ),
    .I2(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I1(\lm32_cpu/write_idx_x [0]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I3(\lm32_cpu/write_idx_x [1]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_x [2]),
    .O(N710)
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N710),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_1_5880 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/write_idx_x [0]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/write_idx_x [1]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_x [2]),
    .O(N712)
  );
  LUT6 #(
    .INIT ( 64'h0000824100000000 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I4(N712),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_0_5881 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_9021 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_9022 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_9024 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_9025 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/Mmux_x_result722_9025 ),
    .I1(\lm32_cpu/eba [30]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result721_9024 ),
    .O(\lm32_cpu/Mmux_x_result723_9026 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result723_9026 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_9028 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_9029 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/Mmux_x_result662_9029 ),
    .I1(\lm32_cpu/eba [29]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result661_9028 ),
    .O(\lm32_cpu/Mmux_x_result663_9030 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result663_9030 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_9031 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result631_9031 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_9032 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_9033 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/Mmux_x_result633_9033 ),
    .I1(\lm32_cpu/eba [28]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result632_9032 ),
    .O(\lm32_cpu/Mmux_x_result634_9034 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result634_9034 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_9036 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_9037 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/Mmux_x_result572_9037 ),
    .I1(\lm32_cpu/eba [26]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result571_9036 ),
    .O(\lm32_cpu/Mmux_x_result573_9038 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result573_9038 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_9040 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_9041 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/Mmux_x_result542_9041 ),
    .I1(\lm32_cpu/eba [25]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result541_9040 ),
    .O(\lm32_cpu/Mmux_x_result543_9042 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result543_9042 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_9044 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_9045 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/Mmux_x_result512_9045 ),
    .I1(\lm32_cpu/eba [24]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result511_9044 ),
    .O(\lm32_cpu/Mmux_x_result513_9046 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result513_9046 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_9048 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_9049 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/Mmux_x_result482_9049 ),
    .I1(\lm32_cpu/eba [23]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result481_9048 ),
    .O(\lm32_cpu/Mmux_x_result483_9050 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result483_9050 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_9052 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_9053 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/Mmux_x_result452_9053 ),
    .I1(\lm32_cpu/eba [22]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result451_9052 ),
    .O(\lm32_cpu/Mmux_x_result453_9054 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result453_9054 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_9056 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_9057 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/Mmux_x_result422_9057 ),
    .I1(\lm32_cpu/eba [21]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result421_9056 ),
    .O(\lm32_cpu/Mmux_x_result423_9058 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result423_9058 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_9060 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_9061 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/Mmux_x_result392_9061 ),
    .I1(\lm32_cpu/eba [20]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result391_9060 ),
    .O(\lm32_cpu/Mmux_x_result393_9062 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result393_9062 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_9063 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result33_9063 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_9064 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_9065 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/Mmux_x_result332_9065 ),
    .I1(\lm32_cpu/eba [19]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result331_9064 ),
    .O(\lm32_cpu/Mmux_x_result333_9066 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result333_9066 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_9068 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_9069 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/Mmux_x_result302_9069 ),
    .I1(\lm32_cpu/eba [18]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result301_9068 ),
    .O(\lm32_cpu/Mmux_x_result303_9070 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result303_9070 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_9072 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_9073 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/Mmux_x_result242_9073 ),
    .I1(\lm32_cpu/eba [16]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result241_9072 ),
    .O(\lm32_cpu/Mmux_x_result243_9074 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result243_9074 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_9076 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_9077 )
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/Mmux_x_result212_9077 ),
    .I1(\lm32_cpu/eba [15]),
    .I2(\lm32_cpu/Mmux_x_result113 ),
    .I3(\lm32_cpu/Mmux_x_result211_9076 ),
    .O(\lm32_cpu/Mmux_x_result213_9078 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result213_9078 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_11_9079 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_6589 ),
    .I5(\lm32_cpu/write_enable_w_6549 ),
    .O(\lm32_cpu/raw_w_12_9080 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_13  (
    .I0(\lm32_cpu/raw_w_11_9079 ),
    .I1(\lm32_cpu/raw_w_12_9080 ),
    .O(\lm32_cpu/raw_w_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_01_9081 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_6589 ),
    .I5(\lm32_cpu/write_enable_w_6549 ),
    .O(\lm32_cpu/raw_w_02_9082 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_03  (
    .I0(\lm32_cpu/raw_w_01_9081 ),
    .I1(\lm32_cpu/raw_w_02_9082 ),
    .O(\lm32_cpu/raw_w_0 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_m [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_m [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_m [2]),
    .O(\lm32_cpu/raw_m_11_9083 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_m [3]),
    .I4(\lm32_cpu/valid_m_6545 ),
    .I5(\lm32_cpu/write_enable_m_6283 ),
    .O(\lm32_cpu/raw_m_12_9084 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_m [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_m [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_m [2]),
    .O(\lm32_cpu/raw_m_01_9085 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_m [3]),
    .I4(\lm32_cpu/valid_m_6545 ),
    .I5(\lm32_cpu/write_enable_m_6283 ),
    .O(\lm32_cpu/raw_m_02_9086 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_9088 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I1(\lm32_cpu/Mmux_x_result601_9088 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_9089 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_9089 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .O(\lm32_cpu/Mmux_x_result603_9090 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result603_9090 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_6397 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_9092 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I1(\lm32_cpu/Mmux_x_result271_9092 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_9093 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_9093 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .O(\lm32_cpu/Mmux_x_result274_9094 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(\lm32_cpu/Mmux_x_result274_9094 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hC8 ))
  \lm32_cpu/stall_m1  (
    .I0(\lm32_cpu/branch_m_6320 ),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(\lm32_cpu/exception_m_6317 ),
    .O(\lm32_cpu/stall_m1_9095 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \lm32_cpu/stall_m2  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_6719 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I5(\lm32_cpu/stall_m1_9095 ),
    .O(\lm32_cpu/stall_m2_9096 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m3  (
    .I0(\lm32_cpu/load_m_6316 ),
    .I1(\lm32_cpu/load_x_6400 ),
    .I2(\lm32_cpu/store_m_6315 ),
    .O(\lm32_cpu/stall_m3_9097 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA888 ))
  \lm32_cpu/stall_m4  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/stall_m3_9097 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_6399 ),
    .I4(\lm32_cpu/stall_m2_9096 ),
    .O(\lm32_cpu/stall_m )
  );
  LUT6 #(
    .INIT ( 64'h5444545510001011 ))
  \lm32_cpu/Mmux_d_result_02  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .I3(\lm32_cpu/raw_m_0 ),
    .I4(N714),
    .I5(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/branch_taken_m_SW0  (
    .I0(\lm32_cpu/condition_met_m_6309 ),
    .I1(\lm32_cpu/branch_predict_taken_m_6318 ),
    .O(N716)
  );
  LUT6 #(
    .INIT ( 64'h00000000FF88FF08 ))
  \lm32_cpu/branch_taken_m  (
    .I0(\lm32_cpu/branch_m_6320 ),
    .I1(\lm32_cpu/valid_m_6545 ),
    .I2(N716),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m_5842 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [4]),
    .I4(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result813_9101 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result813_9101 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result812 ),
    .I4(\lm32_cpu/adder_result_x[4] ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [7]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result901_9103 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result901_9103 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [7]),
    .O(\lm32_cpu/Mmux_x_result902_9104 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [7]),
    .I4(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result903_9105 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result902_9104 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result903_9105 ),
    .I5(\lm32_cpu/adder_result_x[7] ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [6]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result871_9107 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result871_9107 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [6]),
    .O(\lm32_cpu/Mmux_x_result872_9108 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [6]),
    .I4(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result873_9109 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result872_9108 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result873_9109 ),
    .I5(\lm32_cpu/adder_result_x[6] ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result841  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [5]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result842  (
    .I0(\lm32_cpu/operand_1_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result841_9111 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result843  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result841_9111 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result84 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(\lm32_cpu/Mmux_x_result842_9112 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_9113 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result842_9112 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result843_9113 ),
    .I5(\lm32_cpu/adder_result_x[5] ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result781_9115 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result781_9115 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_9116 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_9117 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result782_9116 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result783_9117 ),
    .I5(\lm32_cpu/adder_result_x[3] ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result691_9119 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result691_9119 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_9120 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_9121 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result692_9120 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result693_9121 ),
    .I5(\lm32_cpu/adder_result_x[2] ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_9122 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result361_9123 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result361_9123 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result36_9122 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_9124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result362_9124 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result364 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/Mmux_x_result31_9127 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I2(\lm32_cpu/Mmux_x_result31_9127 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_9128 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result34  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/ie_6832 ),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .O(\lm32_cpu/Mmux_x_result34_9129 )
  );
  LUT5 #(
    .INIT ( 32'h73625140 ))
  \lm32_cpu/Mmux_x_result35  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(uart_irq),
    .I3(\lm32_cpu/Mmux_x_result34_9129 ),
    .I4(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mmux_x_result35_9130 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/Mmux_x_result32_9128 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result35_9130 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFF54FF50FF44FF00 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_6411 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/stall_a1_9131 ),
    .I4(\lm32_cpu/raw_x_1_5880 ),
    .I5(\lm32_cpu/raw_x_0_5881 ),
    .O(\lm32_cpu/stall_a2_9132 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_q_x ),
    .O(\lm32_cpu/stall_a3_9133 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF000008880 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/store_x_6399 ),
    .I1(\lm32_cpu/valid_x_6546 ),
    .I2(\lm32_cpu/scall_d ),
    .I3(\lm32_cpu/eret_d ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/stall_a3_9133 ),
    .O(\lm32_cpu/stall_a4_9134 )
  );
  LUT6 #(
    .INIT ( 64'hECECFFFFECECFFEC ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/load_q_x ),
    .I3(\lm32_cpu/stall_a4_9134 ),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/stall_a2_9132 ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/m_result_sel_compare_m1_SW0  (
    .I0(\lm32_cpu/shifter/direction_m_7908 ),
    .I1(\lm32_cpu/shifter/right_shift_result [0]),
    .I2(\lm32_cpu/shifter/right_shift_result [31]),
    .O(N718)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/m_result_sel_compare_m1  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(N718),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(\lm32_cpu/condition_met_m_6309 ),
    .O(\lm32_cpu/m_result_sel_compare_m_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result110  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/Mmux_w_result1 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result111  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result1 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result11 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result112  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/Mmux_w_result11 ),
    .O(\lm32_cpu/Mmux_w_result12 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result113  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [0]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/Mmux_w_result12 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result2_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [10]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N720)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result2  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N720),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [10]),
    .I5(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result3_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [11]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N722)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result3  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N722),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [11]),
    .I5(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result4_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [12]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N724)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result4  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N724),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [12]),
    .I5(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result5_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [13]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N726)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result5  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N726),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [13]),
    .I5(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result6_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [14]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N728)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result6  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N728),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [14]),
    .I5(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result7_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(N730)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result7  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N730),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [15]),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result81  (
    .I0(\lm32_cpu/load_store_unit/data_w [16]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result82  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result8 ),
    .O(\lm32_cpu/Mmux_w_result81_9146 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result84  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result81_9146 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [16]),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result91  (
    .I0(\lm32_cpu/load_store_unit/data_w [17]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result9 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result92  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result9 ),
    .O(\lm32_cpu/Mmux_w_result91_9148 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result94  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result91_9148 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [17]),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result101  (
    .I0(\lm32_cpu/load_store_unit/data_w [18]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result102  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result10 ),
    .O(\lm32_cpu/Mmux_w_result101_9150 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result104  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result101_9150 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [18]),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result114  (
    .I0(\lm32_cpu/load_store_unit/data_w [19]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result111_9152 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result115  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result111_9152 ),
    .O(\lm32_cpu/Mmux_w_result112_9153 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result117  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result112_9153 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [19]),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/Mmux_w_result121_9154 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result122  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result121_9154 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result122_9155 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/Mmux_w_result122_9155 ),
    .O(\lm32_cpu/Mmux_w_result123_9156 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result124  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [1]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/Mmux_w_result123_9156 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result131  (
    .I0(\lm32_cpu/load_store_unit/data_w [20]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result132  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result13 ),
    .O(\lm32_cpu/Mmux_w_result131_9158 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result134  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result131_9158 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [20]),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result141  (
    .I0(\lm32_cpu/load_store_unit/data_w [21]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result14 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result142  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result14 ),
    .O(\lm32_cpu/Mmux_w_result141_9160 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result144  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result141_9160 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [21]),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/Mmux_w_result151  (
    .I0(\lm32_cpu/load_store_unit/data_w [22]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .O(\lm32_cpu/Mmux_w_result15 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result152  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result15 ),
    .O(\lm32_cpu/Mmux_w_result151_9162 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result154  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/Mmux_w_result102_9151 ),
    .I2(\lm32_cpu/Mmux_w_result151_9162 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [22]),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result16_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/multiplier/result [23]),
    .O(N732)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result16  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [23]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N732),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result17_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [24]),
    .I2(\lm32_cpu/multiplier/result [24]),
    .O(N734)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result17  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [24]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N734),
    .O(\lm32_cpu/w_result [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result18_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [25]),
    .I2(\lm32_cpu/multiplier/result [25]),
    .O(N736)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result18  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/data_w [25]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N736),
    .O(\lm32_cpu/w_result [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result19_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [26]),
    .I2(\lm32_cpu/multiplier/result [26]),
    .O(N738)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result19  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N738),
    .O(\lm32_cpu/w_result [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result20_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [27]),
    .I2(\lm32_cpu/multiplier/result [27]),
    .O(N740)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result20  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N740),
    .O(\lm32_cpu/w_result [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result21_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [28]),
    .I2(\lm32_cpu/multiplier/result [28]),
    .O(N742)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result21  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N742),
    .O(\lm32_cpu/w_result [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result22_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [29]),
    .I2(\lm32_cpu/multiplier/result [29]),
    .O(N744)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result22  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N744),
    .O(\lm32_cpu/w_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result231  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/Mmux_w_result23 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result232  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result23 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result231_9171 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result233  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/Mmux_w_result231_9171 ),
    .O(\lm32_cpu/Mmux_w_result232_9172 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result234  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [2]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/Mmux_w_result232_9172 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result24_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [30]),
    .I2(\lm32_cpu/multiplier/result [30]),
    .O(N746)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result24  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N746),
    .O(\lm32_cpu/w_result [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result25_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/multiplier/result [31]),
    .O(N748)
  );
  LUT6 #(
    .INIT ( 64'hAAAA0800FFFF5D55 ))
  \lm32_cpu/Mmux_w_result25  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 ),
    .I5(N748),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result261  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/Mmux_w_result26 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result262  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result26 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result261_9176 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result263  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/Mmux_w_result261_9176 ),
    .O(\lm32_cpu/Mmux_w_result262_9177 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result264  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [3]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/Mmux_w_result262_9177 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result271  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/Mmux_w_result27 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result272  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result27 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result271_9179 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result273  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/Mmux_w_result271_9179 ),
    .O(\lm32_cpu/Mmux_w_result272_9180 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result274  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [4]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/Mmux_w_result272_9180 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result281  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/Mmux_w_result28 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result282  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result28 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result281_9182 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result283  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/Mmux_w_result281_9182 ),
    .O(\lm32_cpu/Mmux_w_result282_9183 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result284  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [5]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/Mmux_w_result282_9183 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result291  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/Mmux_w_result29 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result292  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result29 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result291_9185 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result293  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/Mmux_w_result291_9185 ),
    .O(\lm32_cpu/Mmux_w_result292_9186 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result294  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [6]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/Mmux_w_result292_9186 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result301  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/Mmux_w_result30 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result302  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result30 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/Mmux_w_result301_9188 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result303  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/Mmux_w_result301_9188 ),
    .O(\lm32_cpu/Mmux_w_result302_9189 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result304  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/multiplier/result [7]),
    .I2(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/Mmux_w_result302_9189 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result31_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [8]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N750)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result31  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N750),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [8]),
    .I5(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result32_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [9]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N752)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result32  (
    .I0(\lm32_cpu/w_result_sel_load_w_6556 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I2(N752),
    .I3(\lm32_cpu/w_result_sel_mul_w_6555 ),
    .I4(\lm32_cpu/multiplier/result [9]),
    .I5(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_5880 ),
    .I1(\lm32_cpu/Mmux_bypass_data_11 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/iflush_SW0  (
    .I0(\lm32_cpu/valid_d_6547 ),
    .I1(\lm32_cpu/stall_a ),
    .O(N754)
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  \lm32_cpu/iflush  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N754),
    .O(\lm32_cpu/iflush_6134 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux1011  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [2]),
    .I3(\lm32_cpu/instruction_unit/pc_f [2]),
    .I4(\lm32_cpu/instruction_unit/pc_x [2]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux1015  (
    .I0(\lm32_cpu/instruction_unit/mux1011_9195 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [2]),
    .I5(\lm32_cpu/instruction_unit/mux101 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux101101  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [5]),
    .I3(\lm32_cpu/instruction_unit/pc_f [5]),
    .I4(\lm32_cpu/instruction_unit/pc_x [5]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101103  (
    .I0(\lm32_cpu/instruction_unit/mux101101_9197 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [5]),
    .I5(\lm32_cpu/instruction_unit/mux10110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux101121  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [6]),
    .I3(\lm32_cpu/instruction_unit/pc_f [6]),
    .I4(\lm32_cpu/instruction_unit/pc_x [6]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10112 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101123  (
    .I0(\lm32_cpu/instruction_unit/mux101121_9199 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [6]),
    .I5(\lm32_cpu/instruction_unit/mux10112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux101141  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [7]),
    .I3(\lm32_cpu/instruction_unit/pc_f [7]),
    .I4(\lm32_cpu/instruction_unit/pc_x [7]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101143  (
    .I0(\lm32_cpu/instruction_unit/mux101141_9201 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [7]),
    .I5(\lm32_cpu/instruction_unit/mux10114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux101161  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [8]),
    .I3(\lm32_cpu/instruction_unit/pc_f [8]),
    .I4(\lm32_cpu/instruction_unit/pc_x [8]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101163  (
    .I0(\lm32_cpu/instruction_unit/mux101161_9203 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [8]),
    .I5(\lm32_cpu/instruction_unit/mux10116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux101181  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [9]),
    .I3(\lm32_cpu/instruction_unit/pc_f [9]),
    .I4(\lm32_cpu/instruction_unit/pc_x [9]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101183  (
    .I0(\lm32_cpu/instruction_unit/mux101181_9205 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [9]),
    .I5(\lm32_cpu/instruction_unit/mux10118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10121  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [30]),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/pc_x [30]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10123  (
    .I0(\lm32_cpu/instruction_unit/mux10121_9207 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [30]),
    .I5(\lm32_cpu/instruction_unit/mux1012 ),
    .O(\lm32_cpu/instruction_unit/pc_a [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10141  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [31]),
    .I3(\lm32_cpu/instruction_unit/pc_f [31]),
    .I4(\lm32_cpu/instruction_unit/pc_x [31]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1014 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10143  (
    .I0(\lm32_cpu/instruction_unit/mux10141_9209 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [31]),
    .I5(\lm32_cpu/instruction_unit/mux1014 ),
    .O(\lm32_cpu/instruction_unit/pc_a [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10161  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [3]),
    .I3(\lm32_cpu/instruction_unit/pc_f [3]),
    .I4(\lm32_cpu/instruction_unit/pc_x [3]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1016 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10163  (
    .I0(\lm32_cpu/instruction_unit/mux10161_9211 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [3]),
    .I5(\lm32_cpu/instruction_unit/mux1016 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10181  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [4]),
    .I3(\lm32_cpu/instruction_unit/pc_f [4]),
    .I4(\lm32_cpu/instruction_unit/pc_x [4]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10183  (
    .I0(\lm32_cpu/instruction_unit/mux10181_9213 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [4]),
    .I5(\lm32_cpu/instruction_unit/mux1018 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [10]),
    .I3(\lm32_cpu/instruction_unit/pc_f [10]),
    .I4(\lm32_cpu/instruction_unit/pc_x [10]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3113  (
    .I0(\lm32_cpu/instruction_unit/mux3111_9215 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [10]),
    .I5(\lm32_cpu/instruction_unit/mux311 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [11]),
    .I3(\lm32_cpu/instruction_unit/pc_f [11]),
    .I4(\lm32_cpu/instruction_unit/pc_x [11]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3313  (
    .I0(\lm32_cpu/instruction_unit/mux3311_9217 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [11]),
    .I5(\lm32_cpu/instruction_unit/mux331 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [12]),
    .I3(\lm32_cpu/instruction_unit/pc_f [12]),
    .I4(\lm32_cpu/instruction_unit/pc_x [12]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3513  (
    .I0(\lm32_cpu/instruction_unit/mux3511_9219 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [12]),
    .I5(\lm32_cpu/instruction_unit/mux351 ),
    .O(\lm32_cpu/instruction_unit/pc_a [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [13]),
    .I3(\lm32_cpu/instruction_unit/pc_f [13]),
    .I4(\lm32_cpu/instruction_unit/pc_x [13]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3713  (
    .I0(\lm32_cpu/instruction_unit/mux3711_9221 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [13]),
    .I5(\lm32_cpu/instruction_unit/mux371 ),
    .O(\lm32_cpu/instruction_unit/pc_a [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [14]),
    .I3(\lm32_cpu/instruction_unit/pc_f [14]),
    .I4(\lm32_cpu/instruction_unit/pc_x [14]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux391 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3913  (
    .I0(\lm32_cpu/instruction_unit/mux3911_9223 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [14]),
    .I5(\lm32_cpu/instruction_unit/mux391 ),
    .O(\lm32_cpu/instruction_unit/pc_a [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [15]),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/pc_x [15]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4113  (
    .I0(\lm32_cpu/instruction_unit/mux4111_9225 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [15]),
    .I5(\lm32_cpu/instruction_unit/mux411 ),
    .O(\lm32_cpu/instruction_unit/pc_a [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [16]),
    .I3(\lm32_cpu/instruction_unit/pc_f [16]),
    .I4(\lm32_cpu/instruction_unit/pc_x [16]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4313  (
    .I0(\lm32_cpu/instruction_unit/mux4311_9227 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [16]),
    .I5(\lm32_cpu/instruction_unit/mux431 ),
    .O(\lm32_cpu/instruction_unit/pc_a [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [17]),
    .I3(\lm32_cpu/instruction_unit/pc_f [17]),
    .I4(\lm32_cpu/instruction_unit/pc_x [17]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4513  (
    .I0(\lm32_cpu/instruction_unit/mux4511_9229 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [17]),
    .I5(\lm32_cpu/instruction_unit/mux451 ),
    .O(\lm32_cpu/instruction_unit/pc_a [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [18]),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/pc_x [18]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4713  (
    .I0(\lm32_cpu/instruction_unit/mux4711_9231 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [18]),
    .I5(\lm32_cpu/instruction_unit/mux471 ),
    .O(\lm32_cpu/instruction_unit/pc_a [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [19]),
    .I3(\lm32_cpu/instruction_unit/pc_f [19]),
    .I4(\lm32_cpu/instruction_unit/pc_x [19]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4913  (
    .I0(\lm32_cpu/instruction_unit/mux4911_9233 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [19]),
    .I5(\lm32_cpu/instruction_unit/mux491 ),
    .O(\lm32_cpu/instruction_unit/pc_a [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [20]),
    .I3(\lm32_cpu/instruction_unit/pc_f [20]),
    .I4(\lm32_cpu/instruction_unit/pc_x [20]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5113  (
    .I0(\lm32_cpu/instruction_unit/mux5111_9235 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [20]),
    .I5(\lm32_cpu/instruction_unit/mux511 ),
    .O(\lm32_cpu/instruction_unit/pc_a [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [21]),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/pc_x [21]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5313  (
    .I0(\lm32_cpu/instruction_unit/mux5311_9237 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [21]),
    .I5(\lm32_cpu/instruction_unit/mux531 ),
    .O(\lm32_cpu/instruction_unit/pc_a [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [22]),
    .I3(\lm32_cpu/instruction_unit/pc_f [22]),
    .I4(\lm32_cpu/instruction_unit/pc_x [22]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5513  (
    .I0(\lm32_cpu/instruction_unit/mux5511_9239 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [22]),
    .I5(\lm32_cpu/instruction_unit/mux551 ),
    .O(\lm32_cpu/instruction_unit/pc_a [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [23]),
    .I3(\lm32_cpu/instruction_unit/pc_f [23]),
    .I4(\lm32_cpu/instruction_unit/pc_x [23]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5713  (
    .I0(\lm32_cpu/instruction_unit/mux5711_9241 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [23]),
    .I5(\lm32_cpu/instruction_unit/mux571 ),
    .O(\lm32_cpu/instruction_unit/pc_a [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [24]),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/pc_x [24]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux591 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5913  (
    .I0(\lm32_cpu/instruction_unit/mux5911_9243 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [24]),
    .I5(\lm32_cpu/instruction_unit/mux591 ),
    .O(\lm32_cpu/instruction_unit/pc_a [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [25]),
    .I3(\lm32_cpu/instruction_unit/pc_f [25]),
    .I4(\lm32_cpu/instruction_unit/pc_x [25]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux91 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux913  (
    .I0(\lm32_cpu/instruction_unit/mux911_9245 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [25]),
    .I5(\lm32_cpu/instruction_unit/mux91 ),
    .O(\lm32_cpu/instruction_unit/pc_a [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux931  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [26]),
    .I3(\lm32_cpu/instruction_unit/pc_f [26]),
    .I4(\lm32_cpu/instruction_unit/pc_x [26]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux93 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux933  (
    .I0(\lm32_cpu/instruction_unit/mux931_9247 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [26]),
    .I5(\lm32_cpu/instruction_unit/mux93 ),
    .O(\lm32_cpu/instruction_unit/pc_a [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux951  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [27]),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/pc_x [27]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux95 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux953  (
    .I0(\lm32_cpu/instruction_unit/mux951_9249 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [27]),
    .I5(\lm32_cpu/instruction_unit/mux95 ),
    .O(\lm32_cpu/instruction_unit/pc_a [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux971  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [28]),
    .I3(\lm32_cpu/instruction_unit/pc_f [28]),
    .I4(\lm32_cpu/instruction_unit/pc_x [28]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux97 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux973  (
    .I0(\lm32_cpu/instruction_unit/mux971_9251 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [28]),
    .I5(\lm32_cpu/instruction_unit/mux97 ),
    .O(\lm32_cpu/instruction_unit/pc_a [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux991  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [29]),
    .I3(\lm32_cpu/instruction_unit/pc_f [29]),
    .I4(\lm32_cpu/instruction_unit/pc_x [29]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux99 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux993  (
    .I0(\lm32_cpu/instruction_unit/mux991_9253 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_6868 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [29]),
    .I5(\lm32_cpu/instruction_unit/mux99 ),
    .O(\lm32_cpu/instruction_unit/pc_a [29])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .O(N756)
  );
  LUT6 #(
    .INIT ( 64'h2A1A2A1A2A1AAA9A ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I3(N756),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_6134 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_7257 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(N758)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I3(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I4(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I5(N758),
    .O(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .O(N760)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAAAAA ))
  \lm32_cpu/load_store_unit/load_data_w<1>1  (
    .I0(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 ),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N760),
    .I5(\lm32_cpu/load_store_unit/_n0414 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<1>1_7354 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .O(N762)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFEEEEEEE ))
  \lm32_cpu/load_store_unit/load_data_w<17>2  (
    .I0(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I2(\lm32_cpu/load_store_unit/load_data_w<25>31 ),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(N762),
    .I5(\lm32_cpu/load_store_unit/_n0404 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>2_7355 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_SW0  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(N766)
  );
  LUT6 #(
    .INIT ( 64'hFF8AAA8AAA8AAA8A ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I4(\lm32_cpu/load_store_unit/dcache_refill_ready_7511 ),
    .I5(N766),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_7696 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I3(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_9259 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEAEBFAE ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I2(\lm32_cpu/dflush_m_6308 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_9259 ),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_9260 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/shifter/Sh30_SW0  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/operand_0_x [0]),
    .O(N768)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/shifter/Sh30  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(N768),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh30_7869 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1281  (
    .I0(\lm32_cpu/direction_x_6397 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_0_x [29]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_0_x [0]),
    .O(\lm32_cpu/shifter/Sh1281_9262 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1282  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh110 ),
    .I3(\lm32_cpu/shifter/Sh810 ),
    .I4(\lm32_cpu/shifter/Sh710 ),
    .I5(\lm32_cpu/shifter/Sh1281_9262 ),
    .O(\lm32_cpu/shifter/Sh1282_9263 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1283  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh641 ),
    .I3(\lm32_cpu/shifter/Sh801 ),
    .I4(\lm32_cpu/shifter/Sh761 ),
    .I5(\lm32_cpu/shifter/Sh1282_9263 ),
    .O(\lm32_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh143  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh791 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N770),
    .I5(\lm32_cpu/shifter/Sh751 ),
    .O(\lm32_cpu/shifter/Sh143_7846 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh142  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh781 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N772),
    .I5(\lm32_cpu/shifter/Sh741 ),
    .O(\lm32_cpu/shifter/Sh142_7847 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh141  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh771 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N774),
    .I5(\lm32_cpu/shifter/Sh731 ),
    .O(\lm32_cpu/shifter/Sh141_7848 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh140  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh761 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N776),
    .I5(\lm32_cpu/shifter/Sh721 ),
    .O(\lm32_cpu/shifter/Sh140_7849 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N778)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh751 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh711 ),
    .I4(N778),
    .O(\lm32_cpu/shifter/Sh139_7850 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh30_7869 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N780)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh741 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh701 ),
    .I4(N780),
    .O(\lm32_cpu/shifter/Sh138_7851 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \lm32_cpu/shifter/Sh129_SW0  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh111 ),
    .I3(\lm32_cpu/shifter/Sh102 ),
    .I4(\lm32_cpu/shifter/Sh810 ),
    .I5(\lm32_cpu/shifter/Sh110 ),
    .O(N782)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh129  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh651 ),
    .I5(N782),
    .O(\lm32_cpu/shifter/Sh129_7860 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh29 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N784)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh731 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh691 ),
    .I4(N784),
    .O(\lm32_cpu/shifter/Sh137_7852 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \lm32_cpu/shifter/Sh131_SW0  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh32 ),
    .I3(\lm32_cpu/shifter/Sh112 ),
    .I4(\lm32_cpu/shifter/Sh101 ),
    .I5(\lm32_cpu/shifter/Sh210 ),
    .O(N786)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh131  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh671 ),
    .I5(N786),
    .O(\lm32_cpu/shifter/Sh131_7858 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \lm32_cpu/shifter/Sh130_SW0  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh210 ),
    .I3(\lm32_cpu/shifter/Sh101 ),
    .I4(\lm32_cpu/shifter/Sh102 ),
    .I5(\lm32_cpu/shifter/Sh111 ),
    .O(N788)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \lm32_cpu/shifter/Sh130  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh661 ),
    .I5(N788),
    .O(\lm32_cpu/shifter/Sh130_7859 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N790)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8FFFFFFFFFF ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I2(N790),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012311  (
    .I0(\lm32_cpu/mc_arithmetic/b [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/b [23]),
    .I4(\lm32_cpu/mc_arithmetic/b [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n01231 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012312  (
    .I0(\lm32_cpu/mc_arithmetic/b [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [18]),
    .I4(\lm32_cpu/mc_arithmetic/b [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012311_9276 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012313  (
    .I0(\lm32_cpu/mc_arithmetic/b [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [12]),
    .I4(\lm32_cpu/mc_arithmetic/b [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012312_9277 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012314  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n012312_9277 ),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n012311_9276 ),
    .I2(\lm32_cpu/mc_arithmetic/b [0]),
    .I3(\lm32_cpu/mc_arithmetic/Mmux__n01231 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012313_9278 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012315  (
    .I0(\lm32_cpu/mc_arithmetic/b [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/b [5]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012314_9279 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012316  (
    .I0(\lm32_cpu/mc_arithmetic/b [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [29]),
    .I4(\lm32_cpu/mc_arithmetic/b [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n012315_9280 )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/valid_d_6547 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFBFFFF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(N794)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(N794),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/eret_d )
  );
  LUT5 #(
    .INIT ( 32'hDED6FEF7 ))
  \lm32_cpu/decoder/Mmux_immediate102_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N798)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/decoder/Mmux_immediate102  (
    .I0(\lm32_cpu/decoder/Mmux_immediate101 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(N798),
    .O(\lm32_cpu/decoder/Mmux_immediate102_8367 )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_8),
    .I(base50_clk)
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_2)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_202),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_203),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_204),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_188),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_189),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_190),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_191),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_192),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_193),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_194),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_195),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_196),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_197),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_198),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_199),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_200),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_201),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_89),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_88),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_2211),
    .O(serial_tx)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_205),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_206),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_207),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_208),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_210),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_209),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_busy (
    .C(sys_clk),
    .D(uart_phy_rx_busy_glue_set_9314),
    .R(sys_rst),
    .Q(uart_phy_rx_busy_47)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(sdram_cmd_payload_ras_glue_set_9315),
    .R(sys_rst),
    .Q(sdram_cmd_payload_ras_1223)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_pending (
    .C(sys_clk),
    .D(uart_tx_pending_glue_set_9316),
    .R(sys_rst),
    .Q(uart_tx_pending_2212)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_tx_busy (
    .C(sys_clk),
    .D(uart_phy_tx_busy_glue_set_9317),
    .R(sys_rst),
    .Q(uart_phy_tx_busy_2210)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_readable (
    .C(sys_clk),
    .D(uart_rx_fifo_readable_glue_set_9318),
    .R(sys_rst),
    .Q(uart_rx_fifo_readable_2215)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_pending (
    .C(sys_clk),
    .D(uart_rx_pending_glue_set_9319),
    .R(sys_rst),
    .Q(uart_rx_pending_2213)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_ready_glue_rst_9320),
    .S(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_ready_2218)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_pending (
    .C(sys_clk),
    .D(timer0_zero_pending_glue_set_9321),
    .R(sys_rst),
    .Q(timer0_zero_pending_2216)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine0_trccon_ready_glue_rst_9322),
    .S(sys_rst),
    .Q(sdram_bankmachine0_trccon_ready_2220)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine0_trascon_ready_glue_rst_9323),
    .S(sys_rst),
    .Q(sdram_bankmachine0_trascon_ready_2221)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine1_trascon_ready_glue_rst_9324),
    .S(sys_rst),
    .Q(sdram_bankmachine1_trascon_ready_2226)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_ready_glue_rst_9325),
    .S(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_ready_2223)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine1_trccon_ready_glue_rst_9326),
    .S(sys_rst),
    .Q(sdram_bankmachine1_trccon_ready_2225)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine2_trccon_ready_glue_rst_9327),
    .S(sys_rst),
    .Q(sdram_bankmachine2_trccon_ready_2230)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_ready_glue_rst_9328),
    .S(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_ready_2228)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine2_trascon_ready_glue_rst_9329),
    .S(sys_rst),
    .Q(sdram_bankmachine2_trascon_ready_2231)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_ready_glue_rst_9330),
    .S(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_ready_2233)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine3_trccon_ready_glue_rst_9331),
    .S(sys_rst),
    .Q(sdram_bankmachine3_trccon_ready_2235)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine4_twtpcon_ready_glue_rst_9332),
    .S(sys_rst),
    .Q(sdram_bankmachine4_twtpcon_ready_2238)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine3_trascon_ready_glue_rst_9333),
    .S(sys_rst),
    .Q(sdram_bankmachine3_trascon_ready_2236)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine4_trccon_ready_glue_rst_9334),
    .S(sys_rst),
    .Q(sdram_bankmachine4_trccon_ready_2240)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine4_trascon_ready_glue_rst_9335),
    .S(sys_rst),
    .Q(sdram_bankmachine4_trascon_ready_2241)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine5_trascon_ready_glue_rst_9336),
    .S(sys_rst),
    .Q(sdram_bankmachine5_trascon_ready_2246)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine5_twtpcon_ready_glue_rst_9337),
    .S(sys_rst),
    .Q(sdram_bankmachine5_twtpcon_ready_2243)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine5_trccon_ready_glue_rst_9338),
    .S(sys_rst),
    .Q(sdram_bankmachine5_trccon_ready_2245)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine6_trccon_ready_glue_rst_9339),
    .S(sys_rst),
    .Q(sdram_bankmachine6_trccon_ready_2250)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine6_twtpcon_ready_glue_rst_9340),
    .S(sys_rst),
    .Q(sdram_bankmachine6_twtpcon_ready_2248)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine7_twtpcon_ready_glue_rst_9341),
    .S(sys_rst),
    .Q(sdram_bankmachine7_twtpcon_ready_2253)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine6_trascon_ready_glue_rst_9342),
    .S(sys_rst),
    .Q(sdram_bankmachine6_trascon_ready_2251)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_trrdcon_ready (
    .C(sys_clk),
    .D(sdram_trrdcon_ready_glue_rst_9343),
    .S(sys_rst),
    .Q(sdram_trrdcon_ready_2265)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine7_trccon_ready_glue_rst_9344),
    .S(sys_rst),
    .Q(sdram_bankmachine7_trccon_ready_2255)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine7_trascon_ready_glue_rst_9345),
    .S(sys_rst),
    .Q(sdram_bankmachine7_trascon_ready_2256)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_twtrcon_ready (
    .C(sys_clk),
    .D(sdram_twtrcon_ready_glue_rst_9346),
    .S(sys_rst),
    .Q(sdram_twtrcon_ready_2266)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_9347),
    .R(sys_rst),
    .Q(basesoc_grant_2267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_readable (
    .C(sys_clk),
    .D(uart_tx_fifo_readable_glue_set_9348),
    .R(sys_rst),
    .Q(uart_tx_fifo_readable_2214)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_9559),
    .I1(half_rate_phy_record0_reset_n_BRB1_9560),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_9561),
    .I1(half_rate_phy_record0_reset_n_BRB1_9560),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_9562),
    .I1(half_rate_phy_record0_reset_n_BRB1_9560),
    .O(half_rate_phy_record0_cke)
  );
  FDS   serial_tx_7391 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_9349),
    .S(sys_rst),
    .Q(serial_tx_OBUF_2211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine0_row_opened_glue_set_9350),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row_opened_2217)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine1_row_opened_glue_set_9351),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row_opened_2222)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine2_row_opened_glue_set_9352),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row_opened_2227)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine3_row_opened_glue_set_9353),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row_opened_2232)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine4_row_opened_glue_set_9354),
    .R(sys_rst),
    .Q(sdram_bankmachine4_row_opened_2237)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine5_row_opened_glue_set_9355),
    .R(sys_rst),
    .Q(sdram_bankmachine5_row_opened_2242)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine6_row_opened_glue_set_9356),
    .R(sys_rst),
    .Q(sdram_bankmachine6_row_opened_2247)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine7_row_opened_glue_set_9357),
    .R(sys_rst),
    .Q(sdram_bankmachine7_row_opened_2252)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine0_trccon_count_0_glue_set_9358),
    .R(sys_rst),
    .Q(sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine0_trccon_count_1_glue_set_9359),
    .R(sys_rst),
    .Q(sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine2_trccon_count_0_glue_set_9360),
    .R(sys_rst),
    .Q(sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine2_trccon_count_1_glue_set_9361),
    .R(sys_rst),
    .Q(sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine1_trccon_count_0_glue_set_9362),
    .R(sys_rst),
    .Q(sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine1_trccon_count_1_glue_set_9363),
    .R(sys_rst),
    .Q(sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine5_trccon_count_0_glue_set_9364),
    .R(sys_rst),
    .Q(sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine5_trccon_count_1_glue_set_9365),
    .R(sys_rst),
    .Q(sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine4_trccon_count_0_glue_set_9366),
    .R(sys_rst),
    .Q(sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine4_trccon_count_1_glue_set_9367),
    .R(sys_rst),
    .Q(sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine3_trccon_count_0_glue_set_9368),
    .R(sys_rst),
    .Q(sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine3_trccon_count_1_glue_set_9369),
    .R(sys_rst),
    .Q(sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine6_trccon_count_0_glue_set_9370),
    .R(sys_rst),
    .Q(sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine6_trccon_count_1_glue_set_9371),
    .R(sys_rst),
    .Q(sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine7_trccon_count_0_glue_set_9372),
    .R(sys_rst),
    .Q(sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine7_trccon_count_1_glue_set_9373),
    .R(sys_rst),
    .Q(sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_trrdcon_count (
    .C(sys_clk),
    .D(sdram_trrdcon_count_glue_set_9374),
    .R(sys_rst),
    .Q(sdram_trrdcon_count_2264)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_0 (
    .C(sys_clk),
    .D(sdram_time0_0_glue_set_9375),
    .R(sys_rst),
    .Q(sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_1 (
    .C(sys_clk),
    .D(sdram_time0_1_glue_set_9376),
    .R(sys_rst),
    .Q(sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_2 (
    .C(sys_clk),
    .D(sdram_time0_2_glue_set_9377),
    .R(sys_rst),
    .Q(sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_3 (
    .C(sys_clk),
    .D(sdram_time0_3_glue_set_9378),
    .R(sys_rst),
    .Q(sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_4 (
    .C(sys_clk),
    .D(sdram_time0_4_glue_set_9379),
    .R(sys_rst),
    .Q(sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_0 (
    .C(sys_clk),
    .D(sdram_time1_0_glue_set_9380),
    .R(sys_rst),
    .Q(sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_1 (
    .C(sys_clk),
    .D(sdram_time1_1_glue_set_9381),
    .R(sys_rst),
    .Q(sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_2 (
    .C(sys_clk),
    .D(sdram_time1_2_glue_set_9382),
    .R(sys_rst),
    .Q(sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_3 (
    .C(sys_clk),
    .D(sdram_time1_3_glue_set_9383),
    .R(sys_rst),
    .Q(sdram_time1[3])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_9384 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/write_enable_m_6283 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_9385 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_467 )
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_9386 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_9387 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_9388 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_9389 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/d_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_9391 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_cyc_o_468 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_9393 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_6719 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/_n0361_inv ),
    .I1(\lm32_cpu/load_store_unit/stall_wb_load_6719 ),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_9392 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_9394 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_469 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_rt  (
    .I0(timer0_value[0]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_cy<0>_rt_9395 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<1>_rt  (
    .I0(sdram_bandwidth_counter_0_2310),
    .O(\Madd_n5802_cy<1>_rt_9396 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<2>_rt  (
    .I0(sdram_bandwidth_counter_1_2309),
    .O(\Madd_n5802_cy<2>_rt_9397 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<3>_rt  (
    .I0(sdram_bandwidth_counter_2_2308),
    .O(\Madd_n5802_cy<3>_rt_9398 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<4>_rt  (
    .I0(sdram_bandwidth_counter_3_2307),
    .O(\Madd_n5802_cy<4>_rt_9399 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<5>_rt  (
    .I0(sdram_bandwidth_counter_4_2306),
    .O(\Madd_n5802_cy<5>_rt_9400 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<6>_rt  (
    .I0(sdram_bandwidth_counter_5_2305),
    .O(\Madd_n5802_cy<6>_rt_9401 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<7>_rt  (
    .I0(sdram_bandwidth_counter_6_2304),
    .O(\Madd_n5802_cy<7>_rt_9402 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<8>_rt  (
    .I0(sdram_bandwidth_counter_7_2303),
    .O(\Madd_n5802_cy<8>_rt_9403 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<9>_rt  (
    .I0(sdram_bandwidth_counter_8_2302),
    .O(\Madd_n5802_cy<9>_rt_9404 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<10>_rt  (
    .I0(sdram_bandwidth_counter_9_2301),
    .O(\Madd_n5802_cy<10>_rt_9405 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<11>_rt  (
    .I0(sdram_bandwidth_counter_10_2300),
    .O(\Madd_n5802_cy<11>_rt_9406 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<12>_rt  (
    .I0(sdram_bandwidth_counter_11_2299),
    .O(\Madd_n5802_cy<12>_rt_9407 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<13>_rt  (
    .I0(sdram_bandwidth_counter_12_2298),
    .O(\Madd_n5802_cy<13>_rt_9408 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<14>_rt  (
    .I0(sdram_bandwidth_counter_13_2297),
    .O(\Madd_n5802_cy<14>_rt_9409 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<15>_rt  (
    .I0(sdram_bandwidth_counter_14_2296),
    .O(\Madd_n5802_cy<15>_rt_9410 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<16>_rt  (
    .I0(sdram_bandwidth_counter_15_2295),
    .O(\Madd_n5802_cy<16>_rt_9411 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<17>_rt  (
    .I0(sdram_bandwidth_counter_16_2294),
    .O(\Madd_n5802_cy<17>_rt_9412 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<18>_rt  (
    .I0(sdram_bandwidth_counter_17_2293),
    .O(\Madd_n5802_cy<18>_rt_9413 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<19>_rt  (
    .I0(sdram_bandwidth_counter_18_2292),
    .O(\Madd_n5802_cy<19>_rt_9414 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<20>_rt  (
    .I0(sdram_bandwidth_counter_19_2291),
    .O(\Madd_n5802_cy<20>_rt_9415 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<21>_rt  (
    .I0(sdram_bandwidth_counter_20_2290),
    .O(\Madd_n5802_cy<21>_rt_9416 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<22>_rt  (
    .I0(sdram_bandwidth_counter_21_2289),
    .O(\Madd_n5802_cy<22>_rt_9417 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n5802_cy<23>_rt  (
    .I0(sdram_bandwidth_counter_22_2288),
    .O(\Madd_n5802_cy<23>_rt_9418 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_por_cy<0>_rt  (
    .I0(por[0]),
    .O(\Mcount_por_cy<0>_rt_9419 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<1>_rt  (
    .I0(ctrl_bus_errors[1]),
    .O(\Mcount_ctrl_bus_errors_cy<1>_rt_9420 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<2>_rt  (
    .I0(ctrl_bus_errors[2]),
    .O(\Mcount_ctrl_bus_errors_cy<2>_rt_9421 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<3>_rt  (
    .I0(ctrl_bus_errors[3]),
    .O(\Mcount_ctrl_bus_errors_cy<3>_rt_9422 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<4>_rt  (
    .I0(ctrl_bus_errors[4]),
    .O(\Mcount_ctrl_bus_errors_cy<4>_rt_9423 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<5>_rt  (
    .I0(ctrl_bus_errors[5]),
    .O(\Mcount_ctrl_bus_errors_cy<5>_rt_9424 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<6>_rt  (
    .I0(ctrl_bus_errors[6]),
    .O(\Mcount_ctrl_bus_errors_cy<6>_rt_9425 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<7>_rt  (
    .I0(ctrl_bus_errors[7]),
    .O(\Mcount_ctrl_bus_errors_cy<7>_rt_9426 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<8>_rt  (
    .I0(ctrl_bus_errors[8]),
    .O(\Mcount_ctrl_bus_errors_cy<8>_rt_9427 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<9>_rt  (
    .I0(ctrl_bus_errors[9]),
    .O(\Mcount_ctrl_bus_errors_cy<9>_rt_9428 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<10>_rt  (
    .I0(ctrl_bus_errors[10]),
    .O(\Mcount_ctrl_bus_errors_cy<10>_rt_9429 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<11>_rt  (
    .I0(ctrl_bus_errors[11]),
    .O(\Mcount_ctrl_bus_errors_cy<11>_rt_9430 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<12>_rt  (
    .I0(ctrl_bus_errors[12]),
    .O(\Mcount_ctrl_bus_errors_cy<12>_rt_9431 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<13>_rt  (
    .I0(ctrl_bus_errors[13]),
    .O(\Mcount_ctrl_bus_errors_cy<13>_rt_9432 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<14>_rt  (
    .I0(ctrl_bus_errors[14]),
    .O(\Mcount_ctrl_bus_errors_cy<14>_rt_9433 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<15>_rt  (
    .I0(ctrl_bus_errors[15]),
    .O(\Mcount_ctrl_bus_errors_cy<15>_rt_9434 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<16>_rt  (
    .I0(ctrl_bus_errors[16]),
    .O(\Mcount_ctrl_bus_errors_cy<16>_rt_9435 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<17>_rt  (
    .I0(ctrl_bus_errors[17]),
    .O(\Mcount_ctrl_bus_errors_cy<17>_rt_9436 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<18>_rt  (
    .I0(ctrl_bus_errors[18]),
    .O(\Mcount_ctrl_bus_errors_cy<18>_rt_9437 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<19>_rt  (
    .I0(ctrl_bus_errors[19]),
    .O(\Mcount_ctrl_bus_errors_cy<19>_rt_9438 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<20>_rt  (
    .I0(ctrl_bus_errors[20]),
    .O(\Mcount_ctrl_bus_errors_cy<20>_rt_9439 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<21>_rt  (
    .I0(ctrl_bus_errors[21]),
    .O(\Mcount_ctrl_bus_errors_cy<21>_rt_9440 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<22>_rt  (
    .I0(ctrl_bus_errors[22]),
    .O(\Mcount_ctrl_bus_errors_cy<22>_rt_9441 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<23>_rt  (
    .I0(ctrl_bus_errors[23]),
    .O(\Mcount_ctrl_bus_errors_cy<23>_rt_9442 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<24>_rt  (
    .I0(ctrl_bus_errors[24]),
    .O(\Mcount_ctrl_bus_errors_cy<24>_rt_9443 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<25>_rt  (
    .I0(ctrl_bus_errors[25]),
    .O(\Mcount_ctrl_bus_errors_cy<25>_rt_9444 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<26>_rt  (
    .I0(ctrl_bus_errors[26]),
    .O(\Mcount_ctrl_bus_errors_cy<26>_rt_9445 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<27>_rt  (
    .I0(ctrl_bus_errors[27]),
    .O(\Mcount_ctrl_bus_errors_cy<27>_rt_9446 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<28>_rt  (
    .I0(ctrl_bus_errors[28]),
    .O(\Mcount_ctrl_bus_errors_cy<28>_rt_9447 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<29>_rt  (
    .I0(ctrl_bus_errors[29]),
    .O(\Mcount_ctrl_bus_errors_cy<29>_rt_9448 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<30>_rt  (
    .I0(ctrl_bus_errors[30]),
    .O(\Mcount_ctrl_bus_errors_cy<30>_rt_9449 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_9450 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_9451 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_9452 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/cc [27]),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_9453 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_9454 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_9455 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_9456 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_9457 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_9458 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_9459 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_9460 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_9461 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_9462 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/cc [17]),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_9463 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_9464 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_9465 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_9466 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_9467 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_9468 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_9469 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_9470 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_9471 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/cc [8]),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_9472 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_9473 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_9474 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_9475 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_9476 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_9477 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_9478 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/cc [1]),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_9479 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_9480 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_9481 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_9482 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_9483 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_9484 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_9485 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_9486 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_9487 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_9488 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_9489 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_9490 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_9491 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_9492 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_9493 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_9494 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_9495 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_9496 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_9497 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_9498 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_9499 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_9500 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_9501 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_9502 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_9503 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_9504 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_9505 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_9506 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_9507 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_9508 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_9509 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_xor<31>_rt  (
    .I0(ctrl_bus_errors[31]),
    .O(\Mcount_ctrl_bus_errors_xor<31>_rt_9510 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_9511 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_9512 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_ack (
    .C(sys_clk),
    .D(bus_wishbone_ack_rstpot_9513),
    .R(sys_rst),
    .Q(bus_wishbone_ack_1327)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(timer0_eventmanager_storage_full_rstpot_9514),
    .R(sys_rst),
    .Q(timer0_eventmanager_storage_full_2170)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_en_storage_full (
    .C(sys_clk),
    .D(timer0_en_storage_full_rstpot_9515),
    .R(sys_rst),
    .Q(timer0_en_storage_full_2169)
  );
  FDR   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_m_rstpot_9516 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/valid_m_6545 )
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_9517 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/valid_d_6547 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_9518 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/valid_x_6546 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_9519 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/ie_6832 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_9520 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/interrupt_unit/eie_6833 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_9521 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_7475 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_rstpot_9522 ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/valid_f_6284 )
  );
  FD #(
    .INIT ( 1'b0 ))
  sram_bus_ack (
    .C(sys_clk),
    .D(sram_bus_ack_rstpot_9523),
    .Q(sram_bus_ack_852)
  );
  FD #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_we (
    .C(sys_clk),
    .D(sdram_cmd_payload_we_rstpot_9524),
    .Q(sdram_cmd_payload_we_1114)
  );
  FD #(
    .INIT ( 1'b0 ))
  interface_we (
    .C(sys_clk),
    .D(interface_we_rstpot_9525),
    .Q(interface_we_1233)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_BRB0_9563),
    .I1(half_rate_phy_phase_sel_BRB1_9564),
    .O(half_rate_phy_phase_sel)
  );
  FD   \lm32_cpu/dflush_m  (
    .C(sys_clk),
    .D(\lm32_cpu/dflush_m_rstpot1_9526 ),
    .Q(\lm32_cpu/dflush_m_6308 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB  (
    .C(sys_clk),
    .D(N816),
    .R(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N817),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB (
    .C(sys_clk),
    .D(N818),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB (
    .C(sys_clk),
    .D(N819),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB (
    .C(sys_clk),
    .D(N820),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n112321_FRB (
    .C(sys_clk),
    .D(N821),
    .R(sys_rst),
    .Q(_n112321_FRB_3219)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(sdram_dfi_p0_cas_n_1216),
    .I1(sdram_phaseinjector0_command_storage_full[2]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N822)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(sdram_dfi_p1_cas_n_1219),
    .I1(sdram_phaseinjector1_command_storage_full[2]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N824)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(sdram_dfi_p0_ras_n_1217),
    .I1(sdram_phaseinjector0_command_storage_full[3]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N826)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record0_cas_n_BRB1_9543),
    .I2(half_rate_phy_record0_ras_n_BRB2_9551),
    .I3(half_rate_phy_record0_ras_n_BRB3_9552),
    .I4(half_rate_phy_record0_cas_n_BRB4_9546),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(sdram_dfi_p0_we_n_1218),
    .I1(sdram_phaseinjector0_command_storage_full[1]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N828)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record0_cas_n_BRB1_9543),
    .I2(half_rate_phy_record0_we_n_BRB2_9553),
    .I3(half_rate_phy_record0_we_n_BRB3_9554),
    .I4(half_rate_phy_record0_cas_n_BRB4_9546),
    .O(half_rate_phy_record0_we_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(sdram_dfi_p1_ras_n_1220),
    .I1(sdram_phaseinjector1_command_storage_full[3]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N830)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record1_cas_n_BRB1_9547),
    .I2(half_rate_phy_record1_ras_n_BRB2_9555),
    .I3(half_rate_phy_record1_ras_n_BRB3_9556),
    .I4(half_rate_phy_record1_cas_n_BRB4_9550),
    .O(half_rate_phy_record1_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(sdram_dfi_p1_we_n_1221),
    .I1(sdram_phaseinjector1_command_storage_full[1]),
    .I2(sdram_storage_full_0_2_9708),
    .O(N832)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record1_cas_n_BRB1_9547),
    .I2(half_rate_phy_record1_we_n_BRB2_9557),
    .I3(half_rate_phy_record1_we_n_BRB3_9558),
    .I4(half_rate_phy_record1_cas_n_BRB4_9550),
    .O(half_rate_phy_record1_we_n)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  sdram_phaseinjector2_command_issue_re1 (
    .I0(interface_we_3_9722),
    .I1(_n112321_FRB_3219),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3_9723 ),
    .O(sdram_phaseinjector2_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h0080000000000000 ))
  sdram_phaseinjector3_command_issue_re1 (
    .I0(interface_adr_5_1_9718),
    .I1(interface_we_2_9719),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_2_9720 ),
    .I3(interface_adr_2_1_9711),
    .I4(interface_adr_3_1_9712),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(sdram_phaseinjector3_command_issue_re)
  );
  LUT5 #(
    .INIT ( 32'hF007F00F ))
  _n96131 (
    .I0(interface_we_3_9722),
    .I1(_n111931_FRB_3218),
    .I2(phase_sel_2_9707),
    .I3(sdram_storage_full_0_2_9708),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3_9723 ),
    .O(_n9613)
  );
  LUT5 #(
    .INIT ( 32'hF007F00F ))
  _n95951 (
    .I0(interface_we_3_9722),
    .I1(_n111541_FRB_3222),
    .I2(phase_sel_2_9707),
    .I3(sdram_storage_full_0_2_9708),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3_9723 ),
    .O(_n9595)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n111931_FRB (
    .C(sys_clk),
    .D(N837),
    .R(sys_rst),
    .Q(_n111931_FRB_3218)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n111541_FRB (
    .C(sys_clk),
    .D(N838),
    .R(sys_rst),
    .Q(_n111541_FRB_3222)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_9541)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_5_9721),
    .Q(half_rate_phy_record0_cas_n_BRB0_9542)
  );
  FD   half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_cas_n_BRB1_9543)
  );
  FD   half_rate_phy_record0_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector2_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB2_9544)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N822),
    .Q(half_rate_phy_record0_cas_n_BRB3_9545)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n9595),
    .Q(half_rate_phy_record0_cas_n_BRB4_9546)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_9547)
  );
  FD   half_rate_phy_record1_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector3_command_storage_full[2]),
    .Q(half_rate_phy_record1_cas_n_BRB2_9548)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N824),
    .Q(half_rate_phy_record1_cas_n_BRB3_9549)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n9613),
    .Q(half_rate_phy_record1_cas_n_BRB4_9550)
  );
  FD   half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector2_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB2_9551)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N826),
    .Q(half_rate_phy_record0_ras_n_BRB3_9552)
  );
  FD   half_rate_phy_record0_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector2_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB2_9553)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N828),
    .Q(half_rate_phy_record0_we_n_BRB3_9554)
  );
  FD   half_rate_phy_record1_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector3_command_storage_full[3]),
    .Q(half_rate_phy_record1_ras_n_BRB2_9555)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N830),
    .Q(half_rate_phy_record1_ras_n_BRB3_9556)
  );
  FD   half_rate_phy_record1_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(sdram_phaseinjector3_command_storage_full[1]),
    .Q(half_rate_phy_record1_we_n_BRB2_9557)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N832),
    .Q(half_rate_phy_record1_we_n_BRB3_9558)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_9559)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB1 (
    .C(sdram_half_clk),
    .D(sdram_storage_full_0_5_9717),
    .Q(half_rate_phy_record0_reset_n_BRB1_9560)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_9561)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_9562)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_phase_sel_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1511_o1_4702),
    .Q(half_rate_phy_phase_sel_BRB0_9563)
  );
  FD   half_rate_phy_phase_sel_BRB1 (
    .C(sdram_half_clk),
    .D(Result2),
    .Q(half_rate_phy_phase_sel_BRB1_9564)
  );
  FDSE   \lm32_cpu/w_result_sel_mul_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB0_9565 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/w_result_sel_mul_x ),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB1_9566 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_6400 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_9567 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_9568 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_9569 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_9570)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_512_o7_8794),
    .Q(new_master_wdata_ready0_BRB1_9571)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_512_o8_8795),
    .Q(new_master_wdata_ready0_BRB2_9572)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_512_o9_8796),
    .Q(new_master_wdata_ready0_BRB3_9573)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_512_o5_8792),
    .Q(new_master_wdata_ready0_BRB4_9574)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_512_o6_8793),
    .Q(new_master_wdata_ready0_BRB5_9575)
  );
  FDSE   \lm32_cpu/m_result_sel_shift_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB0_9576 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB1_9577 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB2_9578 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB3_9579 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB4_9580 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB1_9581 )
  );
  FDRE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/branch_x_BRB0_9582 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB1_9583 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB4_9584 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  half_rate_phy_dfi_p1_wrdata_en1_SW0 (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_1_9710 ),
    .I1(interface_we_1_9709),
    .I2(_n111931_FRB_3218),
    .O(N924)
  );
  LUT6 #(
    .INIT ( 64'hAAEEAAFAAAEEAAAA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_235),
    .I1(sdram_dfi_p1_wrdata_en_1152),
    .I2(sdram_phaseinjector1_command_storage_full[4]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(N924),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  FDSE   \lm32_cpu/w_result_sel_mul_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_lm32_reset_OR_712_o),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB0_9586 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/decoder/load1_8365 ),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB2_9587 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_9570),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_9588)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_9588),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_9589)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_9589),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_9601)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N986),
    .Q(new_master_rdata_valid3_BRB1_9602)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N987),
    .Q(new_master_rdata_valid3_BRB2_9603)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N988),
    .Q(new_master_rdata_valid3_BRB3_9604)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N989),
    .Q(new_master_rdata_valid3_BRB4_9605)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N990),
    .Q(new_master_rdata_valid3_BRB5_9606)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N995),
    .Q(new_master_rdata_valid2_BRB6_9607)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N996),
    .Q(new_master_rdata_valid2_BRB7_9608)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N997),
    .Q(new_master_rdata_valid2_BRB8_9609)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N998),
    .Q(new_master_rdata_valid2_BRB9_9610)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N1003),
    .Q(half_rate_phy_rddata_sr_1_BRB4_9615)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N1004),
    .Q(half_rate_phy_rddata_sr_1_BRB5_9616)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_9675),
    .Q(wr_data_en_d_235)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_8),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(_n10257_inv),
    .I1(sdram_bankmachine0_cmd_payload_is_write),
    .I2(sdram_bankmachine0_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine0_cmd_valid),
    .I5(sdram_bankmachine0_twtpcon_ready_2218),
    .O(sdram_bankmachine0_twtpcon_ready_glue_rst_9320)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(_n10267_inv),
    .I1(sdram_bankmachine1_cmd_payload_is_write),
    .I2(sdram_bankmachine1_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine1_cmd_valid),
    .I5(sdram_bankmachine1_twtpcon_ready_2223),
    .O(sdram_bankmachine1_twtpcon_ready_glue_rst_9325)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(_n10277_inv),
    .I1(sdram_bankmachine2_cmd_payload_is_write),
    .I2(sdram_bankmachine2_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(sdram_bankmachine2_twtpcon_ready_2228),
    .O(sdram_bankmachine2_twtpcon_ready_glue_rst_9328)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(_n10287_inv),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine3_cmd_valid),
    .I5(sdram_bankmachine3_twtpcon_ready_2233),
    .O(sdram_bankmachine3_twtpcon_ready_glue_rst_9330)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(_n10297_inv),
    .I1(sdram_bankmachine4_cmd_payload_is_write),
    .I2(sdram_bankmachine4_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine4_cmd_valid),
    .I5(sdram_bankmachine4_twtpcon_ready_2238),
    .O(sdram_bankmachine4_twtpcon_ready_glue_rst_9332)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(_n10307_inv),
    .I1(sdram_bankmachine5_cmd_payload_is_write),
    .I2(sdram_bankmachine5_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine5_cmd_valid),
    .I5(sdram_bankmachine5_twtpcon_ready_2243),
    .O(sdram_bankmachine5_twtpcon_ready_glue_rst_9337)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(_n10317_inv),
    .I1(sdram_bankmachine6_cmd_payload_is_write),
    .I2(sdram_bankmachine6_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine6_cmd_valid),
    .I5(sdram_bankmachine6_twtpcon_ready_2248),
    .O(sdram_bankmachine6_twtpcon_ready_glue_rst_9340)
  );
  LUT6 #(
    .INIT ( 64'hFF3FFFFFAA2AAAAA ))
  sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(_n10327_inv),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine7_cmd_ready),
    .I3(sys_rst),
    .I4(sdram_bankmachine7_cmd_valid),
    .I5(sdram_bankmachine7_twtpcon_ready_2253),
    .O(sdram_bankmachine7_twtpcon_ready_glue_rst_9341)
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  sdram_twtrcon_ready_glue_rst (
    .I0(_n10339_inv),
    .I1(rhs_array_muxed10),
    .I2(sys_rst),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o),
    .I4(sdram_twtrcon_ready_2266),
    .O(sdram_twtrcon_ready_glue_rst_9346)
  );
  LUT6 #(
    .INIT ( 64'h10BA101010101010 ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/valid_d_6547 ),
    .I3(\lm32_cpu/kill_x ),
    .I4(\lm32_cpu/valid_x_6546 ),
    .I5(\lm32_cpu/stall_x ),
    .O(\lm32_cpu/valid_x_rstpot_9518 )
  );
  LUT6 #(
    .INIT ( 64'hF7A2F7F7F7A2F7A2 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(lm32_dbus_ack),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_1081_o ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/store_q_m ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_9390 )
  );
  LUT6 #(
    .INIT ( 64'h5151510040404000 ))
  \lm32_cpu/dflush_m_rstpot1  (
    .I0(sys_rst_lm32_reset_OR_712_o),
    .I1(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I2(\lm32_cpu/csr_x[2]_PWR_11_o_equal_186_o ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/dflush_m_6308 ),
    .O(\lm32_cpu/dflush_m_rstpot1_9526 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_6409 ),
    .I2(\lm32_cpu/write_enable_m_6283 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_m_glue_set_9384 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  timer0_zero_pending_glue_set (
    .I0(timer0_zero_trigger_INV_281_o),
    .I1(timer0_zero_old_trigger_980),
    .I2(timer0_zero_clear),
    .I3(timer0_zero_pending_2216),
    .O(timer0_zero_pending_glue_set_9321)
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  uart_tx_pending_glue_set (
    .I0(uart_tx_clear),
    .I1(uart_tx_pending_2212),
    .I2(uart_tx_old_trigger_946),
    .I3(uart_tx_trigger),
    .O(uart_tx_pending_glue_set_9316)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  uart_rx_pending_glue_set (
    .I0(uart_rx_old_trigger_947),
    .I1(uart_rx_fifo_readable_2215),
    .I2(uart_rx_clear),
    .I3(uart_rx_pending_2213),
    .O(uart_rx_pending_glue_set_9319)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \lm32_cpu/valid_d_rstpot_SW0  (
    .I0(\lm32_cpu/valid_f_6284 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/kill_f ),
    .O(N1143)
  );
  LUT6 #(
    .INIT ( 64'h2020202020202075 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/valid_d_6547 ),
    .I3(\lm32_cpu/branch_taken_m_5842 ),
    .I4(\lm32_cpu/icache_refill_request ),
    .I5(N1143),
    .O(\lm32_cpu/valid_d_rstpot_9517 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_3_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_9386 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_2_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_9387 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_1_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_9388 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_0_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_9389 )
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  uart_phy_tx_busy_glue_set (
    .I0(uart_phy_tx_busy_2210),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_623_o11),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .O(uart_phy_tx_busy_glue_set_9317)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  uart_tx_fifo_readable_glue_set (
    .I0(uart_phy_sink_ready_878),
    .I1(uart_tx_fifo_readable_2214),
    .I2(n0057),
    .O(uart_tx_fifo_readable_glue_set_9348)
  );
  LUT6 #(
    .INIT ( 64'h0000000140000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT512  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[4] ),
    .I5(\interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT512_5485 )
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  interface_we_rstpot (
    .I0(basesoc_grant_2267),
    .I1(counter[1]),
    .I2(sys_rst),
    .I3(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .I4(counter[0]),
    .O(interface_we_rstpot_9525)
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_6833 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_2042_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_9520 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_uart_tx_fifo_level0_xor<4>11  (
    .I0(uart_tx_fifo_level0[4]),
    .I1(uart_tx_fifo_wrport_we),
    .I2(Mcount_uart_tx_fifo_level0_lut[3]),
    .I3(uart_tx_fifo_level0[3]),
    .I4(Mcount_uart_tx_fifo_level0_cy[2]),
    .O(\Result<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAEAAAA ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_9392 ),
    .I1(\lm32_cpu/adder_result_x[31] ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/exception_m_6317 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_9393 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_uart_rx_fifo_level0_xor<4>11  (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_wrport_we),
    .I2(Mcount_uart_rx_fifo_level0_lut[3]),
    .I3(uart_rx_fifo_level0[3]),
    .I4(Mcount_uart_rx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  sdram_cmd_payload_ras_glue_set (
    .I0(refresher_state_FSM_FFd2_1234),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(\sdram_generator_counter[5]_GND_1_o_equal_1599_o ),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(multiplexer_state_FSM_FFd1_1274),
    .I5(\sdram_generator_counter[5]_GND_1_o_equal_1600_o ),
    .O(sdram_cmd_payload_ras_glue_set_9315)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  timer0_en_storage_full_rstpot (
    .I0(timer0_en_storage_full_2169),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_734_o),
    .I2(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re1),
    .I3(interface_dat_w[0]),
    .O(timer0_en_storage_full_rstpot_9515)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  wr_data_en_d_rstpot_SW0 (
    .I0(phase_sel_233),
    .I1(sys2x_rst),
    .O(N1145)
  );
  LUT6 #(
    .INIT ( 64'h5140404040404040 ))
  wr_data_en_d_rstpot (
    .I0(N1145),
    .I1(sdram_storage_full[0]),
    .I2(sdram_dfi_p1_wrdata_en_1152),
    .I3(_n111931_FRB_3218),
    .I4(basesoc_csrbankarray_csrbank2_sel_basesoc_csrbankarray_interface2_bank_bus_we_AND_650_o),
    .I5(sdram_phaseinjector1_command_storage_full[4]),
    .O(wr_data_en_d_rstpot_9675)
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine0_row_opened_2217),
    .I1(n0396),
    .I2(sdram_bankmachine0_row_close),
    .I3(sdram_bankmachine0_row_hit),
    .I4(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_158_o ),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(N1147)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I1(bankmachine0_state_FSM_FFd1_1236),
    .I2(bankmachine0_state_FSM_FFd2_4627),
    .I3(bankmachine0_state_FSM_FFd3_4626),
    .I4(sdram_cmd_valid),
    .I5(N1147),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine1_row_opened_2222),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(sdram_bankmachine1_row_close),
    .I3(sdram_bankmachine1_row_hit),
    .I4(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_201_o ),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(N1149)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I1(bankmachine1_state_FSM_FFd1_1238),
    .I2(bankmachine1_state_FSM_FFd2_4622),
    .I3(bankmachine1_state_FSM_FFd3_4621),
    .I4(sdram_cmd_valid),
    .I5(N1149),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine2_row_opened_2227),
    .I1(n0571),
    .I2(sdram_bankmachine2_row_close),
    .I3(sdram_bankmachine2_row_hit),
    .I4(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_244_o ),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(N1151)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(bankmachine2_state_FSM_FFd1_1240),
    .I2(bankmachine2_state_FSM_FFd2_4637),
    .I3(bankmachine2_state_FSM_FFd3_4636),
    .I4(sdram_cmd_valid),
    .I5(N1151),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine3_row_opened_2232),
    .I1(n0658),
    .I2(sdram_bankmachine3_row_close),
    .I3(sdram_bankmachine3_row_hit),
    .I4(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_287_o ),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(N1153)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I1(bankmachine3_state_FSM_FFd1_1242),
    .I2(bankmachine3_state_FSM_FFd2_4642),
    .I3(bankmachine3_state_FSM_FFd3_4641),
    .I4(sdram_cmd_valid),
    .I5(N1153),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine4_row_opened_2237),
    .I1(n0745),
    .I2(sdram_bankmachine4_row_close),
    .I3(sdram_bankmachine4_row_hit),
    .I4(\sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_330_o ),
    .I5(sdram_bankmachine4_cmd_ready),
    .O(N1155)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(bankmachine4_state_FSM_FFd1_1244),
    .I2(bankmachine4_state_FSM_FFd2_4632),
    .I3(bankmachine4_state_FSM_FFd3_4631),
    .I4(sdram_cmd_valid),
    .I5(N1155),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine5_row_opened_2242),
    .I1(n0832),
    .I2(sdram_bankmachine5_row_close),
    .I3(sdram_bankmachine5_row_hit),
    .I4(\sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_373_o ),
    .I5(sdram_bankmachine5_cmd_ready),
    .O(N1157)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I1(bankmachine5_state_FSM_FFd1_1246),
    .I2(bankmachine5_state_FSM_FFd2_4652),
    .I3(bankmachine5_state_FSM_FFd3_4651),
    .I4(sdram_cmd_valid),
    .I5(N1157),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine6_row_opened_2247),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .I2(sdram_bankmachine6_row_close),
    .I3(sdram_bankmachine6_row_hit),
    .I4(\sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_416_o ),
    .I5(sdram_bankmachine6_cmd_ready),
    .O(N1159)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I1(bankmachine6_state_FSM_FFd1_1248),
    .I2(bankmachine6_state_FSM_FFd2_4657),
    .I3(bankmachine6_state_FSM_FFd3_4656),
    .I4(sdram_cmd_valid),
    .I5(N1159),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(sdram_bankmachine7_row_opened_2252),
    .I1(n1006),
    .I2(sdram_bankmachine7_row_close),
    .I3(sdram_bankmachine7_row_hit),
    .I4(\sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_459_o ),
    .I5(sdram_bankmachine7_cmd_ready),
    .O(N1161)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I1(bankmachine7_state_FSM_FFd1_1250),
    .I2(bankmachine7_state_FSM_FFd2_4647),
    .I3(bankmachine7_state_FSM_FFd3_4646),
    .I4(sdram_cmd_valid),
    .I5(N1161),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I4(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I5(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N1163)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(sdram_choose_cmd_ce),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I3(N1163),
    .I4(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I5(\sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I1(\sdram_choose_req_grant_FSM_FFd5-In4_5490 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I3(sdram_choose_req_grant_FSM_FFd6_1269),
    .I4(sdram_choose_req_grant_FSM_FFd5_1268),
    .I5(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .O(N1165)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(sdram_choose_req_ce),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I3(N1165),
    .I4(sdram_choose_req_grant_FSM_FFd5_1268),
    .I5(\sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \sdram_choose_req_grant_FSM_FFd7-In4_SW0  (
    .I0(sdram_choose_req_grant_SF90),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(\sdram_choose_req_grant_FSM_FFd5-In4_5490 ),
    .I3(sdram_choose_req_grant_FSM_FFd8_1263),
    .I4(\sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I5(\sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(N1167)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(sdram_choose_req_ce),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I2(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I3(sdram_choose_req_grant_FSM_FFd5_1268),
    .I4(N1167),
    .I5(sdram_choose_req_grant_FSM_FFd6_1269),
    .O(\sdram_choose_req_grant_FSM_FFd7-In5_8686 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  sdram_cmd_payload_we_rstpot (
    .I0(sys_rst),
    .I1(refresher_state_FSM_FFd2_1234),
    .I2(multiplexer_state_FSM_FFd1_1274),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(multiplexer_state_FSM_FFd2_1275),
    .I5(\sdram_generator_counter[5]_GND_1_o_equal_1599_o ),
    .O(sdram_cmd_payload_we_rstpot_9524)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECFF ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0  (
    .I0(\lm32_cpu/valid_d_6547 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/iflush_6134 ),
    .O(N1169)
  );
  LUT6 #(
    .INIT ( 64'hFFDCDCDC77545454 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I4(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .I5(N1169),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_2977),
    .I2(port_cmd_ready6),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(port_cmd_ready4_5452),
    .I3(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I4(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>24 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(port_cmd_ready4_5452),
    .I3(port_cmd_ready21_5471),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>27 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(port_cmd_ready6),
    .I3(litedramwishbone2native_state_FSM_FFd3_2977),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>12 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(port_cmd_ready4_5452),
    .I2(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>24 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I1(port_cmd_ready4_5452),
    .I2(port_cmd_ready21_5471),
    .I3(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>27 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(port_cmd_ready6),
    .I2(litedramwishbone2native_state_FSM_FFd3_2977),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \lm32_cpu/exception_x_stall_x_AND_2191_o1  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/valid_x_6546 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I5(\lm32_cpu/mc_stall_request_x ),
    .O(\lm32_cpu/exception_x_stall_x_AND_2191_o )
  );
  LUT6 #(
    .INIT ( 64'h222222F222222222 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o9_SW0 (
    .I0(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o5_8511),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I2(_n6582),
    .I3(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I4(sdram_cmd_valid_mmx_out2),
    .I5(sdram_choose_req_grant_FSM_FFd2_1265),
    .O(N1173)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o9 (
    .I0(_n6456),
    .I1(rhs_array_muxed6),
    .I2(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o2_8508),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o4_8510),
    .I4(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o8_8513),
    .I5(N1173),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o5_SW0 (
    .I0(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(sdram_bankmachine3_cmd_payload_ras),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o4_8524),
    .I4(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o2_8522),
    .I5(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o3_8523),
    .O(N1175)
  );
  LUT6 #(
    .INIT ( 64'h8080808088808080 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o5 (
    .I0(_n6456),
    .I1(rhs_array_muxed6),
    .I2(N1175),
    .I3(sdram_bankmachine2_cmd_payload_ras),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0141 ),
    .I3(\lm32_cpu/x_result [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0151 ),
    .I3(\lm32_cpu/x_result [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0161 ),
    .I3(\lm32_cpu/x_result [25]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0171 ),
    .I3(\lm32_cpu/x_result [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0181 ),
    .I3(\lm32_cpu/x_result [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0191 ),
    .I3(\lm32_cpu/x_result [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0201 ),
    .I3(\lm32_cpu/x_result [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0212 ),
    .I3(\lm32_cpu/x_result [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0221 ),
    .I3(\lm32_cpu/x_result [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0281 ),
    .I3(\lm32_cpu/x_result [10]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0291 ),
    .I3(\lm32_cpu/x_result [11]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_021 ),
    .I3(\lm32_cpu/x_result [12]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_031 ),
    .I3(\lm32_cpu/x_result [13]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_041 ),
    .I3(\lm32_cpu/x_result [14]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_051 ),
    .I3(\lm32_cpu/x_result [15]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_061 ),
    .I3(\lm32_cpu/x_result [16]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_071 ),
    .I3(\lm32_cpu/x_result [17]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_081 ),
    .I3(\lm32_cpu/x_result [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_091 ),
    .I3(\lm32_cpu/x_result [19]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0101 ),
    .I3(\lm32_cpu/x_result [20]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_01112_9002 ),
    .I3(\lm32_cpu/x_result [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0131 ),
    .I3(\lm32_cpu/x_result [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0110 ),
    .I3(\lm32_cpu/x_result [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0111 ),
    .I3(\lm32_cpu/x_result [3]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0121 ),
    .I3(\lm32_cpu/x_result [4]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0231 ),
    .I3(\lm32_cpu/x_result [5]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0241 ),
    .I3(\lm32_cpu/x_result [6]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0251 ),
    .I3(\lm32_cpu/x_result [7]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0261 ),
    .I3(\lm32_cpu/x_result [8]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_5881 ),
    .I2(\lm32_cpu/raw_x_0271 ),
    .I3(\lm32_cpu/x_result [9]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(port_cmd_ready5_5463),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(port_cmd_ready5_5463),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>15 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  sdram_choose_cmd_grant_SF21 (
    .I0(sdram_bankmachine5_cmd_valid),
    .I1(sdram_bankmachine5_cmd_payload_is_read),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(sdram_bankmachine4_cmd_valid),
    .I4(sdram_bankmachine4_cmd_payload_is_read),
    .I5(sdram_bankmachine4_cmd_payload_is_write),
    .O(sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>16 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>16 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>21 )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/modulus_q_d_SW1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I4(\lm32_cpu/valid_d_6547 ),
    .O(N1177)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/modulus_q_d  (
    .I0(\lm32_cpu/branch_taken_m_5842 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/icache_refill_request ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(N1177),
    .O(\lm32_cpu/modulus_q_d_5917 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>29 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>29 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h5555555455545554 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT76_SW0  (
    .I0(\interface_adr[5] ),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re1),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT73_8805 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT72_8804 ),
    .I4(_n111661),
    .I5(dna_status[14]),
    .O(N1179)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT76  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT71_8803 ),
    .I2(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>22_8873 ),
    .I3(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>23_8874 ),
    .I4(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>1 ),
    .I5(N1179),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2222002022222222 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012318  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n012313_9278 ),
    .I1(N1181),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/_n0123 )
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  rom_bus_cyc_rom_bus_ack_AND_955_o11 (
    .I0(\basesoc_slave_sel<1><28>1_5443 ),
    .I1(rhs_array_muxed44[22]),
    .I2(rom_bus_ack_851),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .O(rom_bus_cyc_rom_bus_ack_AND_955_o)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_uart_tx_fifo_level0_xor<2>11  (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_level0[0]),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[2]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_uart_tx_fifo_level0_xor<1>11  (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_level0[0]),
    .I2(uart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re1 (
    .I0(_n112021),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[3] ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank3_reload3_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[5] ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_reload1_re1 (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re2 (
    .I0(\interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I4(\interface_adr[5] ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re1 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_uart_rx_fifo_level0_xor<1>11  (
    .I0(uart_rx_fifo_wrport_we),
    .I1(uart_rx_fifo_level0[0]),
    .I2(uart_rx_fifo_level0[1]),
    .O(\Result<1>9 )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  _n9682_inv1 (
    .I0(uart_phy_tx_busy_2210),
    .I1(uart_phy_uart_clk_txen_911),
    .I2(uart_phy_sink_ready_878),
    .I3(uart_tx_fifo_readable_2214),
    .O(_n9682_inv)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re1 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[5] ),
    .I2(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I3(\interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I3(\interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re1 (
    .I0(\interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[5] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_address0_re)
  );
  LUT6 #(
    .INIT ( 64'hCCC8CCCC00000000 ))
  sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o1 (
    .I0(sdram_trrdcon_ready_2265),
    .I1(_n6456),
    .I2(sdram_choose_cmd_cmd_payload_we),
    .I3(sdram_choose_cmd_cmd_payload_cas),
    .I4(sdram_choose_cmd_cmd_payload_ras),
    .I5(rhs_array_muxed0),
    .O(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9758_inv1 (
    .I0(sdram_bankmachine0_cmd_ready),
    .I1(sdram_bankmachine0_row_open),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_trascon_ready_2221),
    .O(_n9758_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9776_inv1 (
    .I0(sdram_bankmachine1_cmd_ready),
    .I1(sdram_bankmachine1_row_open),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine1_trascon_ready_2226),
    .O(_n9776_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9794_inv1 (
    .I0(sdram_bankmachine2_cmd_ready),
    .I1(sdram_bankmachine2_row_open),
    .I2(sdram_bankmachine2_cmd_valid),
    .I3(sdram_bankmachine2_trascon_ready_2231),
    .O(_n9794_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9812_inv1 (
    .I0(sdram_bankmachine3_cmd_ready),
    .I1(sdram_bankmachine3_row_open),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_trascon_ready_2236),
    .O(_n9812_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9830_inv1 (
    .I0(sdram_bankmachine4_cmd_ready),
    .I1(sdram_bankmachine4_row_open),
    .I2(sdram_bankmachine4_cmd_valid),
    .I3(sdram_bankmachine4_trascon_ready_2241),
    .O(_n9830_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9848_inv1 (
    .I0(sdram_bankmachine5_cmd_ready),
    .I1(sdram_bankmachine5_row_open),
    .I2(sdram_bankmachine5_cmd_valid),
    .I3(sdram_bankmachine5_trascon_ready_2246),
    .O(_n9848_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9866_inv1 (
    .I0(sdram_bankmachine6_cmd_ready),
    .I1(sdram_bankmachine6_row_open),
    .I2(sdram_bankmachine6_cmd_valid),
    .I3(sdram_bankmachine6_trascon_ready_2251),
    .O(_n9866_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n9884_inv1 (
    .I0(sdram_bankmachine7_cmd_ready),
    .I1(sdram_bankmachine7_row_open),
    .I2(sdram_bankmachine7_cmd_valid),
    .I3(sdram_bankmachine7_trascon_ready_2256),
    .O(_n9884_inv)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine0_trascon_count[1]),
    .I1(sdram_bankmachine0_trascon_count[0]),
    .I2(sdram_bankmachine0_cmd_ready),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_bankmachine0_cmd_valid),
    .O(Mcount_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine1_trascon_count[1]),
    .I1(sdram_bankmachine1_trascon_count[0]),
    .I2(sdram_bankmachine1_cmd_ready),
    .I3(sdram_bankmachine1_row_open),
    .I4(sdram_bankmachine1_cmd_valid),
    .O(Mcount_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine2_trascon_count[1]),
    .I1(sdram_bankmachine2_trascon_count[0]),
    .I2(sdram_bankmachine2_cmd_ready),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(Mcount_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine3_trascon_count[1]),
    .I1(sdram_bankmachine3_trascon_count[0]),
    .I2(sdram_bankmachine3_cmd_ready),
    .I3(sdram_bankmachine3_row_open),
    .I4(sdram_bankmachine3_cmd_valid),
    .O(Mcount_sdram_bankmachine3_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine4_trascon_count[1]),
    .I1(sdram_bankmachine4_trascon_count[0]),
    .I2(sdram_bankmachine4_cmd_ready),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_bankmachine4_cmd_valid),
    .O(Mcount_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine5_trascon_count[1]),
    .I1(sdram_bankmachine5_trascon_count[0]),
    .I2(sdram_bankmachine5_cmd_ready),
    .I3(sdram_bankmachine5_row_open),
    .I4(sdram_bankmachine5_cmd_valid),
    .O(Mcount_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine6_trascon_count[1]),
    .I1(sdram_bankmachine6_trascon_count[0]),
    .I2(sdram_bankmachine6_cmd_ready),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_bankmachine6_cmd_valid),
    .O(Mcount_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(sdram_bankmachine7_trascon_count[1]),
    .I1(sdram_bankmachine7_trascon_count[0]),
    .I2(sdram_bankmachine7_cmd_ready),
    .I3(sdram_bankmachine7_row_open),
    .I4(sdram_bankmachine7_cmd_valid),
    .O(Mcount_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine0_trascon_count[0]),
    .I1(sdram_bankmachine0_row_open),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_cmd_ready),
    .O(Mcount_sdram_bankmachine0_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine1_trascon_count[0]),
    .I1(sdram_bankmachine1_row_open),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine1_cmd_ready),
    .O(Mcount_sdram_bankmachine1_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine2_trascon_count[0]),
    .I1(sdram_bankmachine2_row_open),
    .I2(sdram_bankmachine2_cmd_valid),
    .I3(sdram_bankmachine2_cmd_ready),
    .O(Mcount_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine3_trascon_count[0]),
    .I1(sdram_bankmachine3_row_open),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_cmd_ready),
    .O(Mcount_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine4_trascon_count[0]),
    .I1(sdram_bankmachine4_row_open),
    .I2(sdram_bankmachine4_cmd_valid),
    .I3(sdram_bankmachine4_cmd_ready),
    .O(Mcount_sdram_bankmachine4_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine5_trascon_count[0]),
    .I1(sdram_bankmachine5_row_open),
    .I2(sdram_bankmachine5_cmd_valid),
    .I3(sdram_bankmachine5_cmd_ready),
    .O(Mcount_sdram_bankmachine5_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine6_trascon_count[0]),
    .I1(sdram_bankmachine6_row_open),
    .I2(sdram_bankmachine6_cmd_valid),
    .I3(sdram_bankmachine6_cmd_ready),
    .O(Mcount_sdram_bankmachine6_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(sdram_bankmachine7_trascon_count[0]),
    .I1(sdram_bankmachine7_row_open),
    .I2(sdram_bankmachine7_cmd_valid),
    .I3(sdram_bankmachine7_cmd_ready),
    .O(Mcount_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AFFFFFFFF ))
  sdram_choose_cmd_ce1 (
    .I0(_n6456),
    .I1(sdram_choose_cmd_cmd_payload_we),
    .I2(sdram_choose_cmd_cmd_payload_ras),
    .I3(sdram_choose_cmd_cmd_payload_cas),
    .I4(sdram_trrdcon_ready_2265),
    .I5(rhs_array_muxed0),
    .O(sdram_choose_cmd_ce)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I1(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine0_row_opened_2217),
    .I4(sdram_bankmachine0_row_hit),
    .I5(_n6397),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I1(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine6_row_opened_2247),
    .I4(sdram_bankmachine6_row_hit),
    .I5(_n6432),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas2_8402)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine4_row_opened_2237),
    .I4(sdram_bankmachine4_row_hit),
    .I5(_n6548),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas4_8404)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine2_row_opened_2227),
    .I4(sdram_bankmachine2_row_hit),
    .I5(_n6582),
    .O(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas6_8406)
  );
  LUT5 #(
    .INIT ( 32'h08080008 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/load_x_6400 ),
    .I1(\lm32_cpu/valid_x_6546 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine0_row_opened_2217),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_we_1590),
    .O(N652)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine2_row_opened_2227),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_we_1682),
    .O(N660)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine4_row_opened_2237),
    .I1(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_we_1774),
    .O(N668)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine6_row_opened_2247),
    .I1(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_we_1866),
    .O(N676)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n6456),
    .I2(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o2_8515),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o4_8517),
    .I4(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o6_8519),
    .I5(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o8_8521),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o)
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n6456),
    .I2(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I3(sdram_choose_req_grant_SF90),
    .I4(sdram_choose_req_grant_FSM_FFd3_1266),
    .I5(\sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In2_8529 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \lm32_cpu/branch_m_exception_m_OR_679_o1  (
    .I0(\lm32_cpu/branch_m_6320 ),
    .I1(\lm32_cpu/valid_m_6545 ),
    .I2(\lm32_cpu/condition_met_m_6309 ),
    .I3(\lm32_cpu/branch_predict_m_6319 ),
    .I4(\lm32_cpu/branch_predict_taken_m_6318 ),
    .I5(\lm32_cpu/exception_m_6317 ),
    .O(\lm32_cpu/branch_m_exception_m_OR_679_o )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine1_row_opened_2222),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_we_1636),
    .O(N656)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine3_row_opened_2232),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_we_1728),
    .O(N664)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine5_row_opened_2242),
    .I1(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_we_1820),
    .O(N672)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(sdram_bankmachine7_row_opened_2252),
    .I1(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_we_1912),
    .O(N680)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I2(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .O(\sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n6456),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I3(\sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I5(sdram_choose_req_grant_FSM_FFd4_1267),
    .O(\sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_record0_address[9]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_record0_address[8]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_record0_address[7]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_record0_address[6]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_record0_address[5]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_record0_address[4]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_record0_address[3]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_record0_address[2]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_record0_address[1]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_record0_address[13]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_record0_address[12]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_record0_address[11]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_record0_address[10]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_record0_address[0]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_record0_bank[2]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_record0_bank[1]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_record0_bank[0]),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mcount_half_rate_phy_phase_sel_xor<0>11  (
    .I0(half_rate_phy_phase_sel_BRB1_9564),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .O(Result2)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \lm32_cpu/instruction_unit/_n0211_inv1  (
    .I0(basesoc_shared_ack),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/_n0211_inv )
  );
  LUT6 #(
    .INIT ( 64'h2020202020207520 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/modulus_q_d_5917 ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I1(sdram_bankmachine5_cmd_payload_is_read),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(sdram_bankmachine5_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hAAA8A02AAAAAAAAA ))
  \sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(sdram_choose_req_grant_FSM_FFd4_1267),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(array_muxed17_INV_342_o2),
    .I4(sdram_bankmachine5_cmd_payload_is_read),
    .I5(sdram_bankmachine5_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_sdram_twtrcon_count_xor<1>11  (
    .I0(sdram_twtrcon_count[0]),
    .I1(sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed10),
    .I3(rhs_array_muxed6),
    .I4(_n6456),
    .O(Mcount_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_sdram_twtrcon_count_xor<2>11  (
    .I0(sdram_twtrcon_count[2]),
    .I1(sdram_twtrcon_count[0]),
    .I2(sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed10),
    .I4(rhs_array_muxed6),
    .I5(_n6456),
    .O(Mcount_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd2_1265),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I3(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd4-In1_8762 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .O(\sdram_choose_req_grant_FSM_FFd4-In1_8768 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I3(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .O(\sdram_choose_req_grant_FSM_FFd8-In1_8771 )
  );
  LUT6 #(
    .INIT ( 64'h000000AB00AB00AB ))
  \lm32_cpu/instruction_unit/stall_d_inv1  (
    .I0(\lm32_cpu/kill_d ),
    .I1(\lm32_cpu/stall_a4_9134 ),
    .I2(\lm32_cpu/stall_a2_9132 ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/csr_write_enable_d ),
    .O(\lm32_cpu/instruction_unit/icache/enable )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_bankmachine5_req_lock1 (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .O(sdram_bankmachine5_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_bankmachine7_req_lock1 (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .O(sdram_bankmachine7_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_bankmachine6_req_lock1 (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I4(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .O(sdram_bankmachine6_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \lm32_cpu/load_store_unit/_n0410<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .I4(\lm32_cpu/load_store_unit/size_w [0]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0410 [0])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o1 (
    .I0(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I1(sdram_choose_req_grant_FSM_FFd6_1269),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine6_row_opened_2247),
    .I4(sdram_bankmachine6_row_hit),
    .I5(_n6432),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o1_8507)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o3 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I1(sdram_choose_req_grant_FSM_FFd8_1263),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine0_row_opened_2217),
    .I4(sdram_bankmachine0_row_hit),
    .I5(_n6397),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o3_8509)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o5 (
    .I0(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine5_row_opened_2242),
    .I4(sdram_bankmachine5_row_hit),
    .I5(_n6853),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o5_8511)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o7 (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(sdram_choose_req_grant_FSM_FFd4_1267),
    .I2(sdram_cmd_valid),
    .I3(sdram_bankmachine4_row_opened_2237),
    .I4(sdram_bankmachine4_row_hit),
    .I5(_n6548),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o7_8512)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o1  (
    .I0(basesoc_shared_ack),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_grant_2267),
    .O(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1602_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/_n0310_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .O(\lm32_cpu/load_store_unit/_n0310_inv )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o<3>12  (
    .I0(cache_state_FSM_FFd3_4616),
    .I1(rhs_array_muxed49),
    .I2(cache_state_FSM_FFd2_4617),
    .I3(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(basesoc_slave_sel[3]),
    .O(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o)
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux1013  (
    .I0(\lm32_cpu/branch_target_m [2]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux1011_9195 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux101102  (
    .I0(\lm32_cpu/branch_target_m [5]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux101101_9197 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux101122  (
    .I0(\lm32_cpu/branch_target_m [6]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux101121_9199 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux101142  (
    .I0(\lm32_cpu/branch_target_m [7]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux101141_9201 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux101162  (
    .I0(\lm32_cpu/branch_target_m [8]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux101161_9203 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux101182  (
    .I0(\lm32_cpu/branch_target_m [9]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux101181_9205 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux10162  (
    .I0(\lm32_cpu/branch_target_m [3]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux10161_9211 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux10182  (
    .I0(\lm32_cpu/branch_target_m [4]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux10181_9213 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux3112  (
    .I0(\lm32_cpu/branch_target_m [10]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux3111_9215 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux3312  (
    .I0(\lm32_cpu/branch_target_m [11]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux3311_9217 )
  );
  LUT4 #(
    .INIT ( 16'h8828 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(basesoc_shared_ack),
    .I3(basesoc_grant_2267),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h88882888 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT261  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I3(basesoc_shared_ack),
    .I4(basesoc_grant_2267),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/load_store_unit/Mmux_GND_9_o_GND_9_o_MUX_1686_o11  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_6720 ),
    .O(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1686_o )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/csr_write_enable_x_6388 ),
    .I1(\lm32_cpu/valid_x_6546 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [23]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0141 ),
    .I4(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [24]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0151 ),
    .I4(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [25]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0161 ),
    .I4(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [26]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0171 ),
    .I4(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [27]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0181 ),
    .I4(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [28]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0191 ),
    .I4(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [29]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0201 ),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [30]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0212 ),
    .I4(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [31]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0221 ),
    .I4(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/load_store_unit/dcache/_n0149_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .O(\lm32_cpu/load_store_unit/dcache/_n0149_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In13  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .I2(\lm32_cpu/load_q_m ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_9260 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 )
  );
  LUT6 #(
    .INIT ( 64'h8000000080000080 ))
  \lm32_cpu/Mmux_w_result83  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_7476 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/size_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/Mmux_w_result102_9151 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/eret_x_6389 ),
    .I1(\lm32_cpu/valid_x_6546 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [2]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0110 ),
    .I4(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [12]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_021 ),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [13]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_031 ),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [14]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_041 ),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [15]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_051 ),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [16]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_061 ),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [17]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_071 ),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [18]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_081 ),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [19]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_091 ),
    .I4(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [20]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0101 ),
    .I4(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [21]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_01112_9002 ),
    .I4(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [3]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0111 ),
    .I4(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [22]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0131 ),
    .I4(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [4]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0121 ),
    .I4(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [5]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0231 ),
    .I4(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [6]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0241 ),
    .I4(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [7]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0251 ),
    .I4(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [8]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0261 ),
    .I4(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [9]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0271 ),
    .I4(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [10]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0281 ),
    .I4(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [11]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/raw_x_0291 ),
    .I4(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  litedramwishbone2native_state_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we1_SW0 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I3(litedramwishbone2native_state_FSM_FFd3_2977),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(N690)
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux10122  (
    .I0(\lm32_cpu/branch_target_m [30]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux10121_9207 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux10142  (
    .I0(\lm32_cpu/branch_target_m [31]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux10141_9209 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux3512  (
    .I0(\lm32_cpu/branch_target_m [12]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux3511_9219 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux3712  (
    .I0(\lm32_cpu/branch_target_m [13]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux3711_9221 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux3912  (
    .I0(\lm32_cpu/branch_target_m [14]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux3911_9223 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux4112  (
    .I0(\lm32_cpu/branch_target_m [15]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux4111_9225 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux4312  (
    .I0(\lm32_cpu/branch_target_m [16]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux4311_9227 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux4512  (
    .I0(\lm32_cpu/branch_target_m [17]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux4511_9229 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux4712  (
    .I0(\lm32_cpu/branch_target_m [18]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux4711_9231 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux4912  (
    .I0(\lm32_cpu/branch_target_m [19]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux4911_9233 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux5112  (
    .I0(\lm32_cpu/branch_target_m [20]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux5111_9235 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux5312  (
    .I0(\lm32_cpu/branch_target_m [21]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux5311_9237 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux5512  (
    .I0(\lm32_cpu/branch_target_m [22]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux5511_9239 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux5712  (
    .I0(\lm32_cpu/branch_target_m [23]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux5711_9241 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux5912  (
    .I0(\lm32_cpu/branch_target_m [24]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux5911_9243 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux912  (
    .I0(\lm32_cpu/branch_target_m [25]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux911_9245 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux932  (
    .I0(\lm32_cpu/branch_target_m [26]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux931_9247 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux952  (
    .I0(\lm32_cpu/branch_target_m [27]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux951_9249 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux972  (
    .I0(\lm32_cpu/branch_target_m [28]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux971_9251 )
  );
  LUT5 #(
    .INIT ( 32'h08000808 ))
  \lm32_cpu/instruction_unit/mux992  (
    .I0(\lm32_cpu/branch_target_m [29]),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .O(\lm32_cpu/instruction_unit/mux991_9253 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \lm32_cpu/load_store_unit/_n0343_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(\lm32_cpu/stall_m2_9096 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ),
    .O(\lm32_cpu/load_store_unit/_n0343_inv )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1481  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .I5(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh148 )
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/stall_m2_9096 ),
    .I1(\lm32_cpu/stall_m3_9097 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_6399 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [17]),
    .I4(\lm32_cpu/shifter/right_shift_result [14]),
    .I5(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/Mmux_bypass_data_19 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [16]),
    .I4(\lm32_cpu/shifter/right_shift_result [15]),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/Mmux_bypass_data_18 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [15]),
    .I4(\lm32_cpu/shifter/right_shift_result [16]),
    .I5(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/Mmux_bypass_data_17 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [14]),
    .I4(\lm32_cpu/shifter/right_shift_result [17]),
    .I5(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/Mmux_bypass_data_16 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [13]),
    .I4(\lm32_cpu/shifter/right_shift_result [18]),
    .I5(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/Mmux_bypass_data_15 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [12]),
    .I4(\lm32_cpu/shifter/right_shift_result [19]),
    .I5(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/Mmux_bypass_data_14 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1321  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [9]),
    .I4(\lm32_cpu/shifter/right_shift_result [22]),
    .I5(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/Mmux_bypass_data_132_8943 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1311  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [8]),
    .I4(\lm32_cpu/shifter/right_shift_result [23]),
    .I5(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/Mmux_bypass_data_131_8946 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [11]),
    .I4(\lm32_cpu/shifter/right_shift_result [20]),
    .I5(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/Mmux_bypass_data_13 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1301  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [7]),
    .I4(\lm32_cpu/shifter/right_shift_result [24]),
    .I5(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/Mmux_bypass_data_130 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1291  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [6]),
    .I4(\lm32_cpu/shifter/right_shift_result [25]),
    .I5(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/Mmux_bypass_data_129 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1281  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [5]),
    .I4(\lm32_cpu/shifter/right_shift_result [26]),
    .I5(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/Mmux_bypass_data_128 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1271  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [4]),
    .I4(\lm32_cpu/shifter/right_shift_result [27]),
    .I5(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/Mmux_bypass_data_127 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1251  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [31]),
    .I4(\lm32_cpu/shifter/right_shift_result [0]),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/Mmux_bypass_data_125 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1241  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [30]),
    .I4(\lm32_cpu/shifter/right_shift_result [1]),
    .I5(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/Mmux_bypass_data_124_8967 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1261  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [3]),
    .I4(\lm32_cpu/shifter/right_shift_result [28]),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/Mmux_bypass_data_126 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1221  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [29]),
    .I4(\lm32_cpu/shifter/right_shift_result [2]),
    .I5(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/Mmux_bypass_data_122_8973 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1211  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [28]),
    .I4(\lm32_cpu/shifter/right_shift_result [3]),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/Mmux_bypass_data_121_8976 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1201  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [27]),
    .I4(\lm32_cpu/shifter/right_shift_result [4]),
    .I5(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/Mmux_bypass_data_120 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [10]),
    .I4(\lm32_cpu/shifter/right_shift_result [21]),
    .I5(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/Mmux_bypass_data_12 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [26]),
    .I4(\lm32_cpu/shifter/right_shift_result [5]),
    .I5(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/Mmux_bypass_data_119 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [25]),
    .I4(\lm32_cpu/shifter/right_shift_result [6]),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/Mmux_bypass_data_118 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [24]),
    .I4(\lm32_cpu/shifter/right_shift_result [7]),
    .I5(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/Mmux_bypass_data_117 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [23]),
    .I4(\lm32_cpu/shifter/right_shift_result [8]),
    .I5(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/Mmux_bypass_data_116 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [22]),
    .I4(\lm32_cpu/shifter/right_shift_result [9]),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/Mmux_bypass_data_115 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [21]),
    .I4(\lm32_cpu/shifter/right_shift_result [10]),
    .I5(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/Mmux_bypass_data_114 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [20]),
    .I4(\lm32_cpu/shifter/right_shift_result [11]),
    .I5(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/Mmux_bypass_data_113 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1231  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [2]),
    .I4(\lm32_cpu/shifter/right_shift_result [29]),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/Mmux_bypass_data_1231_9006 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [19]),
    .I4(\lm32_cpu/shifter/right_shift_result [12]),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/Mmux_bypass_data_111_9009 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_bypass_data_1101  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [18]),
    .I4(\lm32_cpu/shifter/right_shift_result [13]),
    .I5(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/Mmux_bypass_data_110 )
  );
  LUT6 #(
    .INIT ( 64'h5551151144400400 ))
  \lm32_cpu/Mmux_d_result_0141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I2(\lm32_cpu/shifter/direction_m_7908 ),
    .I3(\lm32_cpu/shifter/right_shift_result [1]),
    .I4(\lm32_cpu/shifter/right_shift_result [30]),
    .I5(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/Mmux_bypass_data_112_9013 )
  );
  LUT5 #(
    .INIT ( 32'h40400460 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>11  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[2] ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>11_8773 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F100011011000 ))
  \lm32_cpu/shifter/Sh311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/direction_x_6397 ),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1511  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .I5(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1501  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .I5(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1491  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .I5(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_uart_tx_fifo_level0_lut<3>1  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank4_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(uart_tx_trigger),
    .I4(interface_we_1233),
    .O(Mcount_uart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a141 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a131 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a121 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a111 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a101 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a91 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine0_cmd_payload_a81 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_4626),
    .I2(bankmachine0_state_FSM_FFd1_1236),
    .I3(bankmachine0_state_FSM_FFd2_4627),
    .I4(sdram_bankmachine0_trccon_ready_2220),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a141 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a131 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a121 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a111 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a101 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a91 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine1_cmd_payload_a81 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_4621),
    .I2(bankmachine1_state_FSM_FFd1_1238),
    .I3(bankmachine1_state_FSM_FFd2_4622),
    .I4(sdram_bankmachine1_trccon_ready_2225),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a141 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a131 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a121 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a111 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a101 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a91 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine2_cmd_payload_a81 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_4636),
    .I2(bankmachine2_state_FSM_FFd1_1240),
    .I3(bankmachine2_state_FSM_FFd2_4637),
    .I4(sdram_bankmachine2_trccon_ready_2230),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a141 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a131 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a121 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a111 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a101 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a91 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine3_cmd_payload_a81 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_4641),
    .I2(bankmachine3_state_FSM_FFd1_1242),
    .I3(bankmachine3_state_FSM_FFd2_4642),
    .I4(sdram_bankmachine3_trccon_ready_2235),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a141 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a131 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a121 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a111 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a101 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a91 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine4_cmd_payload_a81 (
    .I0(sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_4631),
    .I2(bankmachine4_state_FSM_FFd1_1244),
    .I3(bankmachine4_state_FSM_FFd2_4632),
    .I4(sdram_bankmachine4_trccon_ready_2240),
    .I5(sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a141 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a131 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a121 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a111 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a101 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a91 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine7_cmd_payload_a81 (
    .I0(sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_4646),
    .I2(bankmachine7_state_FSM_FFd1_1250),
    .I3(bankmachine7_state_FSM_FFd2_4647),
    .I4(sdram_bankmachine7_trccon_ready_2255),
    .I5(sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  timer0_zero_clear1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(interface_we_1233),
    .I2(interface_dat_w[0]),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(timer0_zero_clear)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o1  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/load_store_unit/wb_select_m_7436 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/load_store_unit/wb_load_complete_7475 ),
    .I4(\lm32_cpu/load_m_6316 ),
    .I5(\lm32_cpu/valid_m_6545 ),
    .O(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2112  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2112_8867 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT81  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[4] ),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh140_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh281_7815 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh271_7792 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N776)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/load_store_unit/dcache_select_x1  (
    .I0(\lm32_cpu/adder_op_x_n_6398 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/load_store_unit/dcache_select_x )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \lm32_cpu/load_store_unit/_n0299_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/stall_m2_9096 ),
    .I4(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ),
    .O(\lm32_cpu/load_store_unit/_n0299_inv )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n9722_inv1 (
    .I0(uart_rx_fifo_wrport_we),
    .I1(uart_rx_fifo_readable_2215),
    .I2(uart_rx_clear),
    .I3(n0077),
    .O(_n9722_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEAAAAAA ))
  _n9670_inv11 (
    .I0(counter[1]),
    .I1(rhs_array_muxed44[23]),
    .I2(rhs_array_muxed44[22]),
    .I3(\basesoc_slave_sel<1><28>11 ),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(counter[0]),
    .O(_n9670_inv)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h4444544400001000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3111  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT3111_8801 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT52  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[3] ),
    .I4(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT51_8807 )
  );
  LUT4 #(
    .INIT ( 16'h4440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT84  (
    .I0(\interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(\interface_adr[3] ),
    .I3(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT83_8871 )
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_uart_rx_fifo_level0_lut<3>1  (
    .I0(uart_rx_fifo_level0[3]),
    .I1(uart_phy_source_valid_912),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_rx_fifo_level0[0]),
    .O(Mcount_uart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \lm32_cpu/shifter/Sh142_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(N768),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(N772)
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh141_SW0  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/operand_1_x [3]),
    .I4(\lm32_cpu/shifter/Sh281_7815 ),
    .I5(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(N774)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_max_time1_inv1 (
    .I0(sdram_time1[3]),
    .I1(sdram_time1[2]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[0]),
    .O(sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a141 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a131 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a121 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a111 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a101 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a91 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine5_cmd_payload_a81 (
    .I0(sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_4651),
    .I2(bankmachine5_state_FSM_FFd1_1246),
    .I3(bankmachine5_state_FSM_FFd2_4652),
    .I4(sdram_bankmachine5_trccon_ready_2245),
    .I5(sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a141 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a131 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a121 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a111 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a101 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a91 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_sdram_bankmachine6_cmd_payload_a81 (
    .I0(sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_4656),
    .I2(bankmachine6_state_FSM_FFd1_1248),
    .I3(bankmachine6_state_FSM_FFd2_4657),
    .I4(sdram_bankmachine6_trccon_ready_2250),
    .I5(sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \sdram_generator_counter[5]_GND_1_o_equal_1599_o<5>1  (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[5]),
    .I2(sdram_generator_counter[0]),
    .I3(sdram_generator_counter[2]),
    .I4(sdram_generator_counter[4]),
    .I5(sdram_generator_counter[3]),
    .O(\sdram_generator_counter[5]_GND_1_o_equal_1599_o )
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_623_o111 (
    .I0(uart_phy_tx_bitcount[1]),
    .I1(uart_phy_tx_bitcount[2]),
    .I2(uart_phy_tx_bitcount[3]),
    .I3(uart_phy_uart_clk_txen_911),
    .I4(uart_phy_tx_busy_2210),
    .I5(uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_623_o11)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT73  (
    .I0(dna_status[30]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT72_8804 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFBFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT811_SW0  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[2] ),
    .O(N644)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_sdram_timer_count_lut<1>  (
    .I0(sdram_timer_count[1]),
    .I1(sdram_timer_count[0]),
    .I2(sdram_timer_count[2]),
    .I3(sdram_timer_count[3]),
    .I4(sdram_timer_count[7]),
    .I5(N580),
    .O(Mcount_sdram_timer_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_sdram_timer_count_lut<2>  (
    .I0(sdram_timer_count[2]),
    .I1(sdram_timer_count[0]),
    .I2(sdram_timer_count[1]),
    .I3(sdram_timer_count[3]),
    .I4(sdram_timer_count[7]),
    .I5(N580),
    .O(Mcount_sdram_timer_count_lut[2])
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  uart_tx_fifo_do_read1 (
    .I0(n0057),
    .I1(uart_tx_fifo_readable_2214),
    .I2(uart_phy_sink_ready_878),
    .O(uart_tx_fifo_do_read)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_load0_re1 (
    .I0(interface_we_1233),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .O(basesoc_csrbankarray_csrbank3_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_reload2_re1 (
    .I0(\interface_adr[2] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(basesoc_csrbankarray_csrbank3_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank3_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(interface_we_1233),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .O(basesoc_csrbankarray_csrbank3_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  timer0_update_value_re1 (
    .I0(interface_we_1233),
    .I1(basesoc_csrbankarray_csrbank3_sel),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(timer0_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank3_load1_re1 (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank3_load3_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank3_load2_re1 (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_load2_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_data_port_dat_w<0>1131  (
    .I0(sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1277),
    .I2(litedramwishbone2native_state_FSM_FFd2_2976),
    .I3(new_master_rdata_valid4_1160),
    .O(\Mmux_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1277),
    .I1(litedramwishbone2native_state_FSM_FFd1_1278),
    .I2(new_master_wdata_ready1_1158),
    .I3(litedramwishbone2native_state_FSM_FFd2_2976),
    .I4(new_master_rdata_valid4_1160),
    .O(write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1278),
    .I1(new_master_wdata_ready1_1158),
    .I2(litedramwishbone2native_state_FSM_FFd2_2976),
    .I3(new_master_rdata_valid4_1160),
    .I4(cache_state_FSM_FFd1_1277),
    .O(\Mmux_data_port_dat_w<0>111_5476 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_1066_o1  (
    .I0(\lm32_cpu/store_m_6315 ),
    .I1(\lm32_cpu/exception_m_6317 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/valid_m_6545 ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .O(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_1066_o )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  timer0_zero_trigger1 (
    .I0(timer0_zero_trigger_INV_281_o_12[31]),
    .I1(\timer0_zero_trigger_INV_281_o<31>1_8374 ),
    .I2(\timer0_zero_trigger_INV_281_o<31>2_8375 ),
    .I3(\timer0_zero_trigger_INV_281_o<31>3_8376 ),
    .I4(\timer0_zero_trigger_INV_281_o<31>4_8377 ),
    .I5(\timer0_zero_trigger_INV_281_o<31>5_8378 ),
    .O(timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \sdram_generator_counter[5]_GND_1_o_equal_1600_o<5>1  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[2]),
    .I3(sdram_generator_counter[4]),
    .I4(sdram_generator_counter[3]),
    .I5(sdram_generator_counter[5]),
    .O(\sdram_generator_counter[5]_GND_1_o_equal_1600_o )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  _n112321 (
    .I0(rhs_array_muxed44[5]),
    .I1(rhs_array_muxed44[4]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(rhs_array_muxed44[3]),
    .I5(rhs_array_muxed44[2]),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  _n111931 (
    .I0(rhs_array_muxed44[5]),
    .I1(rhs_array_muxed44[4]),
    .I2(rhs_array_muxed44[2]),
    .I3(rhs_array_muxed44[1]),
    .I4(rhs_array_muxed44[3]),
    .I5(rhs_array_muxed44[0]),
    .O(N837)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n111541 (
    .I0(rhs_array_muxed44[5]),
    .I1(rhs_array_muxed44[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(rhs_array_muxed44[2]),
    .I4(rhs_array_muxed44[3]),
    .I5(rhs_array_muxed44[4]),
    .O(N838)
  );
  LUT6 #(
    .INIT ( 64'h4544555401001110 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT11  (
    .I0(\lm32_cpu/exception_m_6317 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_6325 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_6324 ),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(N718),
    .I5(\lm32_cpu/condition_met_m_6309 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_2042_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_6548 ),
    .I2(\lm32_cpu/valid_w_6589 ),
    .I3(\lm32_cpu/interrupt_unit/ie_6832 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_2042_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[13] ),
    .I3(\interface_adr[9] ),
    .I4(\interface_adr[12] ),
    .I5(\interface_adr[10] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT2 )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  _n9687_inv1 (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_uart_clk_rxen_945),
    .I2(regs1_6),
    .I3(uart_phy_rx_r_12),
    .O(_n9687_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re1 (
    .I0(\interface_adr[5] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[0] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(interface_we_1233),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re1 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I3(interface_we_1233),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re1 (
    .I0(interface_we_1233),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[5] ),
    .I4(\interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I1(interface_we_1233),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I3(interface_we_1233),
    .I4(\interface_adr[5] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re1 (
    .I0(\interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I2(\interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .I5(\interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .I5(\interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re1 (
    .I0(\interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .I2(\interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .I5(\interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re1 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I3(interface_we_1233),
    .I4(\interface_adr[5] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata2_re)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \lm32_cpu/instruction_unit/_n0204_inv1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I3(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .O(\lm32_cpu/instruction_unit/_n0204_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \lm32_cpu/instruction_unit/_n0201_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refilling_6720 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .O(\lm32_cpu/instruction_unit/_n0201_inv )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT31  (
    .I0(sdram_generator_counter[2]),
    .I1(sdram_generator_counter[0]),
    .I2(sdram_generator_counter[1]),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT41  (
    .I0(sdram_generator_counter[3]),
    .I1(sdram_generator_counter[0]),
    .I2(sdram_generator_counter[1]),
    .I3(sdram_generator_counter[2]),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h6666666266666666 ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT21  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[2]),
    .I3(sdram_generator_counter[4]),
    .I4(sdram_generator_counter[3]),
    .I5(sdram_generator_counter[5]),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT81  (
    .I0(uart_tx_fifo_readable_2214),
    .I1(memdat_1[7]),
    .I2(uart_phy_sink_ready_878),
    .I3(uart_phy_tx_busy_2210),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT71  (
    .I0(uart_phy_tx_reg[7]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[6]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT61  (
    .I0(uart_phy_tx_reg[6]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[5]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT51  (
    .I0(uart_phy_tx_reg[5]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[4]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT41  (
    .I0(uart_phy_tx_reg[4]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[3]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT31  (
    .I0(uart_phy_tx_reg[3]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[2]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT21  (
    .I0(uart_phy_tx_reg[2]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[1]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT11  (
    .I0(uart_phy_tx_reg[1]),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_sink_ready_878),
    .I4(memdat_1[0]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_1540_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[4]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[1]),
    .I5(dna_cnt[0]),
    .O(\Result<5>2 )
  );
  LUT4 #(
    .INIT ( 16'h5545 ))
  \Mcount_uart_phy_tx_bitcount_xor<0>11  (
    .I0(uart_phy_tx_bitcount[0]),
    .I1(uart_phy_sink_ready_878),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_tx_busy_2210),
    .O(Mcount_uart_phy_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_uart_phy_tx_bitcount_xor<1>11  (
    .I0(uart_phy_sink_ready_878),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_tx_bitcount[0]),
    .I4(uart_phy_tx_bitcount[1]),
    .O(Mcount_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_uart_phy_tx_bitcount_xor<2>11  (
    .I0(uart_phy_sink_ready_878),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_tx_fifo_readable_2214),
    .I3(uart_phy_tx_bitcount[2]),
    .I4(uart_phy_tx_bitcount[0]),
    .I5(uart_phy_tx_bitcount[1]),
    .O(Mcount_uart_phy_tx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_465_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_465_o )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0E0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles3 )
  );
  LUT5 #(
    .INIT ( 32'hE0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<2>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles2 )
  );
  LUT4 #(
    .INIT ( 16'hE00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<1>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles1 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<0>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bus_wishbone_ack_rstpot (
    .I0(counter[1]),
    .I1(bus_wishbone_ack_1327),
    .I2(counter[0]),
    .O(bus_wishbone_ack_rstpot_9513)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\port_cmd_payload_addr[6] )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result935_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(N1183)
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(N1183),
    .I5(\lm32_cpu/Mmux_x_result933_8897 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT4 #(
    .INIT ( 16'hFFEA ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result752_9022 ),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/eba [31]),
    .I3(\lm32_cpu/Mmux_x_result751_9021 ),
    .O(N1185)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_6415 ),
    .I1(\lm32_cpu/adder_op_x_n_6398 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_5499 ),
    .I5(N1185),
    .O(\lm32_cpu/x_result [31])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55544044000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_6398 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [0])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00044044 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_6398 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [2])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55511011000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_6398 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [1])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00011011 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_6398 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [3])
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine0_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd8_1252),
    .I1(sdram_choose_req_grant_FSM_FFd8_1263),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine0_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine1_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I1(sdram_choose_req_grant_FSM_FFd1_1264),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine2_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .I1(sdram_choose_req_grant_FSM_FFd2_1265),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine3_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I1(sdram_choose_req_grant_FSM_FFd3_1266),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine4_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .I1(sdram_choose_req_grant_FSM_FFd4_1267),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine5_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I1(sdram_choose_req_grant_FSM_FFd5_1268),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_sdram_bankmachine6_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .I1(sdram_choose_req_grant_FSM_FFd6_1269),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_sdram_bankmachine7_cmd_ready11 (
    .I0(sdram_choose_req_grant_FSM_FFd7_1270),
    .I1(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .O(sdram_bankmachine7_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid21 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .I1(sdram_bankmachine1_row_opened_2222),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine1_row_hit),
    .O(sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid41 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .I1(sdram_bankmachine3_row_opened_2232),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine3_row_hit),
    .O(sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid81 (
    .I0(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .I1(sdram_bankmachine7_row_opened_2252),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine7_row_hit),
    .O(sdram_cmd_valid_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n9751_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2977),
    .I1(n0396),
    .I2(port_cmd_ready6),
    .I3(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n9751_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n9787_inv1 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n9787_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n9805_inv1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n9805_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n9823_inv1 (
    .I0(n0745),
    .I1(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I2(port_cmd_ready4_5452),
    .I3(sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n9823_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n9841_inv1 (
    .I0(n0832),
    .I1(port_cmd_ready21_5471),
    .I2(port_cmd_ready4_5452),
    .I3(sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n9841_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n9877_inv1 (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n9877_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n9859_inv1 (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n9859_inv)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(sdram_bankmachine1_cmd_payload_is_write),
    .I5(sdram_bankmachine1_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFE11FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_bankmachine3_cmd_payload_is_read),
    .I4(sdram_bankmachine3_cmd_payload_is_write),
    .I5(sdram_bankmachine3_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFE11FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_bankmachine7_cmd_payload_is_read),
    .I4(sdram_bankmachine7_cmd_payload_is_write),
    .I5(sdram_bankmachine7_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd1-In2_4688 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(sdram_bankmachine2_cmd_payload_is_write),
    .I5(sdram_bankmachine2_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd3-In1_4689 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEF11FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_bankmachine0_cmd_payload_is_write),
    .I4(sdram_bankmachine0_cmd_payload_is_read),
    .I5(sdram_bankmachine0_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd1-In1_4690 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEF11FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd2_1275),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_bankmachine4_cmd_payload_is_write),
    .I4(sdram_bankmachine4_cmd_payload_is_read),
    .I5(sdram_bankmachine4_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd5-In1_4691 )
  );
  LUT6 #(
    .INIT ( 64'hECCC0000A0000000 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/im [1]),
    .I1(\lm32_cpu/interrupt_unit/im [0]),
    .I2(timer0_eventmanager_storage_full_2170),
    .I3(timer0_zero_pending_2216),
    .I4(\lm32_cpu/interrupt_unit/ie_6832 ),
    .I5(uart_irq),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(sdram_bankmachine6_cmd_payload_is_write),
    .I5(sdram_bankmachine6_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd7-In1_4692 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In11_4684 ),
    .I1(\sdram_choose_req_grant_FSM_FFd3-In1_4689 ),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_req_grant_FSM_FFd2_1265),
    .I5(\sdram_choose_req_grant_FSM_FFd2-In3_8530 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_339_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(refresher_state_FSM_FFd2_1234),
    .I2(sdram_generator_done_1115),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_cmd_payload_cas_1113),
    .I5(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o),
    .O(N694)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_340_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(refresher_state_FSM_FFd2_1234),
    .I2(sdram_generator_done_1115),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_cmd_payload_ras_1223),
    .I5(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o),
    .O(N696)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_341_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(refresher_state_FSM_FFd2_1234),
    .I2(sdram_generator_done_1115),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_cmd_payload_we_1114),
    .I5(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o),
    .O(N698)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_342_o1 (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(sdram_choose_cmd_cmd_payload_cas),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_cas_AND_845_o),
    .I4(multiplexer_state_FSM_FFd2_1275),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed17_INV_342_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_343_o1 (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(sdram_choose_cmd_cmd_payload_ras),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_ras_AND_851_o),
    .I4(multiplexer_state_FSM_FFd2_1275),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed18_INV_343_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_344_o1 (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I2(sdram_choose_cmd_cmd_payload_we),
    .I3(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_payload_we_AND_857_o),
    .I4(multiplexer_state_FSM_FFd2_1275),
    .I5(multiplexer_state_FSM_FFd1_1274),
    .O(array_muxed19_INV_344_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_req_grant_FSM_FFd4_1267),
    .I5(\sdram_choose_req_grant_FSM_FFd4-In3_8770 ),
    .O(\sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\sdram_choose_req_grant_FSM_FFd8-In11_4682 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .I2(_n6456),
    .I3(rhs_array_muxed6),
    .I4(sdram_choose_req_grant_FSM_FFd8_1263),
    .I5(\sdram_choose_req_grant_FSM_FFd8-In2_8772 ),
    .O(\sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed311 (
    .I0(half_rate_phy_record0_ras_n),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_ras_n),
    .O(array_muxed3)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  Mmux_array_muxed511 (
    .I0(half_rate_phy_record0_we_n),
    .I1(half_rate_phy_phase_sel_BRB0_9563),
    .I2(half_rate_phy_phase_sel_BRB1_9564),
    .I3(half_rate_phy_record1_we_n),
    .O(array_muxed5)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_9390 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_9391 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(sdram_bankmachine3_cmd_valid),
    .I1(sdram_bankmachine3_cmd_payload_is_write),
    .I2(sdram_bankmachine3_cmd_payload_is_read),
    .I3(sdram_choose_cmd_grant_FSM_FFd1_1253),
    .I4(\sdram_choose_cmd_grant_FSM_FFd3-In1_4667 ),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_1254),
    .O(\sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(sdram_bankmachine5_cmd_valid),
    .I1(sdram_bankmachine5_cmd_payload_is_write),
    .I2(sdram_bankmachine5_cmd_payload_is_read),
    .I3(\sdram_choose_cmd_grant_FSM_FFd5-In1_4669 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd3_1255),
    .I5(sdram_choose_cmd_grant_FSM_FFd4_1256),
    .O(N612)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(sdram_bankmachine7_cmd_valid),
    .I1(sdram_bankmachine7_cmd_payload_is_write),
    .I2(sdram_bankmachine7_cmd_payload_is_read),
    .I3(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I5(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .O(N632)
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(sdram_choose_cmd_grant_SF2),
    .I2(sdram_bankmachine7_cmd_payload_is_read),
    .I3(sdram_bankmachine7_cmd_payload_is_write),
    .I4(sdram_bankmachine7_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd8-In1_8765 )
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(sdram_choose_cmd_grant_FSM_FFd7_1259),
    .I1(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 ),
    .I2(sdram_choose_cmd_grant_SF2),
    .I3(sdram_bankmachine0_cmd_payload_is_read),
    .I4(sdram_bankmachine0_cmd_payload_is_write),
    .I5(sdram_bankmachine0_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd7-In3_8891 )
  );
  LUT6 #(
    .INIT ( 64'hFFF8FFF8FFFFFFF8 ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/valid_d_6547 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_taken_m_5842 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I5(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0222  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [31]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/raw_x_0221 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0214  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [30]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_8967 ),
    .O(\lm32_cpu/raw_x_0212 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0202  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [29]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_8973 ),
    .O(\lm32_cpu/raw_x_0201 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0192  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [28]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_8976 ),
    .O(\lm32_cpu/raw_x_0191 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0182  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [27]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/raw_x_0181 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0172  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [26]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/raw_x_0171 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0162  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [25]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/raw_x_0161 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0152  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [24]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/raw_x_0151 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0142  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [23]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/raw_x_0141 )
  );
  LUT6 #(
    .INIT ( 64'h5555400040004000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_6321 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/raw_m_11_9083 ),
    .I3(\lm32_cpu/raw_m_12_9084 ),
    .I4(\lm32_cpu/raw_m_0 ),
    .I5(\lm32_cpu/read_enable_0_d ),
    .O(\lm32_cpu/stall_a1_9131 )
  );
  LUT6 #(
    .INIT ( 64'h0202020202000000 ))
  \sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(sdram_bankmachine4_cmd_valid),
    .I1(sdram_bankmachine4_cmd_payload_is_write),
    .I2(sdram_bankmachine4_cmd_payload_is_read),
    .I3(\sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(sdram_choose_cmd_grant_FSM_FFd5_1257),
    .I5(sdram_choose_cmd_grant_FSM_FFd6_1258),
    .O(\sdram_choose_cmd_grant_FSM_FFd4-In2_8763 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000202 ))
  \Mmux_data_port_we<14>11  (
    .I0(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I1(rhs_array_muxed44[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000202 ))
  \Mmux_data_port_we<15>11  (
    .I0(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I1(rhs_array_muxed44[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<10>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(write_from_slave),
    .O(data_port_we[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<11>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(write_from_slave),
    .O(data_port_we[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<6>11  (
    .I0(rhs_array_muxed44[0]),
    .I1(rhs_array_muxed44[1]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I5(write_from_slave),
    .O(data_port_we[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<7>11  (
    .I0(rhs_array_muxed44[0]),
    .I1(rhs_array_muxed44[1]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I5(write_from_slave),
    .O(data_port_we[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80008080 ))
  \Mmux_data_port_we<2>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed44[0]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80008080 ))
  \Mmux_data_port_we<3>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed44[0]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000202 ))
  \Mmux_data_port_we<12>11  (
    .I0(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I1(rhs_array_muxed44[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF02000202 ))
  \Mmux_data_port_we<13>11  (
    .I0(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I1(rhs_array_muxed44[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<8>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(write_from_slave),
    .O(data_port_we[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<9>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(write_from_slave),
    .O(data_port_we[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<4>11  (
    .I0(rhs_array_muxed44[0]),
    .I1(rhs_array_muxed44[1]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I5(write_from_slave),
    .O(data_port_we[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40400040 ))
  \Mmux_data_port_we<5>11  (
    .I0(rhs_array_muxed44[0]),
    .I1(rhs_array_muxed44[1]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I5(write_from_slave),
    .O(data_port_we[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80008080 ))
  \Mmux_data_port_we<0>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed44[0]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80008080 ))
  \Mmux_data_port_we<1>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed44[0]),
    .I2(interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I4(basesoc_grant_2267),
    .I5(write_from_slave),
    .O(data_port_we[1])
  );
  LUT6 #(
    .INIT ( 64'h0202020202000000 ))
  \lm32_cpu/instruction_unit/mux10171  (
    .I0(\lm32_cpu/valid_d_6547 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I2(\lm32_cpu/branch_taken_m_5842 ),
    .I3(\lm32_cpu/bi_conditional ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I5(\lm32_cpu/bi_unconditional ),
    .O(\lm32_cpu/instruction_unit/mux1017 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \lm32_cpu/instruction_unit/mux10191  (
    .I0(\lm32_cpu/condition_met_m_6309 ),
    .I1(\lm32_cpu/branch_taken_m_5842 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I3(\lm32_cpu/exception_m_6317 ),
    .I4(\lm32_cpu/branch_predict_taken_m_6318 ),
    .I5(\lm32_cpu/branch_predict_m_6319 ),
    .O(\lm32_cpu/instruction_unit/mux1019 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1252  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [31]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/Mmux_bypass_data_1251_8965 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1242  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [30]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_8967 ),
    .O(\lm32_cpu/Mmux_bypass_data_1241_8968 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1222  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [29]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_8973 ),
    .O(\lm32_cpu/Mmux_bypass_data_1221_8974 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1212  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [28]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_8976 ),
    .O(\lm32_cpu/Mmux_bypass_data_1211_8977 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1202  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [27]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/Mmux_bypass_data_1201_8980 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1192  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [26]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/Mmux_bypass_data_1191_8986 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1182  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [25]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/Mmux_bypass_data_1181_8989 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1172  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [24]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/Mmux_bypass_data_1171_8992 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1162  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [23]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/Mmux_bypass_data_1161_8995 )
  );
  LUT6 #(
    .INIT ( 64'h0100010000000100 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/kill_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_072  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/raw_x_071 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_062  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/raw_x_061 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_052  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/raw_x_051 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_042  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/raw_x_041 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_032  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/raw_x_031 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0211  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/raw_x_021 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0272  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_8943 ),
    .O(\lm32_cpu/raw_x_0271 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0262  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_8946 ),
    .O(\lm32_cpu/raw_x_0261 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0292  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/raw_x_0291 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0252  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/raw_x_0251 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0242  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/raw_x_0241 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0232  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/raw_x_0231 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0122  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/raw_x_0121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0113  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/raw_x_0111 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0282  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/raw_x_0281 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0132  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/raw_x_0131 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_01112  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/raw_x_01112_9002 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0102  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/raw_x_0101 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_9006 ),
    .O(\lm32_cpu/raw_x_0110 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_092  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_9009 ),
    .O(\lm32_cpu/raw_x_091 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_082  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/raw_x_081 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT5 #(
    .INIT ( 32'h00080808 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I2(\lm32_cpu/eret_k_q_x ),
    .I3(\lm32_cpu/exception_w_6548 ),
    .I4(\lm32_cpu/valid_w_6589 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_192  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/Mmux_bypass_data_191_8926 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_182  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/Mmux_bypass_data_181_8929 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_172  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/Mmux_bypass_data_171_8932 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_162  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/Mmux_bypass_data_161_8935 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_152  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/Mmux_bypass_data_151_8938 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_142  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/Mmux_bypass_data_141_8941 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1322  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_8943 ),
    .O(\lm32_cpu/Mmux_bypass_data_1321_8944 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1312  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_8946 ),
    .O(\lm32_cpu/Mmux_bypass_data_1311_8947 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/Mmux_bypass_data_133_8950 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1302  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/Mmux_bypass_data_1301_8953 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1292  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/Mmux_bypass_data_1291_8956 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1282  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/Mmux_bypass_data_1281_8959 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1272  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/Mmux_bypass_data_1271_8962 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1262  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/Mmux_bypass_data_1261_8971 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/Mmux_bypass_data_123 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1152  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/Mmux_bypass_data_1151_8998 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1142  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/Mmux_bypass_data_1141_9001 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1132  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/Mmux_bypass_data_1131_9004 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1232  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_9006 ),
    .O(\lm32_cpu/Mmux_bypass_data_1232_9007 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_9009 ),
    .O(\lm32_cpu/Mmux_bypass_data_1111_9010 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1122  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_9013 ),
    .O(\lm32_cpu/Mmux_bypass_data_1121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1102  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/Mmux_bypass_data_1101_9016 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_m_11_9083 ),
    .I1(\lm32_cpu/raw_m_12_9084 ),
    .I2(\lm32_cpu/w_result [0]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [0]),
    .I5(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT6 #(
    .INIT ( 64'h0000001B001B001B ))
  port_cmd_ready1 (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I3(sdram_bankmachine7_req_lock),
    .I4(\n0917<3>1 ),
    .I5(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready1_8846)
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_d_result_0142  (
    .I0(\lm32_cpu/raw_m_01_9085 ),
    .I1(\lm32_cpu/raw_m_02_9086 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_9013 ),
    .O(\lm32_cpu/Mmux_d_result_0141_9012 )
  );
  LUT5 #(
    .INIT ( 32'hBBB00B00 ))
  \lm32_cpu/Mmux_d_result_0143  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/raw_x_0_5881 ),
    .I3(\lm32_cpu/Mmux_d_result_0141_9012 ),
    .I4(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT4 #(
    .INIT ( 16'h15D5 ))
  \lm32_cpu/Mmux_d_result_02_SW0  (
    .I0(\lm32_cpu/reg_data_0 [0]),
    .I1(\lm32_cpu/raw_w_02_9082 ),
    .I2(\lm32_cpu/raw_w_01_9081 ),
    .I3(\lm32_cpu/w_result [0]),
    .O(N714)
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  tag_port_we1 (
    .I0(cache_state_FSM_FFd3_4616),
    .I1(cache_state_FSM_FFd2_4617),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .I4(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .O(tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'h2222A22200008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT18  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\interface_adr[4] ),
    .I2(timer0_eventmanager_storage_full_2170),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I4(\interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16_8646 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/Mmux_x_result18 ),
    .I1(\lm32_cpu/eba [14]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .O(\lm32_cpu/Mmux_x_result181_8911 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/Mmux_x_result15 ),
    .I1(\lm32_cpu/eba [13]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .O(\lm32_cpu/Mmux_x_result151_8916 )
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/Mmux_x_result12 ),
    .I1(\lm32_cpu/eba [12]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/csr_x [2]),
    .I4(\lm32_cpu/csr_x [1]),
    .I5(\lm32_cpu/x_result_sel_csr_x_6418 ),
    .O(\lm32_cpu/Mmux_x_result121_8921 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2711 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'h4444E444 ))
  \lm32_cpu/shifter/Sh1521  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh88 ),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/condition_x [2]),
    .I4(\lm32_cpu/direction_x_6397 ),
    .O(\lm32_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .I3(_n7089),
    .I4(_n6961),
    .I5(_n7018),
    .O(\multiplexer_state_FSM_FFd2-In2_8778 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAEAAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT22  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT2 ),
    .I1(dna_status[49]),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I5(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT21_8858 )
  );
  LUT6 #(
    .INIT ( 64'h4440454544404440 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>21  (
    .I0(\interface_adr[0] ),
    .I1(_n112021),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[5] ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11_FRB_5442),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>22_8873 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>22  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .O(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<1>23_8874 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT5 #(
    .INIT ( 32'h4444E444 ))
  \lm32_cpu/shifter/Sh143_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/condition_x [2]),
    .I4(\lm32_cpu/direction_x_6397 ),
    .O(N770)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data110  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data210  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [10]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data33  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [11]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [12]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [13]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [14]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [15]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [16]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [17]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [18]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data111  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [19]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data121  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data131  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [20]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data141  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [21]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data151  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [22]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data161  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [23]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data171  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [24]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data181  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [25]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data191  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [26]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data201  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [27]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data211  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [28]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data221  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [29]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data231  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data241  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [30]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data251  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [31]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data261  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data271  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data281  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data291  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data301  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data311  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [8]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data321  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_7727 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_7437 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [9]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [9])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [0])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [10])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012933  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [11])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012941  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [12])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012951  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [13])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012961  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [14])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012971  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [15])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012981  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [16])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012991  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [17])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [18])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [19])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [1])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [20])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [22])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [21])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [23])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [24])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [25])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [26])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [27])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [28])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [29])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [30])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [2])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [31])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [3])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [4])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [5])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [6])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [7])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [8])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [9])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n9715_inv1 (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_readable_2214),
    .I2(uart_phy_sink_ready_878),
    .I3(n0057),
    .O(_n9715_inv)
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<0>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[0]),
    .O(data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<32>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[0]),
    .O(data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<64>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[0]),
    .O(data_port_dat_w[64])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<96>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[0]),
    .O(data_port_dat_w[96])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<100>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[4]),
    .O(data_port_dat_w[100])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<36>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[4]),
    .O(data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<4>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[4]),
    .O(data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<68>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[4]),
    .O(data_port_dat_w[68])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<101>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[5]),
    .O(data_port_dat_w[101])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<37>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[5]),
    .O(data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<5>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[5]),
    .O(data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<69>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[5]),
    .O(data_port_dat_w[69])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<102>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[6]),
    .O(data_port_dat_w[102])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<38>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[6]),
    .O(data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<6>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[6]),
    .O(data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<70>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[6]),
    .O(data_port_dat_w[70])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<103>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[7]),
    .O(data_port_dat_w[103])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<39>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[7]),
    .O(data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<71>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[7]),
    .O(data_port_dat_w[71])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<7>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[7]),
    .O(data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<104>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[8]),
    .O(data_port_dat_w[104])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<40>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[8]),
    .O(data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<72>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[8]),
    .O(data_port_dat_w[72])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<8>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[8]),
    .O(data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<105>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[9]),
    .O(data_port_dat_w[105])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<41>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[9]),
    .O(data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<73>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[9]),
    .O(data_port_dat_w[73])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<9>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[9]),
    .O(data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<106>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[10]),
    .O(data_port_dat_w[106])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<10>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[10]),
    .O(data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<42>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[10]),
    .O(data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<74>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[10]),
    .O(data_port_dat_w[74])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<107>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[11]),
    .O(data_port_dat_w[107])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<11>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[11]),
    .O(data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<43>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[11]),
    .O(data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<75>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[11]),
    .O(data_port_dat_w[75])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<108>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[12]),
    .O(data_port_dat_w[108])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<12>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[12]),
    .O(data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<44>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[12]),
    .O(data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<76>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[12]),
    .O(data_port_dat_w[76])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<109>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[13]),
    .O(data_port_dat_w[109])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<13>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[13]),
    .O(data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<45>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[13]),
    .O(data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<77>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[13]),
    .O(data_port_dat_w[77])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<110>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[14]),
    .O(data_port_dat_w[110])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<14>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[14]),
    .O(data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<46>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[14]),
    .O(data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<78>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[14]),
    .O(data_port_dat_w[78])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<111>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[15]),
    .O(data_port_dat_w[111])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<15>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[15]),
    .O(data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<47>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[15]),
    .O(data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<79>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[15]),
    .O(data_port_dat_w[79])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<112>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[16]),
    .O(data_port_dat_w[112])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<16>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[16]),
    .O(data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<48>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[16]),
    .O(data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<80>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[16]),
    .O(data_port_dat_w[80])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<113>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[17]),
    .O(data_port_dat_w[113])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<17>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[17]),
    .O(data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<49>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[17]),
    .O(data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<81>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[17]),
    .O(data_port_dat_w[81])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<114>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[18]),
    .O(data_port_dat_w[114])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<18>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[18]),
    .O(data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<50>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[18]),
    .O(data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<82>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[18]),
    .O(data_port_dat_w[82])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<115>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[19]),
    .O(data_port_dat_w[115])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<19>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[19]),
    .O(data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<51>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[19]),
    .O(data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<83>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[19]),
    .O(data_port_dat_w[83])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<116>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[20]),
    .O(data_port_dat_w[116])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<20>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[20]),
    .O(data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<52>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[20]),
    .O(data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<84>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[20]),
    .O(data_port_dat_w[84])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<117>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[21]),
    .O(data_port_dat_w[117])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<21>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[21]),
    .O(data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<53>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[21]),
    .O(data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<85>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[21]),
    .O(data_port_dat_w[85])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<118>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[22]),
    .O(data_port_dat_w[118])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<22>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[22]),
    .O(data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<54>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[22]),
    .O(data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<86>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[22]),
    .O(data_port_dat_w[86])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<119>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[23]),
    .O(data_port_dat_w[119])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<23>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[23]),
    .O(data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<55>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[23]),
    .O(data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<87>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[23]),
    .O(data_port_dat_w[87])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<120>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[24]),
    .O(data_port_dat_w[120])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<24>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[24]),
    .O(data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<56>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[24]),
    .O(data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<88>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[24]),
    .O(data_port_dat_w[88])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<121>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[25]),
    .O(data_port_dat_w[121])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<25>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[25]),
    .O(data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<57>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[25]),
    .O(data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<89>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[25]),
    .O(data_port_dat_w[89])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<122>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[26]),
    .O(data_port_dat_w[122])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<26>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[26]),
    .O(data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<58>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[26]),
    .O(data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<90>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[26]),
    .O(data_port_dat_w[90])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<123>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[27]),
    .O(data_port_dat_w[123])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<27>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[27]),
    .O(data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<59>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[27]),
    .O(data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<91>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[27]),
    .O(data_port_dat_w[91])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<124>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[28]),
    .O(data_port_dat_w[124])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<28>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[28]),
    .O(data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<60>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[28]),
    .O(data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<92>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[28]),
    .O(data_port_dat_w[92])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<125>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[29]),
    .O(data_port_dat_w[125])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<29>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[29]),
    .O(data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<61>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[29]),
    .O(data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<93>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[29]),
    .O(data_port_dat_w[93])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<126>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[30]),
    .O(data_port_dat_w[126])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<30>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[30]),
    .O(data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<62>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[30]),
    .O(data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<94>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[30]),
    .O(data_port_dat_w[94])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<127>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[31]),
    .O(data_port_dat_w[127])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<31>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[31]),
    .O(data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<63>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[31]),
    .O(data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<95>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[31]),
    .O(data_port_dat_w[95])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<1>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[1]),
    .O(data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<33>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[1]),
    .O(data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<65>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[1]),
    .O(data_port_dat_w[65])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<97>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[1]),
    .O(data_port_dat_w[97])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<2>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[2]),
    .O(data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<34>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[2]),
    .O(data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<66>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[2]),
    .O(data_port_dat_w[66])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<98>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[2]),
    .O(data_port_dat_w[98])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<35>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[3]),
    .O(data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<3>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[3]),
    .O(data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<67>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[3]),
    .O(data_port_dat_w[67])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_data_port_dat_w<99>111  (
    .I0(\Mmux_data_port_dat_w<0>111_5476 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(\Mmux_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[3]),
    .O(data_port_dat_w[99])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT33  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[18]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT31_8611 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT32_8612 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT43  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[19]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT41_8615 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT42_8616 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT53  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[20]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT51_8619 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT52_8620 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT63  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[21]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT61_8623 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT62_8624 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT73  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[22]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT71_8627 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT72_8628 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT83  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[23]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT81_8631 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT82_8632 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2020A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT35  (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT33_8885 ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[5] ),
    .I5(_n112321_FRB_3219),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT34_8886 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_623_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_623_o11),
    .I1(uart_phy_sink_ready_878),
    .I2(uart_phy_tx_busy_2210),
    .I3(uart_tx_fifo_readable_2214),
    .O(GND_1_o_GND_1_o_MUX_623_o)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT23  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[9] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[10] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT21_8785 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  sdram_bandwidth_update_re2 (
    .I0(interface_we_1233),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[5] ),
    .I4(sdram_bandwidth_update_re1),
    .O(sdram_bandwidth_update_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re1 (
    .I0(interface_we_1233),
    .I1(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I2(\interface_adr[3] ),
    .I3(\basesoc_csrbankarray_interface1_bank_bus_adr[5]_GND_1_o_wide_mux_1996_OUT<7>13_5491 ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re1 (
    .I0(\interface_adr[3] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(sdram_bandwidth_update_re1),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re1 (
    .I0(\interface_adr[3] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(_n112021),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re1 (
    .I0(sdram_bandwidth_update_re1),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n9679_inv1 (
    .I0(uart_phy_uart_clk_txen_911),
    .I1(uart_phy_tx_busy_2210),
    .I2(uart_phy_tx_bitcount[2]),
    .I3(uart_phy_tx_bitcount[3]),
    .I4(uart_phy_tx_bitcount[1]),
    .I5(uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o),
    .O(_n9679_inv)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_control0_re1 (
    .I0(\interface_adr[5] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(basesoc_csrbankarray_csrbank2_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[4] ),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I3(interface_we_1233),
    .I4(\interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata3_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .I5(_n112021),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(interface_we_1233),
    .I5(_n112021),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[0] ),
    .I2(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I3(interface_we_1233),
    .I4(\interface_adr[2] ),
    .I5(_n112021),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re1 (
    .I0(\interface_adr[3] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[0] ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(\interface_adr[2] ),
    .I5(_n112021),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi2_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT101  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[7]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT51  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[2]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT61  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[3]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT71  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[4]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT81  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[5]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT91  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(memdat_3[6]),
    .I3(\interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[2]_mux_2012_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(\multiplexer_state_FSM_FFd2-In1_8777 ),
    .I1(\multiplexer_state_FSM_FFd2-In2_8778 ),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .I3(multiplexer_state_FSM_FFd2_1275),
    .I4(\multiplexer_state_FSM_FFd2-In3_8779 ),
    .O(N1187)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine2_state_FSM_FFd3_4636),
    .I1(bankmachine7_state_FSM_FFd1_1250),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .I3(N1187),
    .I4(bankmachine7_state_FSM_FFd2_4647),
    .I5(_n6957),
    .O(\multiplexer_state_FSM_FFd2-In5_8780 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_uart_tx_fifo_level0_cy<2>12  (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_level0[1]),
    .I2(uart_tx_fifo_level0[0]),
    .I3(uart_tx_fifo_level0[2]),
    .O(Mcount_uart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  sdram_trrdcon_ready_glue_rst (
    .I0(sdram_trrdcon_ready_2265),
    .I1(sdram_choose_cmd_cmd_payload_ras_sdram_choose_cmd_cmd_payload_we_AND_268_o),
    .I2(sys_rst),
    .I3(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I4(sdram_trrdcon_count_2264),
    .O(sdram_trrdcon_ready_glue_rst_9343)
  );
  LUT5 #(
    .INIT ( 32'hFFFF888A ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_1084_o ),
    .I4(\lm32_cpu/load_store_unit/_n0269 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_9394 )
  );
  LUT6 #(
    .INIT ( 64'h0000000404100000 ))
  \lm32_cpu/decoder/store  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/store_d )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .O(basesoc_grant_glue_set_9347)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(sdram_bankmachine0_trccon_ready_2220),
    .I1(sdram_bankmachine0_trccon_count[1]),
    .I2(sdram_bankmachine0_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine0_trccon_valid),
    .O(sdram_bankmachine0_trccon_ready_glue_rst_9322)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(sdram_bankmachine0_trascon_ready_2221),
    .I1(sdram_bankmachine0_trascon_count[1]),
    .I2(sdram_bankmachine0_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine0_trccon_valid),
    .O(sdram_bankmachine0_trascon_ready_glue_rst_9323)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(sdram_bankmachine1_trascon_ready_2226),
    .I1(sdram_bankmachine1_trascon_count[1]),
    .I2(sdram_bankmachine1_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine1_trccon_valid),
    .O(sdram_bankmachine1_trascon_ready_glue_rst_9324)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(sdram_bankmachine1_trccon_ready_2225),
    .I1(sdram_bankmachine1_trccon_count[1]),
    .I2(sdram_bankmachine1_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine1_trccon_valid),
    .O(sdram_bankmachine1_trccon_ready_glue_rst_9326)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(sdram_bankmachine2_trccon_ready_2230),
    .I1(sdram_bankmachine2_trccon_count[1]),
    .I2(sdram_bankmachine2_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine2_trccon_valid),
    .O(sdram_bankmachine2_trccon_ready_glue_rst_9327)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(sdram_bankmachine2_trascon_ready_2231),
    .I1(sdram_bankmachine2_trascon_count[1]),
    .I2(sdram_bankmachine2_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine2_trccon_valid),
    .O(sdram_bankmachine2_trascon_ready_glue_rst_9329)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(sdram_bankmachine3_trccon_ready_2235),
    .I1(sdram_bankmachine3_trccon_count[1]),
    .I2(sdram_bankmachine3_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine3_trccon_valid),
    .O(sdram_bankmachine3_trccon_ready_glue_rst_9331)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(sdram_bankmachine3_trascon_ready_2236),
    .I1(sdram_bankmachine3_trascon_count[1]),
    .I2(sdram_bankmachine3_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine3_trccon_valid),
    .O(sdram_bankmachine3_trascon_ready_glue_rst_9333)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(sdram_bankmachine4_trccon_ready_2240),
    .I1(sdram_bankmachine4_trccon_count[1]),
    .I2(sdram_bankmachine4_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine4_trccon_valid),
    .O(sdram_bankmachine4_trccon_ready_glue_rst_9334)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(sdram_bankmachine4_trascon_ready_2241),
    .I1(sdram_bankmachine4_trascon_count[1]),
    .I2(sdram_bankmachine4_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine4_trccon_valid),
    .O(sdram_bankmachine4_trascon_ready_glue_rst_9335)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(sdram_bankmachine5_trascon_ready_2246),
    .I1(sdram_bankmachine5_trascon_count[1]),
    .I2(sdram_bankmachine5_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine5_trccon_valid),
    .O(sdram_bankmachine5_trascon_ready_glue_rst_9336)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(sdram_bankmachine5_trccon_ready_2245),
    .I1(sdram_bankmachine5_trccon_count[1]),
    .I2(sdram_bankmachine5_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine5_trccon_valid),
    .O(sdram_bankmachine5_trccon_ready_glue_rst_9338)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(sdram_bankmachine6_trccon_ready_2250),
    .I1(sdram_bankmachine6_trccon_count[1]),
    .I2(sdram_bankmachine6_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine6_trccon_valid),
    .O(sdram_bankmachine6_trccon_ready_glue_rst_9339)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(sdram_bankmachine6_trascon_ready_2251),
    .I1(sdram_bankmachine6_trascon_count[1]),
    .I2(sdram_bankmachine6_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine6_trccon_valid),
    .O(sdram_bankmachine6_trascon_ready_glue_rst_9342)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(sdram_bankmachine7_trccon_ready_2255),
    .I1(sdram_bankmachine7_trccon_count[1]),
    .I2(sdram_bankmachine7_trccon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine7_trccon_valid),
    .O(sdram_bankmachine7_trccon_ready_glue_rst_9344)
  );
  LUT5 #(
    .INIT ( 32'hBA00BABA ))
  sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(sdram_bankmachine7_trascon_ready_2256),
    .I1(sdram_bankmachine7_trascon_count[1]),
    .I2(sdram_bankmachine7_trascon_count[0]),
    .I3(sys_rst),
    .I4(sdram_bankmachine7_trccon_valid),
    .O(sdram_bankmachine7_trascon_ready_glue_rst_9345)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_2977),
    .I4(port_cmd_ready6),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  uart_phy_rx_busy_glue_set (
    .I0(uart_phy_rx_busy_47),
    .I1(uart_phy_rx_bitcount[3]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(regs1_6),
    .I4(GND_1_o_GND_1_o_MUX_634_o1_5467),
    .I5(uart_phy_rx_r_12),
    .O(uart_phy_rx_busy_glue_set_9314)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA6 ))
  sdram_time0_2_glue_set (
    .I0(sdram_time0[2]),
    .I1(sdram_max_time0_inv),
    .I2(sdram_time0[0]),
    .I3(sdram_time0[1]),
    .I4(array_muxed17_INV_342_o2),
    .I5(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time0_2_glue_set_9377)
  );
  LUT6 #(
    .INIT ( 64'hBBBBB0000BBB0000 ))
  serial_tx_glue_rst (
    .I0(sys_rst),
    .I1(uart_phy_sink_valid_uart_phy_sink_ready_AND_960_o),
    .I2(uart_phy_uart_clk_txen_911),
    .I3(uart_phy_tx_busy_2210),
    .I4(serial_tx_OBUF_2211),
    .I5(\uart_phy_tx_reg[0]_PWR_1_o_MUX_615_o ),
    .O(serial_tx_glue_rst_9349)
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  sdram_trrdcon_count_glue_set (
    .I0(sdram_trrdcon_count_2264),
    .I1(sdram_trrdcon_ready_2265),
    .I2(sdram_choose_cmd_cmd_valid_sdram_choose_cmd_cmd_ready_AND_233_o),
    .I3(sdram_choose_cmd_cmd_payload_ras_sdram_choose_cmd_cmd_payload_we_AND_268_o),
    .O(sdram_trrdcon_count_glue_set_9374)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \lm32_cpu/valid_f_rstpot_SW1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_6721 ),
    .I1(\lm32_cpu/instruction_unit/icache/refilling_6723 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_6720 ),
    .I3(\lm32_cpu/instruction_unit/icache/restart_request_6725 ),
    .O(N1189)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010100010 ))
  \lm32_cpu/valid_f_rstpot  (
    .I0(\lm32_cpu/icache_refill_request ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(N1189),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/kill_f ),
    .I5(\lm32_cpu/valid_f_6284 ),
    .O(\lm32_cpu/valid_f_rstpot_9522 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_uart_tx_fifo_level0_xor<3>11  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank4_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(uart_tx_trigger),
    .I4(interface_we_1233),
    .I5(Mcount_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(sdram_choose_req_grant_FSM_FFd4_1267),
    .I1(\sdram_choose_req_grant_FSM_FFd7-In1_4692 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In3_4686 ),
    .I3(\sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In2_4688 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In1_4690 ),
    .O(\sdram_choose_req_grant_FSM_FFd3-In2_8638 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/stall_x )
  );
  LUT6 #(
    .INIT ( 64'hAAA8A02AAAAAAAAA ))
  sdram_choose_req_grant_SF901 (
    .I0(\sdram_choose_req_grant_FSM_FFd5-In1_4691 ),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(sdram_bankmachine5_cmd_payload_is_write),
    .I3(array_muxed17_INV_342_o2),
    .I4(sdram_bankmachine5_cmd_payload_is_read),
    .I5(sdram_bankmachine5_cmd_valid),
    .O(sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  litedramwishbone2native_state_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(rhs_array_muxed44[9]),
    .I1(litedramwishbone2native_state_FSM_FFd3_2977),
    .I2(_n6123[0]),
    .I3(rhs_array_muxed44[10]),
    .I4(port_cmd_ready52_5492),
    .I5(port_cmd_ready62_8876),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \_n11217<5>11  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[0] ),
    .O(\_n11217<5>1 )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_734_o1 (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[11] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[9] ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_734_o)
  );
  LUT5 #(
    .INIT ( 32'h00010000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re11 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi3_command0_re1)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \sdram_generator_counter[5]_PWR_1_o_equal_1601_o<5>1  (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[0]),
    .I2(sdram_generator_counter[2]),
    .I3(sdram_generator_counter[5]),
    .I4(sdram_generator_counter[4]),
    .I5(sdram_generator_counter[3]),
    .O(\sdram_generator_counter[5]_PWR_1_o_equal_1601_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  sdram_choose_cmd_cmd_payload_ras_sdram_choose_cmd_cmd_payload_we_AND_268_o1 (
    .I0(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas1_8401),
    .I1(sdram_choose_cmd_cmd_payload_ras),
    .I2(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas3_8403),
    .I3(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas5_8405),
    .I4(sdram_choose_cmd_grant_sdram_choose_cmd_cmd_payload_cas7_8407),
    .I5(sdram_choose_cmd_cmd_payload_we),
    .O(sdram_choose_cmd_cmd_payload_ras_sdram_choose_cmd_cmd_payload_we_AND_268_o)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid11 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .I1(sdram_bankmachine0_row_opened_2217),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine0_row_hit),
    .O(sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid31 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .I1(sdram_bankmachine2_row_opened_2227),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine2_row_hit),
    .O(sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid51 (
    .I0(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .I1(sdram_bankmachine4_row_opened_2237),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine4_row_hit),
    .O(sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid61 (
    .I0(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .I1(sdram_bankmachine5_row_opened_2242),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine5_row_hit),
    .O(sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  sdram_cmd_valid71 (
    .I0(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .I1(sdram_bankmachine6_row_opened_2247),
    .I2(refresher_state_FSM_FFd2_1234),
    .I3(refresher_state_FSM_FFd1_1235),
    .I4(sdram_generator_done_1115),
    .I5(sdram_bankmachine6_row_hit),
    .O(sdram_cmd_valid_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_choose_req_cmd_valid_sdram_choose_req_cmd_ready_AND_235_o)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(rhs_array_muxed6),
    .O(sdram_choose_req_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \lm32_cpu/kill_d1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_taken_m_5842 ),
    .O(\lm32_cpu/kill_d )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd1-In1_4668 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd1-In2_4666 ),
    .I2(sdram_bankmachine1_cmd_payload_is_read),
    .I3(sdram_bankmachine1_cmd_payload_is_write),
    .I4(sdram_bankmachine1_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In1_5448 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd6-In111_4661 ),
    .I1(\sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(sdram_bankmachine2_cmd_payload_is_read),
    .I3(sdram_bankmachine2_cmd_payload_is_write),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(\sdram_choose_cmd_grant_FSM_FFd5-In4_5489 )
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  basesoc_wait_inv11 (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I3(basesoc_shared_ack),
    .O(basesoc_wait_inv)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o<3>11  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .I1(basesoc_grant_2267),
    .I2(cache_state_FSM_FFd2_4617),
    .I3(cache_state_FSM_FFd3_4616),
    .I4(\tag_do_tag[22]_GND_1_o_equal_747_o ),
    .O(\interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o<3>1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  uart_tx_fifo_wrport_we1 (
    .I0(basesoc_csrbankarray_csrbank4_sel),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(interface_we_1233),
    .I4(\interface_adr[2] ),
    .I5(uart_tx_trigger),
    .O(uart_tx_fifo_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  \basesoc_slave_sel<0><28>1  (
    .I0(\basesoc_slave_sel<1><28>1_5443 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(basesoc_slave_sel[0])
  );
  LUT5 #(
    .INIT ( 32'hFEA8FFAA ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(rhs_array_muxed44[9]),
    .I2(sdram_bankmachine5_req_lock),
    .I3(sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I4(port_cmd_ready4_5452),
    .O(\Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_uart_rx_fifo_level0_xor<2>11  (
    .I0(uart_rx_fifo_level0[1]),
    .I1(uart_rx_fifo_level0[0]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[3]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_phy_source_valid_912),
    .O(\Result<2>9 )
  );
  LUT6 #(
    .INIT ( 64'h4445444400010000 ))
  \lm32_cpu/valid_m_rstpot  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/valid_x_6546 ),
    .I5(\lm32_cpu/valid_m_6545 ),
    .O(\lm32_cpu/valid_m_rstpot_9516 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sram_we<2>1  (
    .I0(basesoc_grant_2267),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sram_we<3>1  (
    .I0(basesoc_grant_2267),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sram_we<0>1  (
    .I0(basesoc_grant_2267),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \sram_we<1>1  (
    .I0(basesoc_grant_2267),
    .I1(basesoc_slave_sel[1]),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I3(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I4(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[4] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[5] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[6] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[7] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[8] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[9] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[10] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[11] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[2] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEFEEEE44404444 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[3] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I4(\lm32_cpu/mc_stall_request_x ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000200 ))
  \lm32_cpu/load_store_unit/_n02691  (
    .I0(\lm32_cpu/valid_m_6545 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I3(\lm32_cpu/store_m_6315 ),
    .I4(\lm32_cpu/stall_m2_9096 ),
    .I5(\lm32_cpu/exception_m_6317 ),
    .O(\lm32_cpu/load_store_unit/_n0269 )
  );
  LUT6 #(
    .INIT ( 64'h5554555555555555 ))
  \Mmux_sdram_generator_counter[5]_GND_1_o_mux_1606_OUT11  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[3]),
    .I2(sdram_generator_counter[2]),
    .I3(sdram_generator_counter[4]),
    .I4(sdram_generator_counter[5]),
    .I5(sdram_generator_counter[1]),
    .O(\sdram_generator_counter[5]_GND_1_o_mux_1606_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  \basesoc_slave_sel<1><28>2  (
    .I0(\basesoc_slave_sel<1><28>1_5443 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<3><28>1  (
    .I0(rhs_array_muxed44[28]),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11 (
    .I0(rhs_array_muxed44[0]),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(N819)
  );
  LUT5 #(
    .INIT ( 32'h0100ABAA ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I1(\lm32_cpu/instruction_unit/icache_refill_ready_7087 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_7243 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .I4(\lm32_cpu/instruction_unit/_n0211_inv ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_9385 )
  );
  LUT6 #(
    .INIT ( 64'h08888888A8888888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_7475 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I3(basesoc_shared_ack),
    .I4(basesoc_grant_2267),
    .I5(\lm32_cpu/load_store_unit/d_we_o_469 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_9521 )
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  sram_bus_ack_rstpot (
    .I0(basesoc_slave_sel[1]),
    .I1(sram_bus_ack_852),
    .I2(sys_rst),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .O(sram_bus_ack_rstpot_9523)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAFFFFFFFF ))
  uart_rx_fifo_readable_glue_set (
    .I0(uart_rx_fifo_readable_2215),
    .I1(interface_dat_w[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I3(basesoc_csrbankarray_csrbank4_sel),
    .I4(interface_we_1233),
    .I5(n0077),
    .O(uart_rx_fifo_readable_glue_set_9318)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  sdram_time1_3_glue_set (
    .I0(sdram_max_time1_inv),
    .I1(sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1274),
    .I4(multiplexer_state_FSM_FFd2_1275),
    .I5(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time1_3_glue_set_9383)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  sdram_time0_3_glue_set (
    .I0(sdram_max_time0_inv),
    .I1(sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1275),
    .I4(multiplexer_state_FSM_FFd1_1274),
    .I5(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time0_3_glue_set_9378)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  sdram_time0_4_glue_set (
    .I0(sdram_max_time0_inv),
    .I1(sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1275),
    .I4(multiplexer_state_FSM_FFd1_1274),
    .I5(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time0_4_glue_set_9379)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  timer0_eventmanager_storage_full_rstpot (
    .I0(timer0_eventmanager_storage_full_2170),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_734_o),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[4] ),
    .I5(interface_dat_w[0]),
    .O(timer0_eventmanager_storage_full_rstpot_9514)
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[0]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[1]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[2]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[3]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[4]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[5]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[7]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[8]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[10]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[11]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[12]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[13]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_grant_2267),
    .I1(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[15]),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2267),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_467 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT5 #(
    .INIT ( 32'hFF57FFFF ))
  \lm32_cpu/mc_arithmetic/Mmux__n012318_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n012314_9279 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I3(\lm32_cpu/mc_arithmetic/b [9]),
    .I4(\lm32_cpu/mc_arithmetic/Mmux__n012315_9280 ),
    .O(N1181)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT121 ),
    .I3(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I4(\interface_adr[4] ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi1_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n9886_inv1 (
    .I0(rhs_array_muxed10),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1274),
    .I3(multiplexer_state_FSM_FFd2_1275),
    .I4(multiplexer_state_FSM_FFd3_1276),
    .I5(sdram_twtrcon_ready_2266),
    .O(_n9886_inv)
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_sdram_twtrcon_count_xor<0>11  (
    .I0(sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(rhs_array_muxed10),
    .I5(rhs_array_muxed6),
    .O(Mcount_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'h4000000055555555 ))
  uart_rx_fifo_do_read1 (
    .I0(n0077),
    .I1(interface_we_1233),
    .I2(interface_dat_w[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I4(basesoc_csrbankarray_csrbank4_sel),
    .I5(uart_rx_fifo_readable_2215),
    .O(uart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  write_ctrl2 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[2]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl2_4324)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  write_ctrl3 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[3]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl3_4325)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl6 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl6_4328)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl7 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl7_4329)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl10 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl10_4332)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl11 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl11_4333)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl14 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl14_4336)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl15 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl15_4337)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl18 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl18_4340)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl19 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl19_4341)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl22 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl22_4344)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl23 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl23_4345)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl26 (
    .I0(sram_we[2]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl26_4348)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl27 (
    .I0(sram_we[3]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl27_4349)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[2]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl30_4352)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[3]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl31_4353)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  write_ctrl32 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl)
  );
  LUT6 #(
    .INIT ( 64'h0000001010001010 ))
  write_ctrl1 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[1]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(write_ctrl1_4323)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl4 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl4_4326)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl5 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl5_4327)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl8 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl8_4330)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl9 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(write_ctrl9_4331)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl12 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl12_4334)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl13 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl13_4335)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl16 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl16_4338)
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  write_ctrl17 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl17_4339)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl20 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl20_4342)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl21 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl21_4343)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl24 (
    .I0(sram_we[0]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl24_4346)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl25 (
    .I0(sram_we[1]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(write_ctrl25_4347)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[0]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl28_4350)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(sram_we[1]),
    .I3(basesoc_grant_2267),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(write_ctrl29_4351)
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re1 (
    .I0(\interface_adr[5] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re1 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re1 (
    .I0(\interface_adr[2] ),
    .I1(interface_we_1233),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re1 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank2_dfii_pi3_wrdata3_re11_FRB_5441),
    .I4(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3671 ),
    .I5(interface_we_1233),
    .O(basesoc_csrbankarray_csrbank2_dfii_pi0_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(port_cmd_ready5_5463),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>16 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(port_cmd_ready4_5452),
    .I3(port_cmd_ready21_5471),
    .I4(sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>15 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(sdram_bankmachine5_cmd_payload_is_write),
    .I5(sdram_bankmachine5_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd1-In3_4686 )
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine0_trccon_valid1 (
    .I0(bankmachine0_state_FSM_FFd3_4626),
    .I1(bankmachine0_state_FSM_FFd1_1236),
    .I2(bankmachine0_state_FSM_FFd2_4627),
    .I3(sdram_bankmachine0_trccon_ready_2220),
    .I4(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine1_trccon_valid1 (
    .I0(bankmachine1_state_FSM_FFd3_4621),
    .I1(bankmachine1_state_FSM_FFd1_1238),
    .I2(bankmachine1_state_FSM_FFd2_4622),
    .I3(sdram_bankmachine1_trccon_ready_2225),
    .I4(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine2_trccon_valid1 (
    .I0(bankmachine2_state_FSM_FFd3_4636),
    .I1(bankmachine2_state_FSM_FFd1_1240),
    .I2(bankmachine2_state_FSM_FFd2_4637),
    .I3(sdram_bankmachine2_trccon_ready_2230),
    .I4(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine3_trccon_valid1 (
    .I0(bankmachine3_state_FSM_FFd3_4641),
    .I1(bankmachine3_state_FSM_FFd1_1242),
    .I2(bankmachine3_state_FSM_FFd2_4642),
    .I3(sdram_bankmachine3_trccon_ready_2235),
    .I4(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine4_trccon_valid1 (
    .I0(bankmachine4_state_FSM_FFd3_4631),
    .I1(bankmachine4_state_FSM_FFd1_1244),
    .I2(bankmachine4_state_FSM_FFd2_4632),
    .I3(sdram_bankmachine4_trccon_ready_2240),
    .I4(sdram_bankmachine4_cmd_ready),
    .O(sdram_bankmachine4_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine5_trccon_valid1 (
    .I0(bankmachine5_state_FSM_FFd3_4651),
    .I1(bankmachine5_state_FSM_FFd1_1246),
    .I2(bankmachine5_state_FSM_FFd2_4652),
    .I3(sdram_bankmachine5_trccon_ready_2245),
    .I4(sdram_bankmachine5_cmd_ready),
    .O(sdram_bankmachine5_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine6_trccon_valid1 (
    .I0(bankmachine6_state_FSM_FFd3_4656),
    .I1(bankmachine6_state_FSM_FFd1_1248),
    .I2(bankmachine6_state_FSM_FFd2_4657),
    .I3(sdram_bankmachine6_trccon_ready_2250),
    .I4(sdram_bankmachine6_cmd_ready),
    .O(sdram_bankmachine6_trccon_valid)
  );
  LUT5 #(
    .INIT ( 32'h02000000 ))
  sdram_bankmachine7_trccon_valid1 (
    .I0(bankmachine7_state_FSM_FFd3_4646),
    .I1(bankmachine7_state_FSM_FFd1_1250),
    .I2(bankmachine7_state_FSM_FFd2_4647),
    .I3(sdram_bankmachine7_trccon_ready_2255),
    .I4(sdram_bankmachine7_cmd_ready),
    .O(sdram_bankmachine7_trccon_valid)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  sdram_time1_2_glue_set (
    .I0(sdram_time1[2]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(multiplexer_state_FSM_FFd3_1276),
    .I4(sdram_time1[3]),
    .I5(array_muxed17_INV_342_o2),
    .O(sdram_time1_2_glue_set_9382)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1236),
    .I1(bankmachine0_state_FSM_FFd2_4627),
    .I2(bankmachine0_state_FSM_FFd3_4626),
    .I3(sdram_bankmachine0_trccon_ready_2220),
    .I4(sdram_bankmachine0_row_opened_2217),
    .O(sdram_bankmachine0_row_opened_glue_set_9350)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1238),
    .I1(bankmachine1_state_FSM_FFd2_4622),
    .I2(bankmachine1_state_FSM_FFd3_4621),
    .I3(sdram_bankmachine1_trccon_ready_2225),
    .I4(sdram_bankmachine1_row_opened_2222),
    .O(sdram_bankmachine1_row_opened_glue_set_9351)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1240),
    .I1(bankmachine2_state_FSM_FFd2_4637),
    .I2(bankmachine2_state_FSM_FFd3_4636),
    .I3(sdram_bankmachine2_trccon_ready_2230),
    .I4(sdram_bankmachine2_row_opened_2227),
    .O(sdram_bankmachine2_row_opened_glue_set_9352)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1242),
    .I1(bankmachine3_state_FSM_FFd2_4642),
    .I2(bankmachine3_state_FSM_FFd3_4641),
    .I3(sdram_bankmachine3_trccon_ready_2235),
    .I4(sdram_bankmachine3_row_opened_2232),
    .O(sdram_bankmachine3_row_opened_glue_set_9353)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1244),
    .I1(bankmachine4_state_FSM_FFd2_4632),
    .I2(bankmachine4_state_FSM_FFd3_4631),
    .I3(sdram_bankmachine4_trccon_ready_2240),
    .I4(sdram_bankmachine4_row_opened_2237),
    .O(sdram_bankmachine4_row_opened_glue_set_9354)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1246),
    .I1(bankmachine5_state_FSM_FFd2_4652),
    .I2(bankmachine5_state_FSM_FFd3_4651),
    .I3(sdram_bankmachine5_trccon_ready_2245),
    .I4(sdram_bankmachine5_row_opened_2242),
    .O(sdram_bankmachine5_row_opened_glue_set_9355)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1248),
    .I1(bankmachine6_state_FSM_FFd2_4657),
    .I2(bankmachine6_state_FSM_FFd3_4656),
    .I3(sdram_bankmachine6_trccon_ready_2250),
    .I4(sdram_bankmachine6_row_opened_2247),
    .O(sdram_bankmachine6_row_opened_glue_set_9356)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1250),
    .I1(bankmachine7_state_FSM_FFd2_4647),
    .I2(bankmachine7_state_FSM_FFd3_4646),
    .I3(sdram_bankmachine7_trccon_ready_2255),
    .I4(sdram_bankmachine7_row_opened_2252),
    .O(sdram_bankmachine7_row_opened_glue_set_9357)
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(port_cmd_ready4_5452),
    .I3(litedramwishbone2native_state_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I4(\Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>1 ),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  sdram_time1_1_glue_set (
    .I0(sdram_time1[0]),
    .I1(sdram_time1[1]),
    .I2(sdram_time1[3]),
    .I3(sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1276),
    .I5(array_muxed17_INV_342_o2),
    .O(sdram_time1_1_glue_set_9381)
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  sdram_time1_0_glue_set (
    .I0(sdram_time1[0]),
    .I1(sdram_time1[3]),
    .I2(sdram_time1[2]),
    .I3(sdram_time1[1]),
    .I4(array_muxed17_INV_342_o2),
    .I5(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time1_0_glue_set_9380)
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(\basesoc_slave_sel<1><28>11 ),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(basesoc_slave_sel[2])
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11 (
    .I0(rhs_array_muxed44[1]),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(N818)
  );
  LUT6 #(
    .INIT ( 64'h5444100010001000 ))
  basesoc_csrbankarray_csrbank2_dfii_pi3_address0_re11 (
    .I0(rhs_array_muxed44[4]),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(N820)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111  (
    .I0(rhs_array_muxed44[2]),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N816)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(sdram_bankmachine0_trccon_ready_2220),
    .I1(sdram_bankmachine0_trccon_count[0]),
    .I2(sdram_bankmachine0_cmd_valid),
    .I3(sdram_bankmachine0_row_open),
    .I4(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_trccon_count_0_glue_set_9358)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(sdram_bankmachine0_trccon_count[1]),
    .I1(sdram_bankmachine0_trccon_ready_2220),
    .I2(sdram_bankmachine0_trccon_count[0]),
    .I3(sdram_bankmachine0_cmd_valid),
    .I4(sdram_bankmachine0_row_open),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_trccon_count_1_glue_set_9359)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(sdram_bankmachine2_trccon_ready_2230),
    .I1(sdram_bankmachine2_trccon_count[0]),
    .I2(sdram_bankmachine2_cmd_valid),
    .I3(sdram_bankmachine2_row_open),
    .I4(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_trccon_count_0_glue_set_9360)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(sdram_bankmachine2_trccon_count[1]),
    .I1(sdram_bankmachine2_trccon_ready_2230),
    .I2(sdram_bankmachine2_trccon_count[0]),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_bankmachine2_row_open),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_trccon_count_1_glue_set_9361)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(sdram_bankmachine1_trccon_ready_2225),
    .I1(sdram_bankmachine1_trccon_count[0]),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(sdram_bankmachine1_row_open),
    .I4(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_trccon_count_0_glue_set_9362)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(sdram_bankmachine1_trccon_count[1]),
    .I1(sdram_bankmachine1_trccon_ready_2225),
    .I2(sdram_bankmachine1_trccon_count[0]),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(sdram_bankmachine1_row_open),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_trccon_count_1_glue_set_9363)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(sdram_bankmachine5_trccon_ready_2245),
    .I1(sdram_bankmachine5_trccon_count[0]),
    .I2(sdram_bankmachine5_cmd_valid),
    .I3(sdram_bankmachine5_row_open),
    .I4(sdram_bankmachine5_cmd_ready),
    .O(sdram_bankmachine5_trccon_count_0_glue_set_9364)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(sdram_bankmachine5_trccon_count[1]),
    .I1(sdram_bankmachine5_trccon_ready_2245),
    .I2(sdram_bankmachine5_trccon_count[0]),
    .I3(sdram_bankmachine5_cmd_valid),
    .I4(sdram_bankmachine5_row_open),
    .I5(sdram_bankmachine5_cmd_ready),
    .O(sdram_bankmachine5_trccon_count_1_glue_set_9365)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(sdram_bankmachine4_trccon_ready_2240),
    .I1(sdram_bankmachine4_trccon_count[0]),
    .I2(sdram_bankmachine4_cmd_valid),
    .I3(sdram_bankmachine4_row_open),
    .I4(sdram_bankmachine4_cmd_ready),
    .O(sdram_bankmachine4_trccon_count_0_glue_set_9366)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(sdram_bankmachine4_trccon_count[1]),
    .I1(sdram_bankmachine4_trccon_ready_2240),
    .I2(sdram_bankmachine4_trccon_count[0]),
    .I3(sdram_bankmachine4_cmd_valid),
    .I4(sdram_bankmachine4_row_open),
    .I5(sdram_bankmachine4_cmd_ready),
    .O(sdram_bankmachine4_trccon_count_1_glue_set_9367)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(sdram_bankmachine3_trccon_ready_2235),
    .I1(sdram_bankmachine3_trccon_count[0]),
    .I2(sdram_bankmachine3_cmd_valid),
    .I3(sdram_bankmachine3_row_open),
    .I4(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_trccon_count_0_glue_set_9368)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(sdram_bankmachine3_trccon_count[1]),
    .I1(sdram_bankmachine3_trccon_ready_2235),
    .I2(sdram_bankmachine3_trccon_count[0]),
    .I3(sdram_bankmachine3_cmd_valid),
    .I4(sdram_bankmachine3_row_open),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_trccon_count_1_glue_set_9369)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(sdram_bankmachine6_trccon_ready_2250),
    .I1(sdram_bankmachine6_trccon_count[0]),
    .I2(sdram_bankmachine6_cmd_valid),
    .I3(sdram_bankmachine6_row_open),
    .I4(sdram_bankmachine6_cmd_ready),
    .O(sdram_bankmachine6_trccon_count_0_glue_set_9370)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(sdram_bankmachine6_trccon_count[1]),
    .I1(sdram_bankmachine6_trccon_ready_2250),
    .I2(sdram_bankmachine6_trccon_count[0]),
    .I3(sdram_bankmachine6_cmd_valid),
    .I4(sdram_bankmachine6_row_open),
    .I5(sdram_bankmachine6_cmd_ready),
    .O(sdram_bankmachine6_trccon_count_1_glue_set_9371)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(sdram_bankmachine7_trccon_ready_2255),
    .I1(sdram_bankmachine7_trccon_count[0]),
    .I2(sdram_bankmachine7_cmd_valid),
    .I3(sdram_bankmachine7_row_open),
    .I4(sdram_bankmachine7_cmd_ready),
    .O(sdram_bankmachine7_trccon_count_0_glue_set_9372)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(sdram_bankmachine7_trccon_count[1]),
    .I1(sdram_bankmachine7_trccon_ready_2255),
    .I2(sdram_bankmachine7_trccon_count[0]),
    .I3(sdram_bankmachine7_cmd_valid),
    .I4(sdram_bankmachine7_row_open),
    .I5(sdram_bankmachine7_cmd_ready),
    .O(sdram_bankmachine7_trccon_count_1_glue_set_9373)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  sdram_time0_0_glue_set (
    .I0(sdram_max_time0_inv),
    .I1(sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1275),
    .I3(multiplexer_state_FSM_FFd1_1274),
    .I4(multiplexer_state_FSM_FFd3_1276),
    .O(sdram_time0_0_glue_set_9375)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1275),
    .I1(multiplexer_state_FSM_FFd1_1274),
    .I2(multiplexer_state_FSM_FFd3_1276),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[1]),
    .I5(sdram_time0[0]),
    .O(sdram_time0_1_glue_set_9376)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n111961 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[5] ),
    .I5(\interface_adr[3] ),
    .O(_n11196)
  );
  LUT5 #(
    .INIT ( 32'h54545455 ))
  \lm32_cpu/stall_x_inv331  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_uart_rx_fifo_level0_cy<2>12  (
    .I0(uart_phy_source_valid_912),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[0]),
    .O(Mcount_uart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_uart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_uart_rx_fifo_level0_lut[3]),
    .I1(uart_phy_source_valid_912),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .I4(uart_rx_fifo_level0[0]),
    .O(\Result<3>8 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full_0_1_9699)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_9700)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_9701),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_9702),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_9703),
    .Q(half_rate_phy_record1_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_9704),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_9705),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_9706),
    .Q(half_rate_phy_record0_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(sdram_dfi_p1_bank[0]),
    .I1(sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record1_bank_0_rstpot_9701)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(sdram_dfi_p1_bank[1]),
    .I1(sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record1_bank_1_rstpot_9702)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(sdram_dfi_p1_bank[2]),
    .I1(sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record1_bank_2_rstpot_9703)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(sdram_dfi_p0_bank[0]),
    .I1(sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record0_bank_0_rstpot_9704)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(sdram_dfi_p0_bank[1]),
    .I1(sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record0_bank_1_rstpot_9705)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(sdram_dfi_p0_bank[2]),
    .I1(sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(phase_sel_2_9707),
    .I4(sdram_storage_full_0_2_9708),
    .I5(_n9533),
    .O(half_rate_phy_record0_bank_2_rstpot_9706)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_9707)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full_0_2_9708)
  );
  FD #(
    .INIT ( 1'b0 ))
  interface_we_1 (
    .C(sys_clk),
    .D(interface_we_rstpot_9525),
    .Q(interface_we_1_9709)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N817),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_1_9710 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(interface_adr_2_1_9711)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(interface_adr_3_1_9712)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full_0_3_9713)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full_0_4_9714)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_9715)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_4 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_4_9716)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full_0_5_9717)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(interface_adr_5_1_9718)
  );
  FD #(
    .INIT ( 1'b0 ))
  interface_we_2 (
    .C(sys_clk),
    .D(interface_we_rstpot_9525),
    .Q(interface_we_2_9719)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_2  (
    .C(sys_clk),
    .D(N817),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_2_9720 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_5 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1533_o),
    .R(sys2x_rst),
    .Q(phase_sel_5_9721)
  );
  FD #(
    .INIT ( 1'b0 ))
  interface_we_3 (
    .C(sys_clk),
    .D(interface_we_rstpot_9525),
    .Q(interface_we_3_9722)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3  (
    .C(sys_clk),
    .D(N817),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank2_sel<13>1_FRB_3_9723 )
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N1191),
    .I1(N1192),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_6398 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N1191)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N1192)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N1193),
    .I1(N1194),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_9519 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_6832 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N1193)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_6832 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_6833 ),
    .O(N1194)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT8_SW0  (
    .I0(N1195),
    .I1(N1196),
    .S(\interface_adr[2] ),
    .O(N588)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT8_SW0_F  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(mux107_122_5216),
    .I3(mux107_133_5207),
    .I4(mux107_125_5209),
    .I5(mux107_111_5218),
    .O(N1195)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT8_SW0_G  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(mux107_13_5215),
    .I3(mux107_14_5206),
    .I4(mux107_132_5208),
    .I5(mux107_121_5217),
    .O(N1196)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT6_SW0  (
    .I0(N1197),
    .I1(N1198),
    .S(\interface_adr[2] ),
    .O(N592)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT6_SW0_F  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[3] ),
    .I2(mux105_112_5184),
    .I3(mux105_122_5182),
    .I4(mux105_111_5186),
    .I5(mux105_10_5188),
    .O(N1197)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT6_SW0_G  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[3] ),
    .I2(mux105_121_5183),
    .I3(mux105_13_5181),
    .I4(mux105_12_5185),
    .I5(mux105_11_5187),
    .O(N1198)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1199),
    .I1(N1200),
    .S(multiplexer_state_FSM_FFd2_1275),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1276),
    .I1(sdram_read_available),
    .I2(sdram_write_available),
    .I3(sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_1274),
    .I5(\multiplexer_state_FSM_FFd2-In5_8780 ),
    .O(N1199)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1274),
    .I1(multiplexer_state_FSM_FFd3_1276),
    .I2(refresher_state_FSM_FFd1_1235),
    .I3(sdram_generator_done_1115),
    .I4(\multiplexer_state_FSM_FFd2-In5_8780 ),
    .I5(sdram_twtrcon_ready_2266),
    .O(N1200)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16  (
    .I0(N1201),
    .I1(N1202),
    .S(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT15 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16_F  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_value_status[24]),
    .I3(timer0_value_status[16]),
    .I4(timer0_en_storage_full_2169),
    .O(N1201)
  );
  LUT5 #(
    .INIT ( 32'hBF1FB515 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT16_G  (
    .I0(\interface_adr[0] ),
    .I1(timer0_zero_trigger_INV_281_o),
    .I2(\interface_adr[1] ),
    .I3(timer0_zero_pending_2216),
    .I4(timer0_value_status[0]),
    .O(N1202)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT7_SW0  (
    .I0(N1203),
    .I1(N1204),
    .S(\interface_adr[2] ),
    .O(N590)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT7_SW0_F  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[5] ),
    .I2(mux106_122_5198),
    .I3(mux106_133_5189),
    .I4(mux106_125_5191),
    .I5(mux106_111_5200),
    .O(N1203)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1999_OUT7_SW0_G  (
    .I0(\interface_adr[3] ),
    .I1(mux106_13_5197),
    .I2(\interface_adr[5] ),
    .I3(mux106_132_5190),
    .I4(mux106_121_5199),
    .O(N1204)
  );
  MUXF7   \lm32_cpu/Mmux_x_result813  (
    .I0(N1205),
    .I1(N1206),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/Mmux_x_result812 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_F  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N1205)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_G  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/direction_x_6397 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_6417 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_6416 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N1206)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT13  (
    .I0(N1207),
    .I1(N1208),
    .S(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT13_F  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(timer0_load_storage_full_16_2488),
    .I3(timer0_load_storage_full[0]),
    .I4(timer0_load_storage_full_8_2496),
    .I5(timer0_load_storage_full_24_2480),
    .O(N1207)
  );
  LUT5 #(
    .INIT ( 32'hFBD97351 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT13_G  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(timer0_reload_storage_full_8_2528),
    .I3(timer0_reload_storage_full_16_2520),
    .I4(timer0_reload_storage_full[0]),
    .O(N1208)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13  (
    .I0(N1209),
    .I1(N1210),
    .S(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13_F  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(ctrl_storage_full_16_2096),
    .I3(ctrl_storage_full_8_2100),
    .I4(ctrl_storage_full_24_2091),
    .O(N1209)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT13_G  (
    .I0(\interface_adr[1] ),
    .I1(ctrl_bus_errors[16]),
    .I2(\interface_adr[0] ),
    .I3(ctrl_bus_errors[24]),
    .I4(ctrl_storage_full_0_2104),
    .O(N1210)
  );
  MUXF7   Mmux_array_muxed411 (
    .I0(N1211),
    .I1(N1212),
    .S(half_rate_phy_phase_sel),
    .O(array_muxed4)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_F (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record0_cas_n_BRB1_9543),
    .I2(half_rate_phy_record0_cas_n_BRB2_9544),
    .I3(half_rate_phy_record0_cas_n_BRB3_9545),
    .I4(half_rate_phy_record0_cas_n_BRB4_9546),
    .O(N1211)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_G (
    .I0(half_rate_phy_record0_cas_n_BRB0_9542),
    .I1(half_rate_phy_record1_cas_n_BRB1_9547),
    .I2(half_rate_phy_record1_cas_n_BRB2_9548),
    .I3(half_rate_phy_record1_cas_n_BRB3_9549),
    .I4(half_rate_phy_record1_cas_n_BRB4_9550),
    .O(N1212)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112  (
    .I0(N1213),
    .I1(N1214),
    .S(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_5484 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF4444444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_F  (
    .I0(\interface_adr[5] ),
    .I1(sdram_bandwidth_update_re1),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(_n112021),
    .I5(_n111931_FRB_3218),
    .O(N1213)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT112_G  (
    .I0(_n111931_FRB_3218),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[4]_mux_2010_OUT21111_FRB_5480 ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[4] ),
    .O(N1214)
  );
  MUXF7   \lm32_cpu/load_store_unit/mux32125  (
    .I0(N1215),
    .I1(N1216),
    .S(\lm32_cpu/load_store_unit/d_cyc_o_468 ),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/load_store_unit/mux32125_F  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I1(\lm32_cpu/operand_m [3]),
    .O(N1215)
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \lm32_cpu/load_store_unit/mux32125_G  (
    .I0(basesoc_shared_ack),
    .I1(basesoc_grant_2267),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refilling_6720 ),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(N1216)
  );
  MUXF7   \lm32_cpu/Mmux_x_result365  (
    .I0(N1217),
    .I1(N1218),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result364 )
  );
  LUT6 #(
    .INIT ( 64'hFEBA541054105410 ))
  \lm32_cpu/Mmux_x_result365_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/eie_6833 ),
    .I3(\lm32_cpu/interrupt_unit/im [1]),
    .I4(timer0_eventmanager_storage_full_2170),
    .I5(timer0_zero_pending_2216),
    .O(N1217)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result365_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [1]),
    .O(N1218)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT86  (
    .I0(N1219),
    .I1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT85 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF28200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT86_F  (
    .I0(basesoc_csrbankarray_csrbank2_dfii_pi2_wrdata0_re11_FRB_5440),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(dna_status[39]),
    .I4(dna_status[15]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1997_OUT83_8871 ),
    .O(N1219)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23  (
    .I0(N1221),
    .I1(N1222),
    .S(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23_F  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(ctrl_storage_full_1_2103),
    .I3(ctrl_bus_errors[17]),
    .I4(ctrl_storage_full_17_2095),
    .O(N1221)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1995_OUT23_G  (
    .I0(\interface_adr[2] ),
    .I1(ctrl_bus_errors[25]),
    .I2(\interface_adr[1] ),
    .I3(ctrl_storage_full_9_2190),
    .I4(ctrl_storage_full_25_2183),
    .O(N1222)
  );
  MUXF7   \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3  (
    .I0(N1223),
    .I1(N1224),
    .S(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_8229 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_F  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_8230 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ),
    .I2(\lm32_cpu/stall_a ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/modulus_q_d_5917 ),
    .O(N1223)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_G  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_6722 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_679_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(N1224)
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<1>_INV_0  (
    .I(timer0_value[1]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<1> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<2>_INV_0  (
    .I(timer0_value[2]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<2> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<3>_INV_0  (
    .I(timer0_value[3]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<3> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<4>_INV_0  (
    .I(timer0_value[4]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<4> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<5>_INV_0  (
    .I(timer0_value[5]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<5> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<6>_INV_0  (
    .I(timer0_value[6]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<6> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<7>_INV_0  (
    .I(timer0_value[7]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<7> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<8>_INV_0  (
    .I(timer0_value[8]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<8> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<9>_INV_0  (
    .I(timer0_value[9]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<9> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<10>_INV_0  (
    .I(timer0_value[10]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<10> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<11>_INV_0  (
    .I(timer0_value[11]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<11> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<12>_INV_0  (
    .I(timer0_value[12]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<12> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<13>_INV_0  (
    .I(timer0_value[13]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<13> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<14>_INV_0  (
    .I(timer0_value[14]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<14> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<15>_INV_0  (
    .I(timer0_value[15]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<15> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<16>_INV_0  (
    .I(timer0_value[16]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<16> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<17>_INV_0  (
    .I(timer0_value[17]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<17> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<18>_INV_0  (
    .I(timer0_value[18]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<18> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<19>_INV_0  (
    .I(timer0_value[19]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<19> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<20>_INV_0  (
    .I(timer0_value[20]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<20> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<21>_INV_0  (
    .I(timer0_value[21]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<21> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<22>_INV_0  (
    .I(timer0_value[22]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<22> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<23>_INV_0  (
    .I(timer0_value[23]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<23> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<24>_INV_0  (
    .I(timer0_value[24]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<24> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<25>_INV_0  (
    .I(timer0_value[25]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<25> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<26>_INV_0  (
    .I(timer0_value[26]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<26> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<27>_INV_0  (
    .I(timer0_value[27]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<27> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<28>_INV_0  (
    .I(timer0_value[28]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<28> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<29>_INV_0  (
    .I(timer0_value[29]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<29> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<30>_INV_0  (
    .I(timer0_value[30]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<30> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<31>_INV_0  (
    .I(timer0_value[31]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_1581_OUT_lut<31> )
  );
  INV   \Madd_n5802_lut<0>_INV_0  (
    .I(sdram_bandwidth_period_2311),
    .O(Madd_n5802_lut[0])
  );
  INV   \Mcount_por_lut<1>_INV_0  (
    .I(por[1]),
    .O(Mcount_por_lut[1])
  );
  INV   \Mcount_por_lut<2>_INV_0  (
    .I(por[2]),
    .O(Mcount_por_lut[2])
  );
  INV   \Mcount_por_lut<3>_INV_0  (
    .I(por[3]),
    .O(Mcount_por_lut[3])
  );
  INV   \Mcount_por_lut<4>_INV_0  (
    .I(por[4]),
    .O(Mcount_por_lut[4])
  );
  INV   \Mcount_por_lut<5>_INV_0  (
    .I(por[5]),
    .O(Mcount_por_lut[5])
  );
  INV   \Mcount_por_lut<6>_INV_0  (
    .I(por[6]),
    .O(Mcount_por_lut[6])
  );
  INV   \Mcount_por_lut<7>_INV_0  (
    .I(por[7]),
    .O(Mcount_por_lut[7])
  );
  INV   \Mcount_por_lut<8>_INV_0  (
    .I(por[8]),
    .O(Mcount_por_lut[8])
  );
  INV   \Mcount_por_lut<9>_INV_0  (
    .I(por[9]),
    .O(Mcount_por_lut[9])
  );
  INV   \Mcount_por_lut<10>_INV_0  (
    .I(por[10]),
    .O(Mcount_por_lut[10])
  );
  INV   \Mcount_ctrl_bus_errors_lut<0>_INV_0  (
    .I(ctrl_bus_errors[0]),
    .O(Mcount_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> )
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(cpu_reset_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   clk_sdram_half_shifted_INV_466_o1_INV_0 (
    .I(clk_sdram_half_shifted),
    .O(clk_sdram_half_shifted_INV_466_o)
  );
  INV   phase_sel_INV_11_o1_INV_0 (
    .I(phase_sel_233),
    .O(phase_sel_INV_11_o)
  );
  INV   uart_rx_trigger1_INV_0 (
    .I(uart_rx_fifo_readable_2215),
    .O(uart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_9541),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   \sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(sdram_bandwidth_counter_23_2312),
    .O(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_159),
    .O(Result)
  );
  INV   \Mcount_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_tx_fifo_consume[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_rx_fifo_consume[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>10 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>32 )
  );
  INV   Mcount_counter1_INV_0 (
    .I(counter[0]),
    .O(Mcount_counter)
  );
  INV   \lm32_cpu/instruction_unit/icache/_n01211_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_7242 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0121 )
  );
  INV   \lm32_cpu/load_store_unit/dcache/state_state[2]_GND_10_o_equal_49_o1_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_7681 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_sdram_timer_count_lut<0>_INV_0  (
    .I(sdram_timer_count[0]),
    .O(Mcount_sdram_timer_count_lut[0])
  );
  INV   \Mcount_sdram_timer_count_lut<3>_INV_0  (
    .I(sdram_timer_count[3]),
    .O(Mcount_sdram_timer_count_lut[3])
  );
  INV   \Mcount_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_rx_fifo_level0[0]),
    .O(\Result<0>9 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({tag_port_we, tag_port_we, tag_port_we, tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6123[23], _n6123[22], _n6123[21], _n6123[20], _n6123[19], _n6123[18]
, _n6123[17], _n6123[16], _n6123[15], _n6123[14], _n6123[13], _n6123[12], _n6123[11], _n6123[10], _n6123[9], _n6123[8], _n6123[7], _n6123[6], 
_n6123[5], _n6123[4], _n6123[3], _n6123[2], _n6123[1], _n6123[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \interface0_wb_sdram_cyc_interface0_wb_sdram_ack_AND_433_o<3>1 , 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], rhs_array_muxed44[29], rhs_array_muxed44[28], rhs_array_muxed44[27], rhs_array_muxed44[26], 
rhs_array_muxed44[25], rhs_array_muxed44[24], rhs_array_muxed44[23], rhs_array_muxed44[22], rhs_array_muxed44[21], rhs_array_muxed44[20], 
rhs_array_muxed44[19], rhs_array_muxed44[18], rhs_array_muxed44[17], rhs_array_muxed44[16], rhs_array_muxed44[15], rhs_array_muxed44[14], 
rhs_array_muxed44[13], rhs_array_muxed44[12], rhs_array_muxed44[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4325, write_ctrl2_4324, write_ctrl1_4323, write_ctrl}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4329, write_ctrl6_4328, write_ctrl5_4327, write_ctrl4_4326}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4333, write_ctrl10_4332, write_ctrl9_4331, write_ctrl8_4330}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4337, write_ctrl14_4336, write_ctrl13_4335, write_ctrl12_4334}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4341, write_ctrl18_4340, write_ctrl17_4339, write_ctrl16_4338}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4345, write_ctrl22_4344, write_ctrl21_4343, write_ctrl20_4342}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4349, write_ctrl26_4348, write_ctrl25_4347, write_ctrl24_4346}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4353, write_ctrl30_4352, write_ctrl29_4351, write_ctrl28_4350}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({data_port_we[3], data_port_we[2], data_port_we[1], data_port_we[0]}),
    .DOA({dat_w[31], dat_w[30], dat_w[29], dat_w[28], dat_w[27], dat_w[26], dat_w[25], dat_w[24], dat_w[23], dat_w[22], dat_w[21], dat_w[20], 
dat_w[19], dat_w[18], dat_w[17], dat_w[16], dat_w[15], dat_w[14], dat_w[13], dat_w[12], dat_w[11], dat_w[10], dat_w[9], dat_w[8], dat_w[7], dat_w[6], 
dat_w[5], dat_w[4], dat_w[3], dat_w[2], dat_w[1], dat_w[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[31], data_port_dat_w[30], data_port_dat_w[29], data_port_dat_w[28], data_port_dat_w[27], data_port_dat_w[26], 
data_port_dat_w[25], data_port_dat_w[24], data_port_dat_w[23], data_port_dat_w[22], data_port_dat_w[21], data_port_dat_w[20], data_port_dat_w[19], 
data_port_dat_w[18], data_port_dat_w[17], data_port_dat_w[16], data_port_dat_w[15], data_port_dat_w[14], data_port_dat_w[13], data_port_dat_w[12], 
data_port_dat_w[11], data_port_dat_w[10], data_port_dat_w[9], data_port_dat_w[8], data_port_dat_w[7], data_port_dat_w[6], data_port_dat_w[5], 
data_port_dat_w[4], data_port_dat_w[3], data_port_dat_w[2], data_port_dat_w[1], data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({data_port_we[7], data_port_we[6], data_port_we[5], data_port_we[4]}),
    .DOA({dat_w[63], dat_w[62], dat_w[61], dat_w[60], dat_w[59], dat_w[58], dat_w[57], dat_w[56], dat_w[55], dat_w[54], dat_w[53], dat_w[52], 
dat_w[51], dat_w[50], dat_w[49], dat_w[48], dat_w[47], dat_w[46], dat_w[45], dat_w[44], dat_w[43], dat_w[42], dat_w[41], dat_w[40], dat_w[39], 
dat_w[38], dat_w[37], dat_w[36], dat_w[35], dat_w[34], dat_w[33], dat_w[32]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[63], data_port_dat_w[62], data_port_dat_w[61], data_port_dat_w[60], data_port_dat_w[59], data_port_dat_w[58], 
data_port_dat_w[57], data_port_dat_w[56], data_port_dat_w[55], data_port_dat_w[54], data_port_dat_w[53], data_port_dat_w[52], data_port_dat_w[51], 
data_port_dat_w[50], data_port_dat_w[49], data_port_dat_w[48], data_port_dat_w[47], data_port_dat_w[46], data_port_dat_w[45], data_port_dat_w[44], 
data_port_dat_w[43], data_port_dat_w[42], data_port_dat_w[41], data_port_dat_w[40], data_port_dat_w[39], data_port_dat_w[38], data_port_dat_w[37], 
data_port_dat_w[36], data_port_dat_w[35], data_port_dat_w[34], data_port_dat_w[33], data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({data_port_we[11], data_port_we[10], data_port_we[9], data_port_we[8]}),
    .DOA({dat_w[95], dat_w[94], dat_w[93], dat_w[92], dat_w[91], dat_w[90], dat_w[89], dat_w[88], dat_w[87], dat_w[86], dat_w[85], dat_w[84], 
dat_w[83], dat_w[82], dat_w[81], dat_w[80], dat_w[79], dat_w[78], dat_w[77], dat_w[76], dat_w[75], dat_w[74], dat_w[73], dat_w[72], dat_w[71], 
dat_w[70], dat_w[69], dat_w[68], dat_w[67], dat_w[66], dat_w[65], dat_w[64]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[95], data_port_dat_w[94], data_port_dat_w[93], data_port_dat_w[92], data_port_dat_w[91], data_port_dat_w[90], 
data_port_dat_w[89], data_port_dat_w[88], data_port_dat_w[87], data_port_dat_w[86], data_port_dat_w[85], data_port_dat_w[84], data_port_dat_w[83], 
data_port_dat_w[82], data_port_dat_w[81], data_port_dat_w[80], data_port_dat_w[79], data_port_dat_w[78], data_port_dat_w[77], data_port_dat_w[76], 
data_port_dat_w[75], data_port_dat_w[74], data_port_dat_w[73], data_port_dat_w[72], data_port_dat_w[71], data_port_dat_w[70], data_port_dat_w[69], 
data_port_dat_w[68], data_port_dat_w[67], data_port_dat_w[66], data_port_dat_w[65], data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({data_port_we[15], data_port_we[14], data_port_we[13], data_port_we[12]}),
    .DOA({dat_w[127], dat_w[126], dat_w[125], dat_w[124], dat_w[123], dat_w[122], dat_w[121], dat_w[120], dat_w[119], dat_w[118], dat_w[117], 
dat_w[116], dat_w[115], dat_w[114], dat_w[113], dat_w[112], dat_w[111], dat_w[110], dat_w[109], dat_w[108], dat_w[107], dat_w[106], dat_w[105], 
dat_w[104], dat_w[103], dat_w[102], dat_w[101], dat_w[100], dat_w[99], dat_w[98], dat_w[97], dat_w[96]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[127], data_port_dat_w[126], data_port_dat_w[125], data_port_dat_w[124], data_port_dat_w[123], data_port_dat_w[122], 
data_port_dat_w[121], data_port_dat_w[120], data_port_dat_w[119], data_port_dat_w[118], data_port_dat_w[117], data_port_dat_w[116], 
data_port_dat_w[115], data_port_dat_w[114], data_port_dat_w[113], data_port_dat_w[112], data_port_dat_w[111], data_port_dat_w[110], 
data_port_dat_w[109], data_port_dat_w[108], data_port_dat_w[107], data_port_dat_w[106], data_port_dat_w[105], data_port_dat_w[104], 
data_port_dat_w[103], data_port_dat_w[102], data_port_dat_w[101], data_port_dat_w[100], data_port_dat_w[99], data_port_dat_w[98], data_port_dat_w[97]
, data_port_dat_w[96]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(sdram_tfawcon_ready),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_7087 , \lm32_cpu/instruction_unit/icache_refill_ready_7087 , 
\lm32_cpu/instruction_unit/icache_refill_ready_7087 , \lm32_cpu/instruction_unit/icache_refill_ready_7087 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [31], 
\lm32_cpu/instruction_unit/icache/way_data<0> [30], \lm32_cpu/instruction_unit/icache/way_data<0> [29], 
\lm32_cpu/instruction_unit/icache/way_data<0> [28], \lm32_cpu/instruction_unit/icache/way_data<0> [27], 
\lm32_cpu/instruction_unit/icache/way_data<0> [26], \lm32_cpu/instruction_unit/icache/way_data<0> [25], 
\lm32_cpu/instruction_unit/icache/way_data<0> [24], \lm32_cpu/instruction_unit/icache/way_data<0> [23], 
\lm32_cpu/instruction_unit/icache/way_data<0> [22], \lm32_cpu/instruction_unit/icache/way_data<0> [21], 
\lm32_cpu/instruction_unit/icache/way_data<0> [20], \lm32_cpu/instruction_unit/icache/way_data<0> [19], 
\lm32_cpu/instruction_unit/icache/way_data<0> [18]}),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], \lm32_cpu/instruction_unit/icache_refill_data [31], \lm32_cpu/instruction_unit/icache_refill_data [30], 
\lm32_cpu/instruction_unit/icache_refill_data [29], \lm32_cpu/instruction_unit/icache_refill_data [28], 
\lm32_cpu/instruction_unit/icache_refill_data [27], \lm32_cpu/instruction_unit/icache_refill_data [26], 
\lm32_cpu/instruction_unit/icache_refill_data [25], \lm32_cpu/instruction_unit/icache_refill_data [24], 
\lm32_cpu/instruction_unit/icache_refill_data [23], \lm32_cpu/instruction_unit/icache_refill_data [22], 
\lm32_cpu/instruction_unit/icache_refill_data [21], \lm32_cpu/instruction_unit/icache_refill_data [20], 
\lm32_cpu/instruction_unit/icache_refill_data [19], \lm32_cpu/instruction_unit/icache_refill_data [18]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(sdram_tfawcon_ready),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [17], 
\lm32_cpu/instruction_unit/icache_refill_data [16]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_7087 , \lm32_cpu/instruction_unit/icache_refill_ready_7087 , 
\lm32_cpu/instruction_unit/icache_refill_ready_7087 , \lm32_cpu/instruction_unit/icache_refill_ready_7087 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [17], 
\lm32_cpu/instruction_unit/icache/way_data<0> [16]}),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [15], 
\lm32_cpu/instruction_unit/icache/way_data<0> [14], \lm32_cpu/instruction_unit/icache/way_data<0> [13], 
\lm32_cpu/instruction_unit/icache/way_data<0> [12], \lm32_cpu/instruction_unit/icache/way_data<0> [11], 
\lm32_cpu/instruction_unit/icache/way_data<0> [10], \lm32_cpu/instruction_unit/icache/way_data<0> [9], 
\lm32_cpu/instruction_unit/icache/way_data<0> [8], \lm32_cpu/instruction_unit/icache/way_data<0> [7], 
\lm32_cpu/instruction_unit/icache/way_data<0> [6], \lm32_cpu/instruction_unit/icache/way_data<0> [5], 
\lm32_cpu/instruction_unit/icache/way_data<0> [4], \lm32_cpu/instruction_unit/icache/way_data<0> [3], 
\lm32_cpu/instruction_unit/icache/way_data<0> [2], \lm32_cpu/instruction_unit/icache/way_data<0> [1], 
\lm32_cpu/instruction_unit/icache/way_data<0> [0]}),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [15], 
\lm32_cpu/instruction_unit/icache_refill_data [14], \lm32_cpu/instruction_unit/icache_refill_data [13], 
\lm32_cpu/instruction_unit/icache_refill_data [12], \lm32_cpu/instruction_unit/icache_refill_data [11], 
\lm32_cpu/instruction_unit/icache_refill_data [10], \lm32_cpu/instruction_unit/icache_refill_data [9], 
\lm32_cpu/instruction_unit/icache_refill_data [8], \lm32_cpu/instruction_unit/icache_refill_data [7], 
\lm32_cpu/instruction_unit/icache_refill_data [6], \lm32_cpu/instruction_unit/icache_refill_data [5], 
\lm32_cpu/instruction_unit/icache_refill_data [4], \lm32_cpu/instruction_unit/icache_refill_data [3], 
\lm32_cpu/instruction_unit/icache_refill_data [2], \lm32_cpu/instruction_unit/icache_refill_data [1], 
\lm32_cpu/instruction_unit/icache_refill_data [0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(sdram_tfawcon_ready),
    .REGCEA(sdram_tfawcon_ready),
    .ENAWREN(sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o }),
    .DOADO({\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> }),
    .DOPADOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_520_o }),
    .ADDRAWRADDR({\lm32_cpu/instruction_unit/icache/tmem_write_address [7], \lm32_cpu/instruction_unit/icache/tmem_write_address [6], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [5], \lm32_cpu/instruction_unit/icache/tmem_write_address [4], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [3], \lm32_cpu/instruction_unit/icache/tmem_write_address [2], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [1], \lm32_cpu/instruction_unit/icache/tmem_write_address [0], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/refill_address [31]
, \lm32_cpu/instruction_unit/icache/refill_address [30], \lm32_cpu/instruction_unit/icache/refill_address [29], 
\lm32_cpu/instruction_unit/icache/refill_address [28], \lm32_cpu/instruction_unit/icache/refill_address [27]}),
    .DIADI({\lm32_cpu/instruction_unit/icache/refill_address [26], \lm32_cpu/instruction_unit/icache/refill_address [25], 
\lm32_cpu/instruction_unit/icache/refill_address [24], \lm32_cpu/instruction_unit/icache/refill_address [23], 
\lm32_cpu/instruction_unit/icache/refill_address [22], \lm32_cpu/instruction_unit/icache/refill_address [21], 
\lm32_cpu/instruction_unit/icache/refill_address [20], \lm32_cpu/instruction_unit/icache/refill_address [19], 
\lm32_cpu/instruction_unit/icache/refill_address [18], \lm32_cpu/instruction_unit/icache/refill_address [17], 
\lm32_cpu/instruction_unit/icache/refill_address [16], \lm32_cpu/instruction_unit/icache/refill_address [15], 
\lm32_cpu/instruction_unit/icache/refill_address [14], \lm32_cpu/instruction_unit/icache/refill_address [13], 
\lm32_cpu/instruction_unit/icache/refill_address [12], \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 }),
    .ADDRBRDADDR({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(sdram_tfawcon_ready),
    .REGCEA(sdram_tfawcon_ready),
    .ENAWREN(sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .DOADO({\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> 
}),
    .DOPADOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .ADDRAWRADDR({\lm32_cpu/load_store_unit/dcache/tmem_write_address [7], \lm32_cpu/load_store_unit/dcache/tmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [5], \lm32_cpu/load_store_unit/dcache/tmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [3], \lm32_cpu/load_store_unit/dcache/tmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [1], \lm32_cpu/load_store_unit/dcache/tmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/refill_address [31], 
\lm32_cpu/load_store_unit/dcache/refill_address [30], \lm32_cpu/load_store_unit/dcache/refill_address [29], 
\lm32_cpu/load_store_unit/dcache/refill_address [28], \lm32_cpu/load_store_unit/dcache/refill_address [27]}),
    .DIADI({\lm32_cpu/load_store_unit/dcache/refill_address [26], \lm32_cpu/load_store_unit/dcache/refill_address [25], 
\lm32_cpu/load_store_unit/dcache/refill_address [24], \lm32_cpu/load_store_unit/dcache/refill_address [23], 
\lm32_cpu/load_store_unit/dcache/refill_address [22], \lm32_cpu/load_store_unit/dcache/refill_address [21], 
\lm32_cpu/load_store_unit/dcache/refill_address [20], \lm32_cpu/load_store_unit/dcache/refill_address [19], 
\lm32_cpu/load_store_unit/dcache/refill_address [18], \lm32_cpu/load_store_unit/dcache/refill_address [17], 
\lm32_cpu/load_store_unit/dcache/refill_address [16], \lm32_cpu/load_store_unit/dcache/refill_address [15], 
\lm32_cpu/load_store_unit/dcache/refill_address [14], \lm32_cpu/load_store_unit/dcache/refill_address [13], 
\lm32_cpu/load_store_unit/dcache/refill_address [12], \lm32_cpu/load_store_unit/dcache/tmem_write_data [0]}),
    .ADDRBRDADDR({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(sdram_tfawcon_ready),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [17], \lm32_cpu/load_store_unit/dcache/dmem_write_data [16]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [17], \lm32_cpu/load_store_unit/dcache_data_m [16]}),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [15], \lm32_cpu/load_store_unit/dcache_data_m [14], \lm32_cpu/load_store_unit/dcache_data_m [13], 
\lm32_cpu/load_store_unit/dcache_data_m [12], \lm32_cpu/load_store_unit/dcache_data_m [11], \lm32_cpu/load_store_unit/dcache_data_m [10], 
\lm32_cpu/load_store_unit/dcache_data_m [9], \lm32_cpu/load_store_unit/dcache_data_m [8], \lm32_cpu/load_store_unit/dcache_data_m [7], 
\lm32_cpu/load_store_unit/dcache_data_m [6], \lm32_cpu/load_store_unit/dcache_data_m [5], \lm32_cpu/load_store_unit/dcache_data_m [4], 
\lm32_cpu/load_store_unit/dcache_data_m [3], \lm32_cpu/load_store_unit/dcache_data_m [2], \lm32_cpu/load_store_unit/dcache_data_m [1], 
\lm32_cpu/load_store_unit/dcache_data_m [0]}),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [15], \lm32_cpu/load_store_unit/dcache/dmem_write_data [14], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [13], \lm32_cpu/load_store_unit/dcache/dmem_write_data [12], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [11], \lm32_cpu/load_store_unit/dcache/dmem_write_data [10], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [9], \lm32_cpu/load_store_unit/dcache/dmem_write_data [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [7], \lm32_cpu/load_store_unit/dcache/dmem_write_data [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [5], \lm32_cpu/load_store_unit/dcache/dmem_write_data [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [3], \lm32_cpu/load_store_unit/dcache/dmem_write_data [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(sdram_tfawcon_ready),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_1037_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [31], \lm32_cpu/load_store_unit/dcache_data_m [30], \lm32_cpu/load_store_unit/dcache_data_m [29], 
\lm32_cpu/load_store_unit/dcache_data_m [28], \lm32_cpu/load_store_unit/dcache_data_m [27], \lm32_cpu/load_store_unit/dcache_data_m [26], 
\lm32_cpu/load_store_unit/dcache_data_m [25], \lm32_cpu/load_store_unit/dcache_data_m [24], \lm32_cpu/load_store_unit/dcache_data_m [23], 
\lm32_cpu/load_store_unit/dcache_data_m [22], \lm32_cpu/load_store_unit/dcache_data_m [21], \lm32_cpu/load_store_unit/dcache_data_m [20], 
\lm32_cpu/load_store_unit/dcache_data_m [19], \lm32_cpu/load_store_unit/dcache_data_m [18]}),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], \lm32_cpu/load_store_unit/dcache/dmem_write_data [31], \lm32_cpu/load_store_unit/dcache/dmem_write_data [30], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [29], \lm32_cpu/load_store_unit/dcache/dmem_write_data [28], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [27], \lm32_cpu/load_store_unit/dcache/dmem_write_data [26], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [25], \lm32_cpu/load_store_unit/dcache/dmem_write_data [24], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [23], \lm32_cpu/load_store_unit/dcache/dmem_write_data [22], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [21], \lm32_cpu/load_store_unit/dcache/dmem_write_data [20], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [19], \lm32_cpu/load_store_unit/dcache/dmem_write_data [18]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h444D0F0D12AC000000345555553C5111000300FD000300030003000300030F1E ),
    .INIT_01 ( 256'h530000305078A080014D055553E0711150503054B0C0C1C4455154C3051130C1 ),
    .INIT_02 ( 256'h404444014230000000030510B0C15555555553EC4455003152C25512C300C159 ),
    .INIT_03 ( 256'h1111400054C30C154C5C8E38E01C05E18005044400A148808C5C440082315520 ),
    .INIT_04 ( 256'h042040F4604390541894407D62510780541111F4511411107D1445531D115140 ),
    .INIT_05 ( 256'h9B87095300003FD151315445515455044513115C4454744055554CC16C00C215 ),
    .INIT_06 ( 256'h741C0701C0701C1C1C1C1E05F004707070707070707070707CC5555555530300 ),
    .INIT_07 ( 256'h5B2C781C4C201F257C1E21C21C5511C00C01000055005C1C1C17C1707052F070 ),
    .INIT_08 ( 256'hB0B0556CB2C781CEFB3BB993906399E18E86CC14005C81512C25C0843C152E04 ),
    .INIT_09 ( 256'h52C2C556CB1E0741A0C54B811512C2512C8C556CB2C781C58144B811512C8C54 ),
    .INIT_0A ( 256'h781FC781F070707070707070707070705E07DE0745E07DE0701C781F21E512E0 ),
    .INIT_0B ( 256'h4441405144455514507070555554F1781F781FC781FC781FACB1E07C781F781F ),
    .INIT_0C ( 256'hFF3C1E070C1CC4903000000C55F30F5F051C9051230CCC011665DF3C58208004 ),
    .INIT_0D ( 256'h9533D6C501926740526C5B66C4B46C5B0476B406C7152EC51C5CC75330713C0B ),
    .INIT_0E ( 256'h712C0009CAB1EBA7A9554CD09B26909C26D30DADC66C4B351E58B17DAC00452E ),
    .INIT_0F ( 256'h4102101409554C913464207F0F114C04D511198B0404651324605011850521E4 ),
    .INIT_10 ( 256'h72A42B49C1EBE0670705014CAF819C1DA0630C4C1304CA4014415C9804440D40 ),
    .INIT_11 ( 256'h77281CF3F05341D8101C355425530D2930075561530D5514C01E5307061C0021 ),
    .INIT_12 ( 256'hA1534141D07880A480A090A480A4809880A480A4808798808605A01C881E0220 ),
    .INIT_13 ( 256'h473C03C355545302E28C294CF016533C03165330F405D3C05D3037054C02E407 ),
    .INIT_14 ( 256'h007C0017435081448106D016104110044144D24100C11024404105044D0044D0 ),
    .INIT_15 ( 256'h400C14C02041049AA5555555554D0041F24441411111107534F2414113891060 ),
    .INIT_16 ( 256'h7A4EA0432103104334410CCCCC5C15005011110456112961506C465140B11955 ),
    .INIT_17 ( 256'h68A004C1C19BAD1EA192D0A4DC1E931A90C1C00000000315442847A010C69040 ),
    .INIT_18 ( 256'h4554115145541544515554550155555115544555CCE7041312310CE4C31D33A3 ),
    .INIT_19 ( 256'h51500540015414050540501010014000500000440AAAA0000000000000455550 ),
    .INIT_1A ( 256'h4040005400155001540055540055001010404101041410414001540055545040 ),
    .INIT_1B ( 256'h5141015501154055405555455555540544511555555515154445500005455515 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000015555154555554055454541544155 ),
    .INIT_1D ( 256'h0100008000055500555005000155540000545000500004555114514555445400 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000008000000100 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h8787878786D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D00000000000000000000000 ),
    .INIT_21 ( 256'h78787878792D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F8787878787878787878787 ),
    .INIT_22 ( 256'h0000000000000000000000000004000000000000007878787878787878787878 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , rom_bus_dat_r[31], rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h7F71F0EDCA53AAAAAA86555555EB4FFFFFFEFFBDFFFEFFFEFFFEFFFEFFFEF9F5 ),
    .INIT_01 ( 256'h5CEAAABBDF3EFEFEBFF0F5555EFBFDDD7E7CABC2FF3AEFF7757D173BBDFDCEEF ),
    .INIT_02 ( 256'hFFFFFFEF7FCEAAAAAAABBCCEFFAF455555555EFF7757CAEF0BFF04FBFCEAEF4D ),
    .INIT_03 ( 256'h9DDD7EFBD2FCEEF47BDFFFFFFEFFBDFCFFBDF377FFD82FFEFF5B77FBFBFD55FF ),
    .INIT_04 ( 256'hF2BFFFF77FFFFBC7CE3FFFFD7CFFFFFBC7CBFFF77FF7CBFFFDDFFD5EF9DD7DF2 ),
    .INIT_05 ( 256'hDFE7ED5CEAAABFDD5DFD57755D5757F7F5DFDD5F7F5F7FFBD5557BEF73ABFBF1 ),
    .INIT_06 ( 256'hFEFFBFEFFBFEFEFEFEFEFFBDCAEFFBFBFBFBFBFBFBFBFBFBF7755555555EECEA ),
    .INIT_07 ( 256'hCFFF7EFF7FFBFBF12EFFBFBFCF04CCFFFFEFAAFFFFAFFEFEFEF3EF3BFBCFFBFB ),
    .INIT_08 ( 256'hFFEBD03FFFF7EFBFBEFECDDFDB3FDDFCFFF3BAF3AFFFEF4FBFF0BBFFEEF0BFF3 ),
    .INIT_09 ( 256'h4BFFBD03FFDFBE78FFBC2FFCC4FBFF4FBFFBD03FFFF7EFB4FD3EFFCC4FBFFBC2 ),
    .INIT_0A ( 256'h7EFBF7EFBBFBFBFBFBFBFBFBFBFBFBFBDFBEDFBE7DFBEDFBEEFF7EFBBFF4FBFF ),
    .INIT_0B ( 256'hFFFDFBDDF77557DF4BFBFBD555576F3EFB7EFBF7EFBF7EFBFFFDFBEF7EFB7EFB ),
    .INIT_0C ( 256'hF5FEFFBFBBCBF3CF8EAAAABF40BEFE6BBDCFCF0CFFFFFFFDD37ACEFBDFBEFAFF ),
    .INIT_0D ( 256'hD5EC1334FCDF307F1F3B1C3337C7730EF307C7F3B0D0BBB4C34BB04AFBECEFFF ),
    .INIT_0E ( 256'h0DB3AAADFFED3FF3FD557B1FCEF3CF9BF31EF1F0333B7EC4CB0FEC01F3AB70BF ),
    .INIT_0F ( 256'h79FECAF6BF557BC1C632FBECE3DC7BB211C88CF2F7B231DEF63F1EC8F1F4BFB3 ),
    .INIT_10 ( 256'h0FF7FC3C3DBE3F30F6F1FD7BF8FCC3D93F3CFB7BCAF2BF2FD73D02CFF772F03B ),
    .INIT_11 ( 256'h00FEF208BBDC6F1CBEF3B55FF55CEFFDCEB7557D5CED55D73ADF5EF6F3D3AABC ),
    .INIT_12 ( 256'hF95C6F6F1BE6CE52CE52CE52CE52CE46CE52CE52CE7096CE73BCF313FEF9BBDC ),
    .INIT_13 ( 256'hFCD3FD3B55575CEBFFFFFD7BCE935EF3AFD35ECED2BDDE6BC48EB3BD73AB72BF ),
    .INIT_14 ( 256'hABCEABFC7A4BEF22EFBD9B939A2BFEEFEF7F9F68BA398AFFFBEFBCAF71FEFF1E ),
    .INIT_15 ( 256'h7BFBD3BFFBEFBF9FF15555555571ABEF1D7F69F9F9F9FBE7C69F6F2BD9B48BDB ),
    .INIT_16 ( 256'h6F6BFE7CBDEEDB7EC379FBBBBB4BD0EF4FCDDCB747DCFEBA8B3F231D3EFC8C10 ),
    .INIT_17 ( 256'h7FFEF7BDBCDEF0C3FCCF0FF303DBDB9FDBBD3AAAAAAAA8D127BF30FF9F33CF3F ),
    .INIT_18 ( 256'hAA3EAA83AAA23F8EB3EEF8EB23B3FA93BAC4EFB1BBB1A6CE9EE9FBB7BED9CAFB ),
    .INIT_19 ( 256'hBA18EC63FFA60AFBAAAFBADA9A796A91DAA91A669000000000000000022E08FA ),
    .INIT_1A ( 256'h8DB6FF61FE2E8BFEFAF8AAB2F9AD7E2D84AB12B54A9528291BFDA7F8AFEEFAEB ),
    .INIT_1B ( 256'hBBBBAABBAA3EEAAEAAAAA10ABBAF38F2BFA3BFBABFBAAA2F8EAAAAAB0F0BE6AA ),
    .INIT_1C ( 256'h000000000000000000000000000000000002A8AF2ECBFFBFAAA2EACFAAEAEBAE ),
    .INIT_1D ( 256'h00501580200500FCFAAFCC0002AE0C0000A09BF987FBEAACBABE92EA9B6AA000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000015558000100050 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h1A4E4E4E4F1B1B1B1A4E4E4E4CE4E4E4E5B1B1B1B00000000000000000000000 ),
    .INIT_21 ( 256'hB0E4E4E4E5B1B1B1B0E4E4E4E64E4E4E4F1B1B1B18E4E4E4E5B1B1B1B31B1B1B ),
    .INIT_22 ( 256'h0000000000000100000000000003000000000000024E4E4E4F1B1B1B19B1B1B1 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , rom_bus_dat_r[29], rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h9A93506A5001AAAAAA8AAAAAAA419AAA5554552A5554555455545554555450A2 ),
    .INIT_01 ( 256'hA46AAAAAB5EA5E96AA9A5AAAA4AAA666A8A80A92A51AAA999AAB291AAA6A46AA ),
    .INIT_02 ( 256'hA5AAAA6AD146AAAAAAAAA946A52ACAAAAAAAA4A999AA804A4A964CAA946AAACA ),
    .INIT_03 ( 256'h3666965AB2946AAC92B99A69A6A9ABA455AB59DD50A0255659A1DC595966AA65 ),
    .INIT_04 ( 256'h549DA5AD9DA6AA9D56AAA5AB96AA9A9A9D5AAAADAAAD5AA9AB6AAAA4A266AAA0 ),
    .INIT_05 ( 256'hA6AE6AA46AAABAA6A666A99AA6A9AA99AA6666AA9AAAAAAAAAAA91AAD1A99AA7 ),
    .INIT_06 ( 256'hAAA9AA6A9AA6AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAA11AAAAAAAA4606A ),
    .INIT_07 ( 256'h8A69EAA99819A2674AAAAA1149551095196AAAAAAAAAAAAAAAA6AA6AAA96AAAA ),
    .INIT_08 ( 256'hA58AB129A69EAA1A286867B68116BBA45A9E12A9AAA9AACAA9640A584AA4AA56 ),
    .INIT_09 ( 256'hCA962B129A7AA8995D292A954CAA96CAA992B129A69EAA19772AA954CAA99292 ),
    .INIT_0A ( 256'hEAA29EAA2AAAAAAAAAAAAAAAAAAAAAAABAA8BAA89BAA8BAA86A9EAA2AAACAAA5 ),
    .INIT_0B ( 256'hAAA6AAA6AA9AAAAACAAAAAAAAAA98A6AA2EAA29EAA29EAA2A9A7AA89EAA2EAA2 ),
    .INIT_0C ( 256'hA06AAAAA9041994586AAAA99D4244892AB598D246248895771E59862BBAEBA5A ),
    .INIT_0D ( 256'hAA44B20D147624C5362172111D8DC908540E4C521471121C51C114C06A85495A ),
    .INIT_0E ( 256'h0711AAAB9A849AA6AAAA913144115540513413919111D84C5245850B91A9141A ),
    .INIT_0F ( 256'hD15452AE2AAA914A4C126A886A749114255104585D1413746C153450535CAA25 ),
    .INIT_10 ( 256'hA59D669A901895EA404044D16257A900E11551D1505416444D5058B91DD45B51 ),
    .INIT_11 ( 256'h0A5AA0002AA4AA26AAA1AAAA6AA46AAA4696AAA6A46AAA691A5AA4404141AA97 ),
    .INIT_12 ( 256'hA2A4AAAA2A8A4CA24CA24CA24CA24C8A4CA24CA24C907A4C91A95B195AA23DE4 ),
    .INIT_13 ( 256'hA841541AAAA9A46AA1996A9186B2A461A672A446E6ABA4AA9986A6AA91AAA6AA ),
    .INIT_14 ( 256'h8A8EAAA8D8816A66AAA821A1B26AAAAAAA9A21A91A1B126AAAAAA92A9316AA36 ),
    .INIT_15 ( 256'h995105156AAAA94A9AAAAAAAAA93AAAA089A8AAAAAAAAA8A8E01AA4AB8119A81 ),
    .INIT_16 ( 256'h0AC2A6D49D4469D4AD9B522222D1046116555499CE65696149E9412716A50554 ),
    .INIT_17 ( 256'hA9A66D1010449A6997A5A569A901BA2AB9101AAAAAAAAA0729A5DA648599B594 ),
    .INIT_18 ( 256'hC1C13178551D14A449214814195149891972445C10272C54B44B5129180268AA ),
    .INIT_19 ( 256'h4200800201E0300A02C0A03FF083CC2AFE02A0CC2000000000000000030AB704 ),
    .INIT_1A ( 256'hEEABFFB2FFB7FFF01CFEB0CFF280BF1AF840E128842290C22FFEFBFCF6545080 ),
    .INIT_1B ( 256'h10400006030140C140DDCECB0C9198027308148704901F34A4C4F71084ED2F13 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000017070110444C2407C4C00432C0191 ),
    .INIT_1D ( 256'h0005402AAA84E4904E490400039358000050DFF2FBFE04D54310D903CC386000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h792C7AD3852C7AD386D3852C7B86D0792C792F86D00000000000000000000000 ),
    .INIT_21 ( 256'h86D3852C7AD3852C792C7AD384792F86D386D0792C792F86D386D0792ED3852C ),
    .INIT_22 ( 256'h000000000000020000000000000F0000000000000386D0792C792F86D12C7AD3 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , rom_bus_dat_r[27], rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00FC0FF3C00FFFFFFFFFFFFFFFCC000C00000003000000000000000000000000 ),
    .INIT_01 ( 256'hFFFFFFC01588154000040FFFFF103000010070030CFF00C000003FFC0003FF00 ),
    .INIT_02 ( 256'h4048880000FFFFFFFFFC00030C000FFFFFFFFFDC000015300C31100C0FFF0003 ),
    .INIT_03 ( 256'h00000000030FF000FC11410410000114300337000000003C0C50000030316A10 ),
    .INIT_04 ( 256'h000000000000401040000000000000401040000000004000000003FF0C000000 ),
    .INIT_05 ( 256'h545003FFFFFFCFD251319446516455088513115C445444403FFFFC005FFC0000 ),
    .INIT_06 ( 256'h000000000000000000000101000000000000000000000000000FFFFFFFFF13FF ),
    .INIT_07 ( 256'h13CF000FF1430C54300100D0F3004D00C000000000000000000000400010C000 ),
    .INIT_08 ( 256'h0CB0048F3CF040E2CB8B9A58B020A5188389CC0400008000C311D0313000C1C0 ),
    .INIT_09 ( 256'h0C31C044F3C1030060C0304C180C3100C38C048F3CF040C0000304C180C34C03 ),
    .INIT_0A ( 256'h040FF040C0000000000000000000000001030103001030103C03040C00100C1C ),
    .INIT_0B ( 256'h44414000000000001000003FFFFF30040F040FF040FF040F4F3C103C040F040F ),
    .INIT_0C ( 256'h00000100CC1C0130FFFFFFC003C35340015374C71CF330028200034000410504 ),
    .INIT_0D ( 256'h3FF300C000000300000C0000C030000300303000C3000CC00C0CC30300314C04 ),
    .INIT_0E ( 256'h300FFFF4D541534303FFFCC00300000C00C30C0C00000330000030300FFC005C ),
    .INIT_0F ( 256'h0100000110FFFC003000003FF300FC00C01100000000000000000000000000C0 ),
    .INIT_10 ( 256'h0005044400D710000354510C5C40040D00543C0C0300050510554014C0040000 ),
    .INIT_11 ( 256'h30000CF3003F00C0000FCFF0CFFFF003FFD4FFCFFFF3FFFFFF50FF0301CFFFC0 ),
    .INIT_12 ( 256'h43FF0000C03010100004001000001004001000100003000000000004000C0000 ),
    .INIT_13 ( 256'h030C00FFFFFFFFFDC03F03FDFFC4FF7FF304FF3F00003F00007FC003FFFD1000 ),
    .INIT_14 ( 256'h00300003000000000000C000000000000000C11000FC000400000000FC0000C0 ),
    .INIT_15 ( 256'hCC0150002000001003FFFFFFFFFC0000C0000000000000303000000000000000 ),
    .INIT_16 ( 256'h055255003003740345C40DDDDD014074410000CC003000000C0F0230033C0800 ),
    .INIT_17 ( 256'hD45514C0C04714015000014040015F74D5C0FFFFFFFFFD583CC1014555050100 ),
    .INIT_18 ( 256'h0579005A16951264389C24C31B27250830DE0F37CDC0110340044CCCC75C574F ),
    .INIT_19 ( 256'h41F00FC219DC048105C8103FF0C3CC3B3C03B0CC3AAAA00000000000024975E4 ),
    .INIT_1A ( 256'h4B7D55FF55B5E553445665A55350D50B5C00302FC03B8003F557BD547050C000 ),
    .INIT_1B ( 256'h40B00371010C005C00451C037E2C442C68FA1272724F05026405561086689615 ),
    .INIT_1C ( 256'h000000000000000000000040000000000000A75B0CC3FFFD40510DCE4398005D ),
    .INIT_1D ( 256'h55000000000FFF00FFF0011403CF3800001CC553CD540CF5E30C490BFF249800 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000002AAA9555400000000AAA05 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h4E4DB0E71A4DB0E71B18E5B24DB24F18E4E71A4DB00000000000000000000000 ),
    .INIT_21 ( 256'h1B18E5B24F18E5B24E4DB0E718E71A4DB1B24F18E4E71A4DB1B24F18E718E5B2 ),
    .INIT_22 ( 256'h000000000000030000000000000055555555555555B24F18E4E71A4DB24DB0E7 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , rom_bus_dat_r[25], rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00A80AA2801EAAAAAAAAAAAAAA8C040800000002000000000000000000000300 ),
    .INIT_01 ( 256'hAAAAAA853B0016C110080AAAAB1530000150750208AA14C000012AA85002AA14 ),
    .INIT_02 ( 256'h8084000006AAAAAAAAA8A10208144AAAAAAAABEC00001534082220480AAA1446 ),
    .INIT_03 ( 256'h15556605160AA144AD2241041000A1246000045492BE15284CA0514061329030 ),
    .INIT_04 ( 256'h4554800050808A25810880014422004A1061100011006110000442AB4C000140 ),
    .INIT_05 ( 256'h989002AAAAAA8FF06233188C62C4AF00062331ACCC6488852AAAAC145AA80881 ),
    .INIT_06 ( 256'h0280502805028141428141511691050A05050A05050A0505000AAAAAAAAB12AA ),
    .INIT_07 ( 256'h238E028EA19A8C74314188D1A2009A008014252500220141428014450A10C505 ),
    .INIT_08 ( 256'h087A084E38E054D3C34399A44120DA34808DCD44990094088211D52231408281 ),
    .INIT_09 ( 256'h0822E048E381531994D0204818882204824D084E38E040D99022048184828D02 ),
    .INIT_0A ( 256'h054FE040CA05050A05050A05050A050501A301530010301A3942040C88204818 ),
    .INIT_0B ( 256'h8CC14510400000141005052AAAAAB4068F054FE040FE068F4E38153C040F068F ),
    .INIT_0C ( 256'h000141508E2C0664AAAAAA8002C3B3405162A99E28A220015450034100820F08 ),
    .INIT_0D ( 256'h2AB654AAA5BA8669654ECB13882A19639A682954C6204DC9688CC64705314C04 ),
    .INIT_0E ( 256'h204AAAA4E782D34352AAACAA278D785E8993AA0BE120432EB1A436650AA8046D ),
    .INIT_0F ( 256'h0C0B0C00C0AAAD61A569053EA330AEAF958CFE24200AB81020388015E80488E8 ),
    .INIT_10 ( 256'hB0000102C0C388AB0304008C0E22B80E50912E8C8F2300F008C04BC0868F210C ),
    .INIT_11 ( 256'hA52148A2052A5490500A8AA49AAAA116AA94AA9AAAA2AAAAAA51AB575C9AAA82 ),
    .INIT_12 ( 256'h82AA14689536CA8ADA91E549E569C562DA8ADA8ADAAA4A9A80A18A60028F4658 ),
    .INIT_13 ( 256'h422801ABAAAAAAA9D12E06ADEA84AB7AA304AB2A15502B05006A8002AAA96450 ),
    .INIT_14 ( 256'h452515428045288A0850D07241E531400000D88A0EA94300C5145140A9054480 ),
    .INIT_15 ( 256'h980150001000003902AAAAAAAAA9511480004444444445352E0A7CAA28C3BF06 ),
    .INIT_16 ( 256'h06F0BA014517A843CA980FFFFF015464531111895A25041A98CE562102395801 ),
    .INIT_17 ( 256'hB4BA38D5DAA7582950010260A9517BEB6AD5AAAAAAAAA95428A609559A494250 ),
    .INIT_18 ( 256'h5545155115541144505114510014155155045541CFC4230390088CD8CF5D9B0B ),
    .INIT_19 ( 256'h5104441001511505455054555050041105011014100000000000000000555514 ),
    .INIT_1A ( 256'h4144001500155005440045540155401154411105440514405000500051455504 ),
    .INIT_1B ( 256'h5505414441155051105454455550440445515144515415114545540005445155 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000005551144511545450154551555045 ),
    .INIT_1D ( 256'h0140000000055500555005000054400000145001540155451555515514455400 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000140 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h555402ABFD5402ABFFFEA801540157FEAAABFD54000000000000000000000000 ),
    .INIT_21 ( 256'hFFFEA80157FEA801555402ABFEABFD54000157FEAAABFD54000157FEABFEA801 ),
    .INIT_22 ( 256'h0000000000000100000000000001000000000000000157FEAAABFD54015402AB ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , rom_bus_dat_r[23], rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h885A8A516A81540000205000004EA88500000001000000000000000000000280 ),
    .INIT_01 ( 256'h06540040080AAA9188000540072A3222A2A2BA28809100C88AA0919402216500 ),
    .INIT_02 ( 256'h8505D568A82555554004022080002555554007CC88AA2A30A2008A0202410021 ),
    .INIT_03 ( 256'h82228000000250025C0082082280022A00A01F0AAA02A2824CD10AAA08334C25 ),
    .INIT_04 ( 256'h2AA0800A0800000028880000220200802A88200A820A882002A081070E22A28A ),
    .INIT_05 ( 256'h2028290654004FE182322088828D2A005823022C0088808015001C00A9040208 ),
    .INIT_06 ( 256'h0000A0000A000280000282A2002200000A00000A00000A00008555554007AA41 ),
    .INIT_07 ( 256'h0B2C880C02A00C8BF00220EA00FA82151000DC8800880280000828800022CA00 ),
    .INIT_08 ( 256'h80B022ACB2C8A8F2CBC32B1C28B4B12ED002CC09720100A0202AE082328A2008 ),
    .INIT_09 ( 256'hA200C2A2CB22A3A228C38883230200A8208C22ACB2C8A8E26380883238200C28 ),
    .INIT_0A ( 256'h8A8FC8A8C00A00000A00000A00000A00220322A3822A322032808A8C200A8220 ),
    .INIT_0B ( 256'h80868402888AAA00AA0A0015500130880F8A8FC8A8FC880FACB22A3C8A8F880F ),
    .INIT_0C ( 256'h020002A00C8C080025540040BCC383F0A2A0880000000053C10A23822A2AA250 ),
    .INIT_0D ( 256'h90722282000AAA802AAEA28888A8A80B0822A282EA0AACEAA82CEAA300328C08 ),
    .INIT_0E ( 256'hA229001AC880ABAB09001C88A3A8808E28A308AA88A08BA00088B8AAA904A28C ),
    .INIT_0F ( 256'h8A022A8AA8001C0A2022203E53825EA08280088808AAA2202AA022AA820AA8CA ),
    .INIT_10 ( 256'h02AA22882AC388A0AB0A000C0E2282ACAA2A0E0CAB2A00A000002A280A022288 ),
    .INIT_11 ( 256'h280A8AAA0016288A2289400000165009646800004650000591A047ABA8290022 ),
    .INIT_12 ( 256'h2906A8808A3A2AA22AAA0AA22AA22A8A2AA22AA22A82A0A02A0020208A8CAAA2 ),
    .INIT_13 ( 256'h0208029700001646C88C211EE46A47B9132A472500A217A02AA448A119060200 ),
    .INIT_14 ( 256'hA020A20208A08022A800CA0A2A8202A22888EA02A89028200A28A22818A080AA ),
    .INIT_15 ( 256'h0002A8154E38E0A0A055555500188800AA882202020200302020800022880A02 ),
    .INIT_16 ( 256'h88020B80AA2B8A83020A0CCCCCF28A88A022200080022AA0002C028A80B2AAE8 ),
    .INIT_17 ( 256'h280A00C4C28BA20AA2A0208808428308AAC49555554007AA82080AAAA802000B ),
    .INIT_18 ( 256'hAB8EAAE2AAFB2B8BA2E3B8EA32A8BAB3AAA0EAA8CEE2E823C20A8CC2C3ACBB23 ),
    .INIT_19 ( 256'hAAA0EE83FAA838FF2ACFF2B55A6EA691A5A91A969000000000000000001A8E3A ),
    .INIT_1A ( 256'hE9F6FFE9FE3AABFAE1F8AEBAFDAA7E09442AD0A542B1002B5BFF8FF8EBEAADAB ),
    .INIT_1B ( 256'hAAB3ABAEAA2EBAEBBAFAB68BAEA388F7AAF2BB8EFB9BFA3B89FEF833CB8AE27B ),
    .INIT_1C ( 256'h000000000000000000000000000000000000AAE2288A22EEAEE2AE8EFBAEAA8F ),
    .INIT_1D ( 256'h00101540280540FCFEAFCA0000903C000028EBFDA7FBEFEF3BAAA2AB8EEBE800 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000015554000100010 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hAAA803FD56A803FD5557FC02A802A957FFFD56A8000000000000000000000000 ),
    .INIT_21 ( 256'h5557FC02A957FC02AAA803FD57FD56A80002A957FFFD56A80002A957FD57FC02 ),
    .INIT_22 ( 256'h000000000000010000000000000C0000000000000002A957FFFD56A802A803FD ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , rom_bus_dat_r[21], rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00F000F3C003FEA55000FA9540CC000F00000003000000000000000000000000 ),
    .INIT_01 ( 256'hECC3FEC00F80300CC030FC3FEF00300000003000003B00C000003B3C0003CF00 ),
    .INIT_02 ( 256'hF4F000B0004E95403FEC140000000E95403FEFCC000828F00000000000FB0003 ),
    .INIT_03 ( 256'h115514140000F000FC030000020317088EC02AC4459655044C42C505533148C5 ),
    .INIT_04 ( 256'h0011500010500140D5455300111540014084000000008402000003EF0C000000 ),
    .INIT_05 ( 256'h003003ECC3FECFF00033000CC0C00FF00003000C0F0A0FF030FFBC0033EC0051 ),
    .INIT_06 ( 256'h005000050000500000500000084400014000014000014000000E95403FEF30FB ),
    .INIT_07 ( 256'h030C005C00E05C81300005E2005F00150380031010F11000005000000140C000 ),
    .INIT_08 ( 256'h0031400C30C000C0C303FD00000010000038EC02644100050000C08030000000 ),
    .INIT_09 ( 256'h0000D400C300034454C1000101500000000C000C30C000CC1114001010000C00 ),
    .INIT_0A ( 256'h000FC000C1400001400001400001400000170003000030017000000C05000000 ),
    .INIT_0B ( 256'hFFF0A00000000000080000300FFB30005F000FC000FC005F0C30003C000F005F ),
    .INIT_0C ( 256'h000000008C0E03000C03FEC000C3C300038030FCC0C00308000003800000000F ),
    .INIT_0D ( 256'h3EF0000051044004004D01550101001341400104C4040CC1101CC00300338C00 ),
    .INIT_0E ( 256'h4003FFB0F00BC30303FFBD055755550D55171001555053015010304003ECC88C ),
    .INIT_0F ( 256'h3228020222FFBC000001043CF315FD51114895501501415400040000111045C1 ),
    .INIT_10 ( 256'h0516420204D355003380000F4D5400CD4CF98D0E439010180028001201039023 ),
    .INIT_11 ( 256'h41010000003C00000003C950443CF003CEC09505ECF2545F3B00EF131683FF94 ),
    .INIT_12 ( 256'h0FEC0005003865864528109210612082450645064514014504541555015C0414 ),
    .INIT_13 ( 256'h0000003F95403CECC00C03BECEC0EFB3B300EF0F00003F00000EC083B3EC0000 ),
    .INIT_14 ( 256'h40000000040005100500C000000415100000E9240438008A58104000B0410000 ),
    .INIT_15 ( 256'h013230194820430000EA5500FFB0000000000000000000300111151555504540 ),
    .INIT_16 ( 256'hC03008040003C413F30CCFFFFF523000C700000040000411110C000010300180 ),
    .INIT_17 ( 256'h8108F0C7C53303030001710C007303C00CC73A95403FEC30000AE0C037F03001 ),
    .INIT_18 ( 256'h54615413144430CF50380C1100020D0001040341CCC0000300008DC0DF3CC30B ),
    .INIT_19 ( 256'h5B00A001A1F013042D9042FFFCBEFC22CFC2203C200000000000000002C8E185 ),
    .INIT_1A ( 256'h024BFF3EFF1DFFFD42FCC7A7FEF9BF2208832208880E30C02FFC43FC00789196 ),
    .INIT_1B ( 256'h6C01000000015040000C1085D5FA44A3C40100E050FFC010CE7150020E443984 ),
    .INIT_1C ( 256'h000000000000000000000000000000000002FF1114411154C01007434156D040 ),
    .INIT_1D ( 256'h0005402AAA89399093990400024E940000B06FFE6BFE8046106433CC00303C00 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h787B86D12D2ED384787B86D12ED12C7B8784792ED00000000000000000000000 ),
    .INIT_21 ( 256'hD2D12C7B8784792ED2D12C7B847B86D12D2ED3847AD12C7B8784792ED12ED384 ),
    .INIT_22 ( 256'h000000000000000000000000000F000000000000007B86D12D2ED3847B84792E ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , rom_bus_dat_r[19], rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA54040110600E64E4E45E939390D3F5000000001000000000000000000000150 ),
    .INIT_01 ( 256'h3013934686C286096645C5393307F6A8967D77C50B0D1ADAA0149C046A95011A ),
    .INIT_02 ( 256'h5B0A503591013939393440790B1A2539393933CDAA2D7E3A142C11A4380D1A21 ),
    .INIT_03 ( 256'h9AAA8B928A3811A24E8020820B50400EE35545AD780823936D31A1D407B7808C ),
    .INIT_04 ( 256'h9BDC590D4B04340E2635048349C1583409F2BD09EBD9F2BF427AF533AEA895F5 ),
    .INIT_05 ( 256'h1400913013935FE515764AA9A8950BE50697540D5A0F005694E4CD1A00353400 ),
    .INIT_06 ( 256'h89027C9027C901F1A101F07D1D23C68407C68407C68407C6855539393933400D ),
    .INIT_07 ( 256'h934D020D50370CC0F1A040FBE190162430DA934E4E9441F1A1001F068414C7C6 ),
    .INIT_08 ( 256'h0B34044D34D02FF0C3C3023C15BC230EF00CFDA1C3321A1042C1C6D971F140B2 ),
    .INIT_09 ( 256'h142CC044D340BF3203E8503890042C1F423E844D34D025F2CC4103890F423E85 ),
    .INIT_0A ( 256'h02FFD025C407C68407C68407C68407C6808300BFA409700839F1025C4001F40B ),
    .INIT_0B ( 256'h5AFDF297FFF0014A1D47C69E4E4C3A020F02FFD025FD020F0D340BFD025F020F ),
    .INIT_0C ( 256'h0541A07CDF7F14798393935111C753B07FD1565A4411134DDB3E03C3C9A69990 ),
    .INIT_0D ( 256'h13384C0C49C48032CC4D001D1D000ED3214CC0E0D042ECD1C10DD0BB46B7CDB0 ),
    .INIT_0E ( 256'h47B0E4D0C00D130301E4CC3823DD001E0803833288C1034210153C0620351EDC ),
    .INIT_0F ( 256'h1665475351E4CD5A82A846BC17564D520140254445515554C1537D4F55D1C5C8 ),
    .INIT_10 ( 256'h3D0985D15ED304015B16565F4E9805EC01045D5E47913C31650A0D2151529C25 ),
    .INIT_11 ( 256'h8061F10406906F1D7E50439A03901281035439C07010E7040D5073FBFD20E4D4 ),
    .INIT_12 ( 256'h01309F701BF7557575D7DF5DDF5DDF7D75F575F575C42C30D2409133B25FFBE3 ),
    .INIT_13 ( 256'hA400000739369034C12D81CFC34473F0D744734142BC1316804340D5C0340268 ),
    .INIT_14 ( 256'h5E8667B8909A90812568D555455FE8DD65A5ED75550C8580A7FF3CE5C318FA27 ),
    .INIT_15 ( 256'h58E37A038D5557102B74E4E4E4C1B69A14A554A4A4A4A6B68A358A0002A283CA ),
    .INIT_16 ( 256'hC02001A0BEBF59AB81A33EEEEEE3F395E2AAAB9A3CFC75D5CA0D2BEAE934F43D ),
    .INIT_17 ( 256'h000325E3E5BB2498282909825A300FB007E30D3939393630554F320D70010624 ),
    .INIT_18 ( 256'h636859D30176228840AA28C0001E2862D500B740DCC05EEB7E862CC5CBFF6B03 ),
    .INIT_19 ( 256'h10080C2093820902C3512C4C3CD1FC33CFC3303C30000000000000000275BDA1 ),
    .INIT_1A ( 256'h831D550F5515F5554B5400555781D5339CC1B30ECC0F10403554B554E0075C5C ),
    .INIT_1B ( 256'h0D2DC2C8C31C70F220B46C44110A002A85A162A8029E3F128B4CFC00054CABF2 ),
    .INIT_1C ( 256'h000000000000000000000000000000000002FBD0100800C058D0204F20510003 ),
    .INIT_1D ( 256'h55400000000000540005460002727800008455579D5418000657703E38A7AC00 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000002AAA9555400000000AAA85 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B00000000000000000000000 ),
    .INIT_21 ( 256'h4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A ),
    .INIT_22 ( 256'h000000000000000000000000000A000000000000024F19B0E5B0E64F18E5B31A ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , rom_bus_dat_r[17], rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0933C000C00000000000000000CC000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0C00000033C01040000400000F0033302724F000400000CCC02403000024C000 ),
    .INIT_02 ( 256'h90999900C0000000000000004000000000000FCCCC024FF001000C0100000004 ),
    .INIT_03 ( 256'hF0000000000000003C3300000000030000030CCC000000000C00CF0000300020 ),
    .INIT_04 ( 256'h0300400C0040000C00131043C04C44000C01150C115C01284304A40F0F302493 ),
    .INIT_05 ( 256'h0000040C00000FC000300000000002409003000F0909099000003C00D0000003 ),
    .INIT_06 ( 256'h00000000000000000000000000000000000000000000000000000000000F0000 ),
    .INIT_07 ( 256'h071C040C03100CCF300000C0003030000000000000000000000000000001C000 ),
    .INIT_08 ( 256'h8030001C72C000C0C30398B003000B000001CC00000080001000F04030002000 ),
    .INIT_09 ( 256'hC100C001C700030300C000000C0100C0200C001C72C000C303000000C0100C00 ),
    .INIT_0A ( 256'h000FC000C0000000000000000000000000030003080030003000000C000C0000 ),
    .INIT_0B ( 256'h888080032ECC020800000000000330C00F000FC000FC000F0C70003F000F000F ),
    .INIT_0C ( 256'h000000000C0C000C0000000000C3030000004000100000000000030000000008 ),
    .INIT_0D ( 256'h40F0000CC03000F0300CF000000C000300000F00CC000CCC300CC00300330C00 ),
    .INIT_0E ( 256'h00000003F000571344003C3003000C0C0003C0030000030C000033000000F00D ),
    .INIT_0F ( 256'h000CC00004003F000000003C03003F3003C0000000300000000000C0000000CC ),
    .INIT_10 ( 256'h0003C00300C31C0C030000CC4C70300F1C110FCCF33000000000000003003000 ),
    .INIT_11 ( 256'h0000030C000C000004000007000C01C0C03000100C00000300C10F0300000000 ),
    .INIT_12 ( 256'h100C04040130001C0000301C000C0034000C000C0000300000100C00704CC000 ),
    .INIT_13 ( 256'h5400000300000C00C04C003CC0010F3003010F0000100F013300001030000010 ),
    .INIT_14 ( 256'h01000140C00004C00410C00030C220410408C000000000088104100833C08830 ),
    .INIT_15 ( 256'h0000000011041386900000000033010400080080404041320C00040200330100 ),
    .INIT_16 ( 256'h00000000030F00C31C03CCCCCCC00000000000000000C000000C000030700000 ),
    .INIT_17 ( 256'h000003C0C0035000100103403000030040C000000000000300170040004103F0 ),
    .INIT_18 ( 256'h5544555141551545515154110054545155545555CFECCC3300C00CD3C33C0353 ),
    .INIT_19 ( 256'h1554055000151401511015014400040054000400055550000000000000154511 ),
    .INIT_1A ( 256'h0050005400114000550055440055001050400101041410014001440015055505 ),
    .INIT_1B ( 256'h5545415540111015500551445110444445515545554450154555000144455154 ),
    .INIT_1C ( 256'h0000000000000000000000000000000400005551144511114451514510555045 ),
    .INIT_1D ( 256'h0140000000055540555405000050540000145000500015551555515541455400 ),
    .INIT_1E ( 256'h55AAFF0055FFAA5500FFAA5500FFAA5500FFAA55000000000000000000000140 ),
    .INIT_1F ( 256'hFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF00 ),
    .INIT_20 ( 256'h1542BFE81417EABD4017EABD4017EABD4017EABD410055AAFF0055AAFF0055AA ),
    .INIT_21 ( 256'hBFE81542BEBD4017EABD4017EABD4017EABD4017E942BFE81542BFE81542BFE8 ),
    .INIT_22 ( 256'h000000000000000000000000014100000000000003E81542BFE81542BFE81542 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , rom_bus_dat_r[15], rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C01000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h0C00000333C010403C0C00000F1333300300F30040000CCCC00003003000C00C ),
    .INIT_02 ( 256'h0000000CC100000000003000400C000000000FCCCC000FFC02000CC100000C08 ),
    .INIT_03 ( 256'hF0000003000000C03F33000000C0330000330CCC00A000800C00CF0040300020 ),
    .INIT_04 ( 256'h0312000C1200430C000F2003C03C80430C00140C014C00280300A00FCF300003 ),
    .INIT_05 ( 256'h0000040C00000FC000300000000000000003800C0000000300003C0CD00021C3 ),
    .INIT_06 ( 256'h00C0300C0300C0C0C0C0C13010C30303030303030303030300000000000F0000 ),
    .INIT_07 ( 256'h072C04CC0310CCCF30C11CC000303000000C00FF000F00C0C0C00C030301C303 ),
    .INIT_08 ( 256'h4033001CB1C00CC0C3039870030007000042CCC00F008C0C1000F34030C02003 ),
    .INIT_09 ( 256'hC200F001CB00330380F004000CC200CC100F001CB1C00CC383304000CC200F00 ),
    .INIT_0A ( 256'h00CFC00CC30303030303030303030303003300330003300330C000CC1C0CC100 ),
    .INIT_0B ( 256'h222023033FCC00820303030000033CC0CF00CFC00CFC00CF1C70033F00CF00CF ),
    .INIT_0C ( 256'h0000C1300C0C008C0000000000C3030030008000300000000110030300000002 ),
    .INIT_0D ( 256'h80F0010CC07220F0321CF20000CC040B00024F01CC001DCC300CC00303330C08 ),
    .INIT_0E ( 256'h00100003F1407B23C4003C308B238CCC2203C09300000B0C020873005000F00D ),
    .INIT_0F ( 256'h000FC0C030003F400010133C03003F3003C00C0000302000200000C040002CCC ),
    .INIT_10 ( 256'h2343D00B80F38C2E030000CC8E30FC0F6C220FCCF3300C000000084403003400 ),
    .INIT_11 ( 256'h0118C30C030C0C0038C0000F100C03D8C03000100C00000300C10F0303000000 ),
    .INIT_12 ( 256'h100C00000034808C8090704C406C4070809C809C8080348081004C08380CC110 ),
    .INIT_13 ( 256'h0000000300000C00C04C183CC0010F3003010F0000000F003300000030000000 ),
    .INIT_14 ( 256'h00000000C00000C04002C00030C044000001C200000000111000000133C02230 ),
    .INIT_15 ( 256'h0000000010000349700000000033000000010010000000304C02000040FF0030 ),
    .INIT_16 ( 256'h0101B000130F00C32C03CCCCCCC00000000000000000D420003C010030B00400 ),
    .INIT_17 ( 256'h10B003C0C08B940A50424350B802430180C000000000000300270250008103F0 ),
    .INIT_18 ( 256'hAB8AABE3AEFB3A8EF0A2A8FF32FCE8E2BFE4AEF9CFCCCC3301C00CD3C33C1393 ),
    .INIT_19 ( 256'hAA80AB03EEB82EFAA2AFAA1966C7A6B376AB36AAB0000FFFFFFFFFFFFC8A8E2A ),
    .INIT_1A ( 256'h03ACFFABFF2AE3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308EA73FEAAFCAEAAAE3B ),
    .INIT_1B ( 256'hABA7AABAAA2BBAAEAABAA8C8B2F288E0BEA3AE8AAA8EF82E8EBE8033CE8EA3BA ),
    .INIT_1C ( 256'hFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFC3FFFCFAE33CCF3333AEE1EACAAABAAA8B ),
    .INIT_1D ( 256'h001415400805403CFEABCAC3FC8C23FFFF28E3FFAFFCBBAA2BFAA3ABA98AABFF ),
    .INIT_1E ( 256'hB1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E4C000000015554000100010 ),
    .INIT_1F ( 256'hE4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4E4E4E4EB1B1B1 ),
    .INIT_20 ( 256'hE5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B04E4E4E4E1B1B1B1BE4E4E4 ),
    .INIT_21 ( 256'hE5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4 ),
    .INIT_22 ( 256'h000000000000032AEAAFAAEAB831000000000000024E4E4E4F1B1B1B18E4E4E4 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , rom_bus_dat_r[13], rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C28000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h0C00002033E8A080000800000F8033300300F000900080CCC00003020000C080 ),
    .INIT_02 ( 256'h00000000C2000000000200009000000000000FECCC000FF000420C0240008000 ),
    .INIT_03 ( 256'hF0000000004008003C3B8A28A00803A080030CCC000008808C00CF0082300020 ),
    .INIT_04 ( 256'h0320005C0001000C088C1017E23041000C00145C014C00281700A00F0F300003 ),
    .INIT_05 ( 256'h8880080C00002FC004300200000000000003400C0000100000003C40E0004003 ),
    .INIT_06 ( 256'h10842108421084848484842040821212121212121212121210000000000F0000 ),
    .INIT_07 ( 256'h0B0C088C07208DEF348428C204303040040800AA000A0484848048121202D212 ),
    .INIT_08 ( 256'h80B2002C32C088C6DB1B28B183218B608600CC800A0488082020F28034800202 ),
    .INIT_09 ( 256'hC002E002C302230320E000800C8002C8208E002C32C088C303200800C8008E00 ),
    .INIT_0A ( 256'h088EC088D2121212121212121212121202230223002234223084088D082C8020 ),
    .INIT_0B ( 256'h222022033FCC008202121200000338C88F088FC088EC088E8CB0223B088E088E ),
    .INIT_0C ( 256'h001080210C0C400C0000000400D3070020008000010444000000471208208002 ),
    .INIT_0D ( 256'h00F0800CC0B020F0302CF822000C280300008F02CC000ECC300CC00302330C00 ),
    .INIT_0E ( 256'h0020000BF880A3A328003C308B228C0C2203C02382200B0C0000B3088000F02E ),
    .INIT_0F ( 256'h000EC08020003F000000223C0B003F3003C0008800302000002000C0800008EC ),
    .INIT_10 ( 256'h00A3EA0300CB8C0C030000CC2E30300F8C000FCCF33002000000088803003800 ),
    .INIT_11 ( 256'h0200C30C020C08081080000F200C03E0C03000200C00000300C20F0302000020 ),
    .INIT_12 ( 256'hA00C0404013880AC80A0B0AC80AC80B880AC80AC8080B80000002C08300EC220 ),
    .INIT_13 ( 256'h0000000300000C02E28C203CC0020F3003020F0080100F013300001030022010 ),
    .INIT_14 ( 256'h01080140C00084C08410C00230C088410402C200000000222104100233C01030 ),
    .INIT_15 ( 256'h000000002104138A200000000033010402020020404041308C000400803B0100 ),
    .INIT_16 ( 256'h0802A000230F00C30C03CCCCCCC00000000000000200E820000C000030300800 ),
    .INIT_17 ( 256'h08A003C0C083A002200003803002020880C0000000000203002B0280000283F0 ),
    .INIT_18 ( 256'h45CC51707A1E1104014110CC01141213C070F11CCFEECC3300C00CE3C33C23A2 ),
    .INIT_19 ( 256'h0548942100121312CAF02CAFFC2B0F00FE000C00000000000200020000DFA731 ),
    .INIT_1A ( 256'h207AFFDCFF314BF24EFC5A4EFC843F0020028000003C20034BFFCCFCF10FFA8E ),
    .INIT_1B ( 256'h5401C044C000001110200C4C0010448271004104A52410150451000280C741C4 ),
    .INIT_1C ( 256'hAAAA45555555545554555515555554040008577000040001C470700C10092040 ),
    .INIT_1D ( 256'h0001402AAA89391093910782A8B44AAAAA3C7BFC53FE50492013F27D006DDEAA ),
    .INIT_1E ( 256'hAAAAAAAAAA55555555555555550000000000000000C000000000000000000000 ),
    .INIT_1F ( 256'hAAAAAAAAAA55555555555555550000000000000000FFFFFFFFFFFFFFFFAAAAAA ),
    .INIT_20 ( 256'h03FEA95403FEA95403FEA95403FEA95403FEA95400FFFFFFFFFFFFFFFFAAAAAA ),
    .INIT_21 ( 256'h03FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA954 ),
    .INIT_22 ( 256'h000000000000033F3FF0FF3FCD6100000000000003FEA95403FEA95403FEA954 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , rom_bus_dat_r[11], rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0833C004C00000000000000000EC051D00000000000000000000000000000000 ),
    .INIT_01 ( 256'h0C00000233C00000280000000F4233302320F200200048CCC02003012020C048 ),
    .INIT_02 ( 256'h80888808C0000000000020002008000000000FCCCC020FF800800C8080000800 ),
    .INIT_03 ( 256'hF0000002004000803E3300000080230000230CCC000000000800CF0000200000 ),
    .INIT_04 ( 256'h030000FC0003020C0003203FC00C83120C0094FC094C00A83F02A00F8F302083 ),
    .INIT_05 ( 256'h0303000C00000D4000100100000002008081C0070808388200003CC8C000C083 ),
    .INIT_06 ( 256'h20481204812048484848081040412120202020202020202030000000000B0000 ),
    .INIT_07 ( 256'h0208204C06010DCF384804C0043030400804005500050848084284202100E120 ),
    .INIT_08 ( 256'h30310008208204C4D3130031030103400400CC00050404040C00E01034400C01 ),
    .INIT_09 ( 256'hC080D0008204130200D002000C4080C4080D0008208204C303102000C4080D00 ),
    .INIT_0A ( 256'h104B410481010101010101010101010104120412084120413040104804CC4080 ),
    .INIT_0B ( 256'h888082030ECC020802020200000228404410884108B4108B0410422F104A104A ),
    .INIT_0C ( 256'hF00CCC300C0C000C0400000000C3030330080000000000000000030300000008 ),
    .INIT_0D ( 256'h00F0000CC03000F0300CF000000C000300000F00CC000CCC300CC00333330C03 ),
    .INIT_0E ( 256'h00000003F000030300003C3003000C0C0003C0030000030C000033000000F00C ),
    .INIT_0F ( 256'h000CC0C030003F000000033C03003F3003C0000000300000000000C000000CCC ),
    .INIT_10 ( 256'h0003C00300C30C0C030000CC0C30300F0C000FCCF33000000000000003003000 ),
    .INIT_11 ( 256'h0000030C030C0C0028C0100F000C0BC0C03200000C08000300C80F0300000000 ),
    .INIT_12 ( 256'h000C00000030000C0000300C000C0030000C000C0000300000000C00300CC000 ),
    .INIT_13 ( 256'h0000000300000C40C008402CC0000F3003000F0000000F003300000030000000 ),
    .INIT_14 ( 256'h00000000C00000C00000C00030C220000008C000000000088000000833C08830 ),
    .INIT_15 ( 256'h0000000001041300040000000033010400080080404041320C00040200330100 ),
    .INIT_16 ( 256'h00000000030F00C30C03CCCCCCC00000000000000000C0000000000030000000 ),
    .INIT_17 ( 256'h000003C0C0030000000003003000030000C000000000000300030000000003F0 ),
    .INIT_18 ( 256'h104C041279C40DC3A0715CA221809E93EA68FA9ACFCCCC3300C00CC3C22C0303 ),
    .INIT_19 ( 256'h35B454D208090D71F9661FBFFC6E0F10CD010C0010000A559665566540886130 ),
    .INIT_1A ( 256'h00565559552009537F546506547655205482D201481500C15955C454810B148C ),
    .INIT_1B ( 256'h1A48C375C032201D50279200A290440ECCF33DC551E4C019C36C002000407030 ),
    .INIT_1C ( 256'h0000FFFFFFEAA9AAA9968915500003C7FFA8411228862220C413B28F10A45047 ),
    .INIT_1D ( 256'h5540000000055568555683C3FCD436AAFA081954A55646651BAFB17C4161FC00 ),
    .INIT_1E ( 256'hAA55550000FFFFAAAA55550000FFFFAAAA555500002AAA9555400000000AAA85 ),
    .INIT_1F ( 256'hFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA55550000FFFFAA ),
    .INIT_20 ( 256'h141414141541414141414141414141414141414140AAAAFFFF00005555AAAAFF ),
    .INIT_21 ( 256'hEBEBEBEBEABEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBC1414141414141414141414 ),
    .INIT_22 ( 256'h000000000000031008300000057100000000000003EBEBEBEBEBEBEBEBEBEBEB ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , rom_bus_dat_r[9], rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C00000000000000000EC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h0C00003133F00000140000000F0123300300F100300000CCC00003010000C040 ),
    .INIT_02 ( 256'h00000004C0440000001210010404000000001B84CC000FF400400C404000C400 ),
    .INIT_03 ( 256'hF000001100800040353300000040130010138CCC000C00140C00CF0010300000 ),
    .INIT_04 ( 256'h030000AC0001020C0005002BC01402020C0014FC014C00283F00A00F8F300413 ),
    .INIT_05 ( 256'h0302000C0000028C002C0000000000000002000D0000000200003C48C0004083 ),
    .INIT_06 ( 256'h10040100401008080808C8028000202323232323232323332000000000170000 ),
    .INIT_07 ( 256'h034D70415F02CFCF100000C06E3138C18004005500050444C440441310001013 ),
    .INIT_08 ( 256'h08220009249108C8E32300320F0203800800CCC1090804448600F3202C408481 ),
    .INIT_09 ( 256'h88A0A000104C2303006022080888A0488E060005145008C003223080488E0902 ),
    .INIT_0A ( 256'h10C0510C5313131313131313131313130832883200822C82388E208B08C04888 ),
    .INIT_0B ( 256'h000003038EEC000003030300000310F0CD000010002500010514000300C300C3 ),
    .INIT_0C ( 256'h501404001C08100C0000000100C7031200080000000000000041471000000000 ),
    .INIT_0D ( 256'h00F0000CC03000F0300CF000000C000300000F00CC00CCCC300CC00F10360401 ),
    .INIT_0E ( 256'h00C00003B000020200003C3003000C0C0003C0030000030C000033000000F0CC ),
    .INIT_0F ( 256'h020CC04040002F000000003802003FF003C0400001F00000010007C0000000CC ),
    .INIT_10 ( 256'h0003C00300C20C0C030000CC0C30300F0C000FCCF33040400000000003003000 ),
    .INIT_11 ( 256'h0000830C310C04020C40300F000C03C0C03000000C00000300C00F0300010000 ),
    .INIT_12 ( 256'h0C0C08080220030C0300330C030C0330030C030C0300300300200C00308CC000 ),
    .INIT_13 ( 256'h0000000300000C00C008003C80000F2002000F000030CF033300333030000033 ),
    .INIT_14 ( 256'h330003C0C0040CC00C30C4003CC000C30C00C00040000C00030C300033C00030 ),
    .INIT_15 ( 256'h4408008000000300050000000163000000003000000000300C00003000330004 ),
    .INIT_16 ( 256'h00080090033A10820842C88888840C10017044540050C14D4409401031350154 ),
    .INIT_17 ( 256'h400003C0C0020000000003003000051000C010000000502114430000000003F0 ),
    .INIT_18 ( 256'h14450511410405415151541511545451545455154744CC7504C0148743380207 ),
    .INIT_19 ( 256'h15540550004501014150141554441011040115101A4E40F9992955203C154114 ),
    .INIT_1A ( 256'h0150000500151001540055540145400154005005400110001000140015554504 ),
    .INIT_1B ( 256'h4115401540155005500551445110440055015545554540054511001001455144 ),
    .INIT_1C ( 256'hAA50FA54003FAA55013D67294FAA53CA50E44111144511115411514550455044 ),
    .INIT_1D ( 256'h004000000005554055540141A85417E9001410011400055514554054544147FA ),
    .INIT_1E ( 256'hAF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA508000000000000000000040 ),
    .INIT_1F ( 256'h05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA50FA50FA05AF05 ),
    .INIT_20 ( 256'hDC8888888888888889DDDDDDDF7777777622222222FA50FA50FA50FA50AF05AF ),
    .INIT_21 ( 256'hDC8888888888888889DDDDDDDF77777776222222222222222377777775DDDDDD ),
    .INIT_22 ( 256'h000000000000023F3FF4FF3FCC2100A02AA02A00022222222377777775DDDDDD ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , rom_bus_dat_r[7], rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C004C003FAA5500BFA95403C0C0C000000B4000000000000000000000C00 ),
    .INIT_01 ( 256'h0C81563133F0000000000015694033300700F0001000CC4CC00103013000C08C ),
    .INIT_02 ( 256'h0A011008C048156ABFC02104300800156ABFC540CE000FE404900C44C4404400 ),
    .INIT_03 ( 256'hF4000003204000C03B33041040C433801420088C000C01100404CF0100200040 ),
    .INIT_04 ( 256'h0300000C0003000C0029402BC0A502000C00140C014C00281700A00D07340003 ),
    .INIT_05 ( 256'h0301800C81560A40001001000000000000034001000131010055AC44C0004003 ),
    .INIT_06 ( 256'h20C83348E23C808040408400C000102223232233333232020000156ABFCF0000 ),
    .INIT_07 ( 256'h030C8080040086CA304004C00C74300300080095000400008003001213001322 ),
    .INIT_08 ( 256'h00100000000D00C0C20100310E0113800810848103050C4C0804420024C00C0E ),
    .INIT_09 ( 256'h0000200000242301005003000880C004000D0000000D04C101102000C00C0B00 ),
    .INIT_0A ( 256'h00CDC00C020102121112112121212030300040000043144330C820C908C0C000 ),
    .INIT_0B ( 256'h32202303EFFC0042C303030055A924F04D0002C1000010050410802F30CB30CF ),
    .INIT_0C ( 256'hF0080C00CC0C402CC8156A08E6720436001E20920AAAEC0220C5242800000003 ),
    .INIT_0D ( 256'h00F0000CC03000F0300CF000000C000300000F00CC00CCCC300CC00C11070003 ),
    .INIT_0E ( 256'h00C10543F000010500056C3003000C1C0003C0030000030C000033000000F0CC ),
    .INIT_0F ( 256'h302CC40030016D000000033C03083CE00340000001E000C40401078002340CCC ),
    .INIT_10 ( 256'h4807C00300C30C0C00080C1E003030070C001746D1B03010CC0031007B92B202 ),
    .INIT_11 ( 256'h0000830C300C00001802395F040803C0C83195050849540200CC0E0200410140 ),
    .INIT_12 ( 256'h0C0C0C0C0320030C0300330C030C0330030C030C0300300300300C1030CCC000 ),
    .INIT_13 ( 256'h00000022A5500400800C003C80000F3003000F0000000F003300010030000003 ),
    .INIT_14 ( 256'h330003C0C00C0CC00820CC001C40008204018000C0010C000104110133C00030 ),
    .INIT_15 ( 256'h028802AB83082300040156ABFC3301040001301040400030080000300033100C ),
    .INIT_16 ( 256'h00500084017700CA4803EA889CC40002345B8C000080C107800C000038000100 ),
    .INIT_17 ( 256'h0100038080030000000003003000104000400055AAFF000100030800000003F0 ),
    .INIT_18 ( 256'hEECEBAB3EAAC0A8EF1A3A82B32A8A8A2AAA0ABA8CF00CCBD0450240382240102 ),
    .INIT_19 ( 256'hBE903A40FE2C08EEE32EEE1D56869AA2A6AA259AAC11658989D391D9209ACB3A ),
    .INIT_1A ( 256'h02ECFF9EBF2AA3FDABFCABA8FEEEAF0A082A60A882B638CB63FE65FC2EAEAE3E ),
    .INIT_1B ( 256'hEBA2AA3EEA2EAA8FAA8AA88CA232882CEE83AA8EAA89FC0A86EFC0328E8AA2BF ),
    .INIT_1C ( 256'h94886C83E52894D4E53943361DE4C606D8B4AA333CCB2332EAB0AA8EFA8AFA8A ),
    .INIT_1D ( 256'h001415400805403CFEABCB4128E0D261692823FEBAFCEAAA2AEEE2EEB2CBAD0E ),
    .INIT_1E ( 256'h7788888888DDDDDDDD222222227777777788888888C100010015554000040014 ),
    .INIT_1F ( 256'h7788888888DDDDDDDD222222227777777788888888DDDDDDDD22222222777777 ),
    .INIT_20 ( 256'h6C6D3B92C792C46D39386EC79392C46D39386EC793DDDDDDDD22222222777777 ),
    .INIT_21 ( 256'hC6C791386D386EC79392C46D39386EC79392C46D3AC791386C6D3B92C6C79138 ),
    .INIT_22 ( 256'h000000000000010FFFD5FFFFFAE055655A956601046D3B92C6C791386C6D3B92 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , rom_bus_dat_r[5], rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3073C05DD0024E4E4E4E493939BD1008000000A8000000000000000000000800 ),
    .INIT_01 ( 256'hB02C6C4017A00004380006C6C3810E19030EC0131C39CC3CA90D19152001C504 ),
    .INIT_02 ( 256'h25110308C086C6C6C6C7110114C046C6C6C6CD87C990EFDC4080C080402DC481 ),
    .INIT_03 ( 256'hD3211003028890886C0F0000404D0200203324D4100C00280B0C5F10203C0000 ),
    .INIT_04 ( 256'h030010AC00132219000FB02BC43EC0011D0014AD014D00283F40A1B50A15040B ),
    .INIT_05 ( 256'h020E01B42C6C4C08007800200400008310830C04300130311B1B040083B4C0CE ),
    .INIT_06 ( 256'h144E000C42204004C88C40318081300113223101102332011006C6C6C6CD00ED ),
    .INIT_07 ( 256'h0149E08169014CC3684C0000AA6538A7BA040039000300844844C0C11310F201 ),
    .INIT_08 ( 256'h18021001045A0404122203213C0302000800D847030C0844860C5110E80C8C83 ),
    .INIT_09 ( 256'h48A02100116812020081200B0C08E08C860A1001045E0482030230A0CC8A0C12 ),
    .INIT_0A ( 256'h004F970093223201122033021120330204100C02014308C2084AA0050CC04808 ),
    .INIT_0B ( 256'h03201303CB7390000221301B1B1930708910C2D408E960470516801F40CF2086 ),
    .INIT_0C ( 256'h901C8012241C643D0EC6C64A83820021030F38C30FFF310010083E2F12082031 ),
    .INIT_0D ( 256'h1B600008C0300CF03004A0000008000200000F008C00C84C3088800C10050003 ),
    .INIT_0E ( 256'h00C2B1917010000101B1AC2002003C080003C0010008010C1040230003B4F4C0 ),
    .INIT_0F ( 256'h010CC004306C600801000230521C76C00115400102C0023381002B000088048C ),
    .INIT_10 ( 256'h0003C00300430C0C010000C4083030020C002BA4EBB58040064060008B44F140 ),
    .INIT_11 ( 256'h0000C30C131C08002840539FC39057C1C27039C060D392F529C06A0200926C40 ),
    .INIT_12 ( 256'h0DB40C080110230C2308330C230C23202308230823201023000308113000E002 ),
    .INIT_13 ( 256'h000000144E4BDCA4403F01A88A50691293A06B0500329C02120A4711A3B40002 ),
    .INIT_14 ( 256'h33000240410C00CC0C200C002CC040010C00C001C0141C002204000073C40034 ),
    .INIT_15 ( 256'hCC800580C00C2300036C6C6C6C530308000130004000C2200C0004F05033100C ),
    .INIT_16 ( 256'h10040930007C708B0DC1E8ADC0900831108428FC44F2C2CD8C0B90333F2F40EC ),
    .INIT_17 ( 256'h800483C0801000300030030030040A2001803B1B1B1B14213CC30000040003F0 ),
    .INIT_18 ( 256'hA041E81013042CCF00304C9021D8CC43D4F0F53C478CC49508C07E8F23304109 ),
    .INIT_19 ( 256'h590C843200072371216B122FFCC8FC33CC333F3034E4ECE581AE91A590C64107 ),
    .INIT_1A ( 256'h03B0FF233F1603FEDCFC4EACFF42CF27FC90B24FC92B2402B3FCA2FC9047C127 ),
    .INIT_1B ( 256'h0131F00130112C004C0FE240E301CC9071005CC1F4CE3C20CFCCC02049C93273 ),
    .INIT_1C ( 256'h22BF03F62D7BD3F9F9346A0946C791808E24C311000420013F11BF810CC58CC0 ),
    .INIT_1D ( 256'h0001402AAA89391093910C177C3469925D1093FF1CFC0F7C3F178374140CC487 ),
    .INIT_1E ( 256'h55AAFF0055FFAA5500FFAA5500FFAA5500FFAA55000000000000000000200000 ),
    .INIT_1F ( 256'hFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF00 ),
    .INIT_20 ( 256'h847AD07AD3852F852ED07AD0792F852F847AD07AD10055AAFF0055AAFF0055AA ),
    .INIT_21 ( 256'h847AD07AD3852F852ED07AD0792F852F847AD07AD3852F852ED07AD0792F852F ),
    .INIT_22 ( 256'h000000000000011FB3C1FF7FD87366CDB13E5CB8B3852F852ED07AD0792F852F ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , rom_bus_dat_r[3], rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h2002C00434000000000000000034000000000008000000000000000000000C00 ),
    .INIT_01 ( 256'h00000030137008300023100000800C440300D010200080F13000000100400080 ),
    .INIT_02 ( 256'h050000001000000000010300204040000000008711000FC04040040040008080 ),
    .INIT_03 ( 256'hE0C8040000400000043300708400028400000505400C000007004340000C0005 ),
    .INIT_04 ( 256'h5B08008108010038600B5034002D410030601488014060283600A000044C0003 ),
    .INIT_05 ( 256'h00010000000003C00000001008030013000A0804000030000000018080008005 ),
    .INIT_06 ( 256'h300001008038000000000000C000303030303030303030301100000000024000 ),
    .INIT_07 ( 256'h01007000000009C8C0000010009B10CF5200000000000000000480F03014F030 ),
    .INIT_08 ( 256'h20301300308D0050B27100053C0133840008400E000000800C048000600C0C0C ),
    .INIT_09 ( 256'h004080308100011008400000400040400C0C0300308100D021002034400C0C00 ),
    .INIT_0A ( 256'hF00C85007030303030303030303030302000700011802380200C300D00CC0040 ),
    .INIT_0B ( 256'h0000000480200000C0303000000020700DF00E850070700D00328023300FF00E ),
    .INIT_0C ( 256'hE0200003347035000000001B0B9C7C25016721740C2D4D93400D525830000060 ),
    .INIT_0D ( 256'h0034300FD4140835140110000C05C101580803505C33CCD4704CDC8F30054801 ),
    .INIT_0E ( 256'h03C00003B03300000000043101001C244020D2031000C1445CC02503000070CC ),
    .INIT_0F ( 256'h8728B00000000C084800000C00740DCE0921001028CE07130808833817800045 ),
    .INIT_10 ( 256'h8007C08012400C804A9743C0083201200D04038CE0F0008434D2012106C07048 ),
    .INIT_11 ( 256'h0800030C300000011400000F000007C0003A00000004000000E4024840100002 ),
    .INIT_12 ( 256'h0C00000000300B0C0B002B040B000B300B080B040B00300B100303F3300CC884 ),
    .INIT_13 ( 256'h00000002000000008000000180100170058000400C0383002000290000000C03 ),
    .INIT_14 ( 256'h30000000400D00C000008D003C80000000104002D0006C800000038000D00020 ),
    .INIT_15 ( 256'h13C925C0400003300400000000030000043030000000000000C000302023200D ),
    .INIT_16 ( 256'h808000C00B7702880C20E080818A6C41C00590021807C20C00888045381200CD ),
    .INIT_17 ( 256'h00001F92D00302200230230801203200205200000000002C01038C0431182334 ),
    .INIT_18 ( 256'h9809E50390002FCBA1F33C9600D4FCF090B4242D8FC4C23238C30403E8280302 ),
    .INIT_19 ( 256'h406C81B2D047205B1025B133FC4C7C11CC311F30100000000000000000AD0027 ),
    .INIT_1A ( 256'h0108553D150921579D541E5C550945256490D245492D2482D154DF549B660D00 ),
    .INIT_1B ( 256'h803D500C101D5403140B1140D331889C0C031FCCE7CBA027C79A000048C1F068 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000008103288A03219902774934C9748C ),
    .INIT_1D ( 256'h55400000000AAABCAAABCA0000909000001C91554454073B2C96421084CA4000 ),
    .INIT_1E ( 256'hB1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E428AAA4554000000002AA81 ),
    .INIT_1F ( 256'hB1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1 ),
    .INIT_20 ( 256'h21DC8B7621DC8B7621DC8B7621DC8B7621DC8B76201B1B1B1B4E4E4E4EB1B1B1 ),
    .INIT_21 ( 256'h21DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B76 ),
    .INIT_22 ( 256'h000000000000030000000000000000000000000001DC8B7621DC8B7621DC8B76 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , rom_bus_dat_r[1], rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_9757),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_9757),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_368),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9758),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9758),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_233),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9759),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9759),
    .Q(half_rate_phy_rddata_sr_1_BRB01_9760)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9761),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9761),
    .Q(half_rate_phy_rddata_sr_1_BRB11_9762)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(sdram_tfawcon_ready),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_dfi_p1_rddata_en_1151),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9763),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9763),
    .Q(half_rate_phy_rddata_sr_1_BRB2_9613)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(sdram_tfawcon_ready),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_dfi_p0_rddata_en_1133),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9764),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9764),
    .Q(half_rate_phy_rddata_sr_1_BRB3_9614)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6432),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_9765),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_9765),
    .Q(new_master_rdata_valid2_BRB4_9617)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_9766),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_9766),
    .Q(new_master_rdata_valid2_BRB10_9618)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine6_cmd_buffer_source_payload_we_1866),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_9767),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_9767),
    .Q(new_master_rdata_valid2_BRB11_9619)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine6_cmd_buffer_valid_n_1865),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_9768),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_9768),
    .Q(new_master_rdata_valid2_BRB12_9620)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine6_row_opened_2247),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_9769),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_9769),
    .Q(new_master_rdata_valid2_BRB13_9621)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_9770),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_9770),
    .Q(new_master_rdata_valid2_BRB14_9622)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6139),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_9771),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_9771),
    .Q(new_master_rdata_valid2_BRB1_9623)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_9772),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_9772),
    .Q(new_master_rdata_valid2_BRB15_9624)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine7_cmd_buffer_source_payload_we_1912),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_9773),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_9773),
    .Q(new_master_rdata_valid2_BRB16_9625)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine7_cmd_buffer_valid_n_1911),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_9774),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_9774),
    .Q(new_master_rdata_valid2_BRB17_9626)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine7_row_opened_2252),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_9775),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_9775),
    .Q(new_master_rdata_valid2_BRB18_9627)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_9776),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_9776),
    .Q(new_master_rdata_valid2_BRB19_9628)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6397),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_9777),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_9777),
    .Q(new_master_rdata_valid2_BRB2_9629)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_9778),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_9778),
    .Q(new_master_rdata_valid2_BRB20_9630)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_we_1590),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_9779),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_9779),
    .Q(new_master_rdata_valid2_BRB21_9631)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_buffer_valid_n_1589),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_9780),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_9780),
    .Q(new_master_rdata_valid2_BRB22_9632)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_row_opened_2217),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_9781),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_9781),
    .Q(new_master_rdata_valid2_BRB23_9633)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_9782),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_9782),
    .Q(new_master_rdata_valid2_BRB24_9634)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6404),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_9783),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_9783),
    .Q(new_master_rdata_valid2_BRB3_9635)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_9784),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_9784),
    .Q(new_master_rdata_valid2_BRB25_9636)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_we_1728),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_9785),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_9785),
    .Q(new_master_rdata_valid2_BRB26_9637)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_buffer_valid_n_1727),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_9786),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_9786),
    .Q(new_master_rdata_valid2_BRB27_9638)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_row_opened_2232),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_9787),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_9787),
    .Q(new_master_rdata_valid2_BRB28_9639)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_9788),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_9788),
    .Q(new_master_rdata_valid2_BRB29_9640)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector2_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_9789),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_9789),
    .Q(half_rate_phy_rddata_sr_2_BRB6_9641)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9790),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9790),
    .Q(half_rate_phy_rddata_sr_2_BRB7_9642)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9791),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9791),
    .Q(half_rate_phy_rddata_sr_2_BRB8_9643)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB9 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB9_9792),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB9 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB9_9792),
    .Q(half_rate_phy_rddata_sr_2_BRB9_9644)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6582),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_9793),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_9793),
    .Q(new_master_rdata_valid1_BRB5_9645)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_9794),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_9794),
    .Q(new_master_rdata_valid1_BRB30_9646)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_we_1682),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_9795),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_9795),
    .Q(new_master_rdata_valid1_BRB31_9647)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_buffer_valid_n_1681),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_9796),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_9796),
    .Q(new_master_rdata_valid1_BRB32_9648)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_row_opened_2227),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_9797),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_9797),
    .Q(new_master_rdata_valid1_BRB33_9649)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_9798),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_9798),
    .Q(new_master_rdata_valid1_BRB34_9650)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6853),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_9799),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_9799),
    .Q(new_master_rdata_valid1_BRB6_9651)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_9800),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_9800),
    .Q(new_master_rdata_valid1_BRB35_9652)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine5_cmd_buffer_source_payload_we_1820),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_9801),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_9801),
    .Q(new_master_rdata_valid1_BRB36_9653)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine5_cmd_buffer_valid_n_1819),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_9802),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_9802),
    .Q(new_master_rdata_valid1_BRB37_9654)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine5_row_opened_2242),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_9803),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_9803),
    .Q(new_master_rdata_valid1_BRB38_9655)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_9804),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_9804),
    .Q(new_master_rdata_valid1_BRB39_9656)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6439),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_9805),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_9805),
    .Q(new_master_rdata_valid1_BRB7_9657)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_9806),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_9806),
    .Q(new_master_rdata_valid1_BRB40_9658)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_we_1636),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_9807),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_9807),
    .Q(new_master_rdata_valid1_BRB41_9659)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_buffer_valid_n_1635),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_9808),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_9808),
    .Q(new_master_rdata_valid1_BRB42_9660)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_row_opened_2222),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_9809),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_9809),
    .Q(new_master_rdata_valid1_BRB43_9661)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_9810),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_9810),
    .Q(new_master_rdata_valid1_BRB44_9662)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6548),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_9811),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_9811),
    .Q(new_master_rdata_valid1_BRB8_9663)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_9812),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_9812),
    .Q(new_master_rdata_valid1_BRB45_9664)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine4_cmd_buffer_source_payload_we_1774),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_9813),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_9813),
    .Q(new_master_rdata_valid1_BRB46_9665)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine4_cmd_buffer_valid_n_1773),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_9814),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_9814),
    .Q(new_master_rdata_valid1_BRB47_9666)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine4_row_opened_2237),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_9815),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_9815),
    .Q(new_master_rdata_valid1_BRB48_9667)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_9816),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_9816),
    .Q(new_master_rdata_valid1_BRB49_9668)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank2_sel_basesoc_csrbankarray_interface2_bank_bus_we_AND_650_o),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9817),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9817),
    .Q(half_rate_phy_rddata_sr_2_BRB5_9669)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB10 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_233),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB10_9818),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB10_9818),
    .Q(half_rate_phy_rddata_sr_2_BRB10_9670)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9819),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9819),
    .Q(half_rate_phy_rddata_sr_2_BRB11_9671)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n111931_FRB_3218),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB12_9820),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB12_9820),
    .Q(half_rate_phy_rddata_sr_2_BRB12_9672)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB13 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n111541_FRB_3222),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB13_9821),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB13 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB13_9821),
    .Q(half_rate_phy_rddata_sr_2_BRB13_9673)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB14 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB14_9822),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB14 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB14_9822),
    .Q(half_rate_phy_rddata_sr_2_BRB14_9674)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_9823)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_9823),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_9824)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_9824),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_9825)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_9825),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_9826)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_9760),
    .I1(sys2x_rst_shift4_9826),
    .O(half_rate_phy_rddata_sr_1_BRB011_9827)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_9827),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_9611)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_9762),
    .I1(sys2x_rst_shift4_9826),
    .O(half_rate_phy_rddata_sr_1_BRB111_9828)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_9828),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_9612)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

