-w -erf d:/My_Designs/project_final_cad/project_final_cad/compile/project_final_cad.erf -d d:/My_Designs/project_final_cad/project_final_cad/compile -s d:/My_Designs/project_final_cad/library.cfg -j d:/My_Designs/project_final_cad/project_final_cad/projlib.cfg -work project_final_cad -reorder -dbg -e 100 -work project_final_cad -2002 d:/My_Designs/project_final_cad/project_final_cad/src/main.vhd d:/My_Designs/project_final_cad/project_final_cad/src/TestBench/single_port_ram_vhdl_TB.vhd 