Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/chris/HELEN/soc_system.qsys --block-symbol-file --output-directory=/home/chris/HELEN/soc_system --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading HELEN/soc_system.qsys
Progress: Reading input file
Progress: Adding axi_conduit_merger_0 [axi_conduit_merger 1.0]
Progress: Parameterizing module axi_conduit_merger_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/chris/HELEN/soc_system.qsys --synthesis=VERILOG --output-directory=/home/chris/HELEN/soc_system/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading HELEN/soc_system.qsys
Progress: Reading input file
Progress: Adding axi_conduit_merger_0 [axi_conduit_merger 1.0]
Progress: Parameterizing module axi_conduit_merger_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding dma_0 [altera_avalon_dma 18.1]
Progress: Parameterizing module dma_0
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding pio_0 [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master dma_0.read_master and slave onchip_memory_0.s2 because the master has address signal 10 bit wide, but the slave is 6 bit wide.
Info: Interconnect is inserted between master dma_0.read_master and slave onchip_memory_0.s2 because the master has read_n signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_0.read_master and slave onchip_memory_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_0.read_master and slave onchip_memory_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_0.write_master and slave axi_conduit_merger_0.altera_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: axi_conduit_merger_0: "soc_system" instantiated axi_conduit_merger "axi_conduit_merger_0"
Info: dma_0: softresetEnable = 1
Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'
Info: dma_0:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=/tmp/alt7993_1218876185555766709.dir/0003_dma_0_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7993_1218876185555766709.dir/0003_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]
Info: dma_0: # 2019.04.07 14:02:50 (*)   soc_system_dma_0: allowing these transactions: quadword, doubleword, word, hw, byte_access
Info: dma_0: Done RTL generation for module 'soc_system_dma_0'
Info: dma_0: "soc_system" instantiated altera_avalon_dma "dma_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: onchip_memory_0: Starting RTL generation for module 'soc_system_onchip_memory_0'
Info: onchip_memory_0:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory_0 --dir=/tmp/alt7993_1218876185555766709.dir/0004_onchip_memory_0_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7993_1218876185555766709.dir/0004_onchip_memory_0_gen//soc_system_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_0: Done RTL generation for module 'soc_system_onchip_memory_0'
Info: onchip_memory_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info: pio_0: Starting RTL generation for module 'soc_system_pio_0'
Info: pio_0:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_0 --dir=/tmp/alt7993_1218876185555766709.dir/0005_pio_0_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt7993_1218876185555766709.dir/0005_pio_0_gen//soc_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'soc_system_pio_0'
Info: pio_0: "soc_system" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dma_0_control_port_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "dma_0_control_port_slave_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: dma_0_control_port_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "dma_0_control_port_slave_agent"
Info: dma_0_control_port_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "dma_0_control_port_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: dma_0_control_port_slave_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "dma_0_control_port_slave_burst_adapter"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: dma_0_control_port_slave_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "dma_0_control_port_slave_rsp_width_adapter"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: dma_0_read_master_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "dma_0_read_master_translator"
Info: dma_0_write_master_agent: "mm_interconnect_3" instantiated altera_merlin_master_agent "dma_0_write_master_agent"
Info: axi_conduit_merger_0_altera_axi_slave_agent: "mm_interconnect_3" instantiated altera_merlin_axi_slave_ni "axi_conduit_merger_0_altera_axi_slave_agent"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/chris/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 42 modules, 101 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
