INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/D_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/E_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/F_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/M_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_E' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/D_E.v:23]
INFO: [VRFC 10-311] analyzing module E_M
WARNING: [VRFC 10-3609] overwriting previous definition of module 'E_M' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/E_M.v:23]
INFO: [VRFC 10-311] analyzing module F_D
WARNING: [VRFC 10-3609] overwriting previous definition of module 'F_D' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/F_D.v:23]
INFO: [VRFC 10-311] analyzing module M_W
WARNING: [VRFC 10-3609] overwriting previous definition of module 'M_W' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/M_W.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/ALU.v:1]
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-311] analyzing module judge_is_jmp
INFO: [VRFC 10-311] analyzing module mux2_1_32
INFO: [VRFC 10-311] analyzing module mux2_1_5
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module pc_plus4
INFO: [VRFC 10-311] analyzing module is_stall
INFO: [VRFC 10-311] analyzing module pc_plus
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module cpu_part
INFO: [VRFC 10-311] analyzing module control
WARNING: [VRFC 10-3609] overwriting previous definition of module 'control' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/control.v:3]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-311] analyzing module cpu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rst' is not allowed [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:38]
WARNING: [VRFC 10-3248] data object 'ram_rd' is already declared [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:109]
WARNING: [VRFC 10-3703] second declaration of 'ram_rd' ignored [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:109]
WARNING: [VRFC 10-3248] data object 'alu_src_e' is already declared [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:118]
WARNING: [VRFC 10-3703] second declaration of 'alu_src_e' ignored [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:118]
WARNING: [VRFC 10-3248] data object 'reg_dst_e' is already declared [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:119]
WARNING: [VRFC 10-3703] second declaration of 'reg_dst_e' ignored [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:119]
INFO: [VRFC 10-2458] undeclared symbol PC_stall, assumed default net type wire [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu.v:182]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_E
INFO: [VRFC 10-311] analyzing module E_M
INFO: [VRFC 10-311] analyzing module F_D
INFO: [VRFC 10-311] analyzing module M_W
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'RAM' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:29]
INFO: [VRFC 10-311] analyzing module judge_is_jmp
WARNING: [VRFC 10-3609] overwriting previous definition of module 'judge_is_jmp' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:55]
INFO: [VRFC 10-311] analyzing module mux2_1_32
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_32' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:103]
INFO: [VRFC 10-311] analyzing module mux2_1_5
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mux2_1_5' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:127]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ROM' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:150]
INFO: [VRFC 10-311] analyzing module pc_plus4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus4' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:170]
INFO: [VRFC 10-311] analyzing module is_stall
WARNING: [VRFC 10-3609] overwriting previous definition of module 'is_stall' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:193]
INFO: [VRFC 10-311] analyzing module pc_plus
WARNING: [VRFC 10-3609] overwriting previous definition of module 'pc_plus' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:218]
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:237]
INFO: [VRFC 10-311] analyzing module cpu_part
WARNING: [VRFC 10-3609] overwriting previous definition of module 'cpu_part' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/cpu_part.v:257]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/forwarding_unit .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-3609] overwriting previous definition of module 'regfile' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/regfile.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'signextend' [D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sources_1/new/signextend.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/thisyear/cpu_task/cpu_part/cpu_part.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
