{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642797742594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642797742608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 15:42:22 2022 " "Processing started: Fri Jan 21 15:42:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642797742608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797742608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797742608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642797744169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642797744169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642797772364 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642797772364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797772364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit " "Elaborating entity \"control_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642797773659 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(183) " "VHDL Process Statement warning at control_unit.vhd(183): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773665 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(196) " "VHDL Process Statement warning at control_unit.vhd(196): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773665 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(209) " "VHDL Process Statement warning at control_unit.vhd(209): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773673 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(222) " "VHDL Process Statement warning at control_unit.vhd(222): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773673 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(235) " "VHDL Process Statement warning at control_unit.vhd(235): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773674 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773674 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773674 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773674 "|control_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642797773679 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773681 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773681 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773681 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773681 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773681 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773688 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773688 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773689 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773690 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773691 "|control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642797773692 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(140) " "Inferred latch for \"writen\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773694 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773699 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773699 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773699 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773699 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(140) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773699 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773700 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773700 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773700 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(140) " "Inferred latch for \"B_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773700 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(140) " "Inferred latch for \"A_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773700 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(140) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773703 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(140) " "Inferred latch for \"PC_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773703 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(140) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773704 "|control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(140) " "Inferred latch for \"IR_Load\" at control_unit.vhd(140)" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797773704 "|control_unit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAR_Load\$latch " "Latch MAR_Load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642797775611 ""}  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642797775611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_Inc\$latch " "Latch PC_Inc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642797775612 ""}  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642797775612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_Load\$latch " "Latch A_Load\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642797775613 ""}  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642797775613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus1_Sel\[0\]\$latch " "Latch Bus1_Sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642797775648 ""}  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642797775648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus2_Sel\[0\]\$latch " "Latch Bus2_Sel\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal current_state.S_DECODE_3" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642797775654 ""}  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642797775654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B_Load GND " "Pin \"B_Load\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642797775806 "|control_unit|B_Load"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[0\] GND " "Pin \"ALU_Sel\[0\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642797775806 "|control_unit|ALU_Sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[1\] GND " "Pin \"ALU_Sel\[1\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642797775806 "|control_unit|ALU_Sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_Sel\[2\] GND " "Pin \"ALU_Sel\[2\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642797775806 "|control_unit|ALU_Sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bus1_Sel\[1\] GND " "Pin \"Bus1_Sel\[1\]\" is stuck at GND" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642797775806 "|control_unit|Bus1_Sel[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642797775806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642797776170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642797776668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642797777607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642797777607 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[0\] " "No output dependent on input pin \"CCR_Result\[0\]\"" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642797778437 "|control_unit|CCR_Result[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[1\] " "No output dependent on input pin \"CCR_Result\[1\]\"" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642797778437 "|control_unit|CCR_Result[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CCR_Result\[3\] " "No output dependent on input pin \"CCR_Result\[3\]\"" {  } { { "control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642797778437 "|control_unit|CCR_Result[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642797778437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642797778438 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642797778438 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642797778438 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642797778438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642797779045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 21 15:42:59 2022 " "Processing ended: Fri Jan 21 15:42:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642797779045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642797779045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642797779045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642797779045 ""}
