#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Mon May 28 11:47:06 2018
# Process ID: 3500
# Current directory: D:/vivado/Single_CPU_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12884 D:\vivado\Single_CPU_3\Single_CPU_3.xpr
# Log file: D:/vivado/Single_CPU_3/vivado.log
# Journal file: D:/vivado/Single_CPU_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/Single_CPU_3/Single_CPU_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 761.848 ; gain = 168.367
close [ open D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SaoMiao.v w ]
add_files D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SaoMiao.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_SIMV1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_SIMV1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SaoMiao.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SaoMiao
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/signZE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ChsePC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChsePC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/regFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/showwhat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showwhat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SegLED7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/Datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/fnshow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnshow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/insmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ControlUnit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2458] undeclared symbol insmenRW, assumed default net type wire [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_SIMV1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 81c6f87947cc4b04aca4538d6bbc23ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_SIMV1_behav xil_defaultlib.CPU_SIMV1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port G [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/test.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMEN
Compiling module xil_defaultlib.regFILE
Compiling module xil_defaultlib.ControlUnit1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signZE
Compiling module xil_defaultlib.Datamemory
Compiling module xil_defaultlib.MUL5
Compiling module xil_defaultlib.MUL32
Compiling module xil_defaultlib.ChsePC
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.SaoMiao
Compiling module xil_defaultlib.showwhat
Compiling module xil_defaultlib.SegLED7
Compiling module xil_defaultlib.fnshow
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.CPU_SIMV1
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_SIMV1_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/xsim.dir/CPU_SIMV1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 11:54:00 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_SIMV1_behav -key {Behavioral:sim_1:Functional:CPU_SIMV1} -tclbatch {CPU_SIMV1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_SIMV1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_SIMV1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 797.797 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 99 ns
run 99 ns
run 99 ns
run 99 ns
remove_files D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/shaomiao.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v w ]
add_files -fileset sim_1 D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/test.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/CPU_SIMV1_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_Test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_Test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SaoMiao.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SaoMiao
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/signZE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ChsePC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ChsePC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/regFILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/showwhat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module showwhat
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SegLED7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegLED7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/Datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/fnshow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnshow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/insmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insMEN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/ControlUnit1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCPU
INFO: [VRFC 10-2458] undeclared symbol insmenRW, assumed default net type wire [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/SingleCPU.v:70]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 81c6f87947cc4b04aca4538d6bbc23ac --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_behav xil_defaultlib.CPU_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port G [D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sim_1/new/CPU_Test.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/vivado/Single_CPU_3/Single_CPU_3.srcs/sources_1/new/MUL5.v" Line 1. Module MUL5 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insMEN
Compiling module xil_defaultlib.regFILE
Compiling module xil_defaultlib.ControlUnit1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.signZE
Compiling module xil_defaultlib.Datamemory
Compiling module xil_defaultlib.MUL5
Compiling module xil_defaultlib.MUL32
Compiling module xil_defaultlib.ChsePC
Compiling module xil_defaultlib.clock_div
Compiling module xil_defaultlib.SaoMiao
Compiling module xil_defaultlib.showwhat
Compiling module xil_defaultlib.SegLED7
Compiling module xil_defaultlib.fnshow
Compiling module xil_defaultlib.SingleCPU
Compiling module xil_defaultlib.CPU_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_behav

****** Webtalk v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav/xsim.dir/CPU_Test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 28 12:12:35 2018...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/Single_CPU_3/Single_CPU_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_behav -key {Behavioral:sim_1:Functional:CPU_Test} -tclbatch {CPU_Test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
source CPU_Test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 840.840 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 99 ns
run 99 ns
run 99 ns
run 99 ns
run 99 ns
run 99 ns
run 99 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 28 12:18:13 2018...
