Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/husse/Desktop/dababy/cpu/cpu_tb_isim_beh.exe -prj C:/Users/husse/Desktop/dababy/cpu/cpu_tb_beh.prj work.cpu_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/register.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/memory.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/MAR.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/control_unit.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/ALU.vhd" into library work
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/cpu.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/husse/Desktop/dababy/cpu/cpu.vhd" Line 155: Actual for formal port clk is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/husse/Desktop/dababy/cpu/cpu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling architecture behavioral of entity pc [pc_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity mar [mar_default]
Compiling architecture behavioral of entity mem [mem_default]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity cpu [cpu_default]
Compiling architecture behavior of entity cpu_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/husse/Desktop/dababy/cpu/cpu_tb_isim_beh.exe
Fuse Memory Usage: 37928 KB
Fuse CPU Usage: 718 ms
