# FPGA_HW_Acceleration_Social_Disatancing_Monitor
 Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020

Hardware layout：

![layout](img\layout.jpg)

Image test for functionality：

![image-20201129111317248](img\image-20201129111317248.png)

