Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Jun  5 15:44:55 2022
| Host         : anubhav-acer running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1300 |
|    Minimum number of control sets                        |  1300 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2627 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1300 |
| >= 0 to < 4        |    31 |
| >= 4 to < 6        |    88 |
| >= 6 to < 8        |   111 |
| >= 8 to < 10       |   154 |
| >= 10 to < 12      |    54 |
| >= 12 to < 14      |    59 |
| >= 14 to < 16      |    37 |
| >= 16              |   766 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7516 |         1604 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            1862 |          586 |
| Yes          | No                    | No                     |           17452 |         4887 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |           16801 |         4033 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                        |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/p_49_in                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                   | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                   | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_9                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp/push_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                   | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[3][0]                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_9                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[7].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_9                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[8].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_9                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_9                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__3_n_9                                                                                                     | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_9                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                          | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[15].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                                      | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                           | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[10].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                                      | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[13].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/zext_ln70_reg_1027_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                                      | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                       | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                        | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                       | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                            | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/ram_full_i_reg                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_9                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                         | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_9                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_NS_fsm133_out                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                        | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/wr_en                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/zext_ln703_reg_984_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_9                                                                                                                                                                                        | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_new_cmd                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_9                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_13[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_9[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/dbbuf_V_addr_1_reg_39920                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_9                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/icmp_ln76_reg_10770                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/dbbuf_V_addr_1_reg_39920                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/invalid_len_event_reg2_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg                                                                                                                                                                  | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534_ap_start_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm[11]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/command_ongoing_reg[0]                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/select_ln75_3_reg_1423[5]_i_1_n_9                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/invalid_len_event_reg2_reg                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg                                                                                                                                                                  | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/trunc_ln57_reg_16490                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/empty_55_reg_15280                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/select_ln75_3_reg_1423[5]_i_1_n_9                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln38_1_reg_1300_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm[41]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm[11]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/trunc_ln57_reg_16490                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/empty_55_reg_15280                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm[41]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[14]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln38_1_reg_1300_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/icmp_ln38_1_reg_1300_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                    | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[46]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[19]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[54][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm[11]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm[41]_i_1_n_9                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[18]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/empty_55_reg_15280                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[16]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/select_ln75_3_reg_1423[5]_i_1_n_9                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/trunc_ln57_reg_16490                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[15]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/waddr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_0                                                                                                                                                                               | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_12[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0                                                                                                                                                                              | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[8]_0                                                                                                                                                                               | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_9                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                         | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/waddr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[8]_0                                                                                                                                                                              | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[26]_0[0]                                               | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                      | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                          | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                      | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/waddr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                      | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/waddr                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_15[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                                   | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                                   | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0_0                                                                                                                                                                                   | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_NS_fsm151_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/p_4_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/p_3_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/p_3_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_9                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                                 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[29]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/p_3_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_NS_fsm151_out                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state149                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                        | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                   | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/p_3_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/p_4_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_4[0]                                                                                                                                                            | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_reg_0[0]                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                   | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[15]_i_1__0_n_9                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[15]_i_1_n_9                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                   | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                                 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[15]_i_1__0_n_9                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/p_4_in                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_9                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/s_ready_t_reg[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_9                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                             | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                             | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                            | design_1_i/update_weights_0/inst/sub_ln29_3_reg_819[8]_i_1_n_9                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                            | design_1_i/update_weights_0/inst/sext_ln29_reg_831[8]_i_1_n_9                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                              | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                     | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                6 |              9 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/reg_10990                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                              | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mac_muladd_9s_9s_9ns_9_4_1_U39/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                             | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/E[0]                                                                                                                                                                                                | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/empty_57_reg_45870                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/addr_cmp_reg_41780                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/wbuf_V_addr_1_reg_9030                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            | design_1_i/conv1/inst/c_1_reg_784                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/select_ln106_2_reg_40700                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/reuse_addr_reg_fu_244031_out                                                                                                                                                                                                           | design_1_i/conv1/inst/mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/SS[0]                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/icmp_ln104_reg_39480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            | design_1_i/conv2/inst/c_1_reg_784                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state58                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/select_ln106_2_reg_40700                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state58                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/icmp_ln104_reg_39480                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[11][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[29]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[19][0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/ap_CS_fsm_pp1_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                          |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state61                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state15                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                     | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                      |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state74                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                    | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state74                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state61                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state74                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state15                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state61                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state45                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state45                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state15                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                       | design_1_i/update_weights_0/inst/control_s_axi_U/rdata[15]_i_1_n_9                                                                                                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state45                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/add_ln1116_reg_16830                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/select_ln107_1_reg_4097                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/select_ln106_reg_4059[11]_i_1_n_9                                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[19]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[11]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/dwbuf_V_addr_1_reg_1464[11]_i_1_n_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/add_ln1116_reg_16830                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/dwbuf_V_addr_1_reg_1464[11]_i_1_n_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[23]                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/add_ln1116_reg_16830                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/dwbuf_V_addr_1_reg_1464[11]_i_1_n_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/select_ln107_1_reg_4097                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/select_ln106_reg_4059[11]_i_1_n_9                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state85                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_pp4_stage1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state85                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/trunc_ln109_reg_41270                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/trunc_ln109_reg_41270                                                                                                                                                                                                                  | design_1_i/conv2/inst/trunc_ln109_reg_4127[13]_i_1_n_9                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[20]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/add_ln1118_3_reg_41470                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state17                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[50]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/dwbuf_V_addr_2_reg_41570                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[20]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             14 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/trunc_ln109_reg_41270                                                                                                                                                                                                                  | design_1_i/conv1/inst/trunc_ln109_reg_4127[13]_i_1_n_9                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[50]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[50]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[20]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/add_ln1118_3_reg_41470                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state17                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_17[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state54                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/dwbuf_V_addr_2_reg_41570                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[27]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state54                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U25/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/trunc_ln109_reg_41270                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state89                                                                                                                                                                                                          | design_1_i/loss_derivative_0/inst/grp_log_16_3_s_fu_546/icmp_ln1497_reg_1700_pp0_iter9_reg_reg[0]_0                                                                                                                                                                           |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/select_ln20_reg_332[14]_i_2_n_9                                                                                                                                                                                                        | design_1_i/relu1/inst/select_ln20_reg_332[14]_i_1_n_9                                                                                                                                                                                                                         |                2 |             15 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/reg_5870                                                                                                                                                                                                                   | design_1_i/loss_derivative_0/inst/reg_587[14]_i_1_n_9                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state126                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/select_ln20_reg_332[14]_i_2_n_9                                                                                                                                                                                                        | design_1_i/relu4/inst/select_ln20_reg_332[14]_i_1_n_9                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/select_ln20_reg_332[14]_i_2_n_9                                                                                                                                                                                                        | design_1_i/relu3/inst/select_ln20_reg_332[14]_i_1_n_9                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/select_ln20_reg_332[14]_i_2_n_9                                                                                                                                                                                                        | design_1_i/relu2/inst/select_ln20_reg_332[14]_i_1_n_9                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state51                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state126                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state51                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             15 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln87_reg_1554_pp4_iter1_reg_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/loss_derivative_0/inst/sdiv_29ns_16s_16_33_1_U21/loss_derivative_sdiv_29ns_16s_16_33_1_div_U/loss_derivative_sdiv_29ns_16s_16_33_1_div_u_0/loop[0].remd_tmp[1][15]_i_1_n_9                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                     | design_1_i/fcc3/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_NS_fsm[126]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/trunc_ln5_reg_14950                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/sext_ln75_reg_1448[15]_i_1_n_9                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/rhs_reg_590[15]_i_1_n_9                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111096]__2_i_1_n_9                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111083]_i_1_n_9                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111083]_i_1_n_9                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                           | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                     | design_1_i/fcc2/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111096]__2_i_1_n_9                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/exitcond998_reg_930_reg[0][0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111096]__2_i_1_n_9                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/empty_73_reg_773[0]_i_1_n_9                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/empty_61_reg_1057[15]_i_1_n_9                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/empty_59_reg_1045[0]_i_1_n_9                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[21][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[29][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mac_muladd_16s_16s_29ns_29_4_1_U11/fcc_combined_mac_muladd_16s_16s_29ns_29_4_1_DSP48_1_U/p_reg[-1111111083]_i_1_n_9                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state89                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/exitcond1019_reg_955_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/exitcond956_reg_875_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/rhs_reg_590[15]_i_1_n_9                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/sext_ln75_reg_1448[15]_i_1_n_9                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_1                                                                                                                                               | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                     | design_1_i/fcc1/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_1                                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln87_reg_1554_pp4_iter1_reg_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/trunc_ln5_reg_14950                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln87_reg_1554_pp4_iter1_reg_reg[0][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                         | design_1_i/update_weights_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln40_reg_496_pp1_iter1_reg_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln36_reg_471_pp0_iter1_reg_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[43]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[27][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[27]_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/trunc_ln5_reg_14950                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/sext_ln75_reg_1448[15]_i_1_n_9                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/rhs_reg_590[15]_i_1_n_9                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                        | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_0[0]                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/loss_V_1_reg_512[15]_i_2_n_9                                                                                                                                                                                               | design_1_i/loss_derivative_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/empty_73_reg_773[0]_i_1_n_9                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/log_probs_V_U/loss_derivative_log_probs_V_ram_U/p_0_in__0                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/log_probs_V_U/loss_derivative_log_probs_V_ram_U/log_probs_V_ce0                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/icmp_ln123_reg_4312_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_1[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/probs_V_U/loss_derivative_log_probs_V_ram_U/p_0_in__1                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad_reg[0]                                                                                                                                                           | design_1_i/conv1/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[46][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/reuse_reg_fu_2480                                                                                                                                                                                                                      | design_1_i/conv1/inst/mac_muladd_9s_9s_9ns_9_4_1_U36/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/SS[0]                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[2][0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/p_0_in__0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/x_EN_A                                                                                                                                                                                                                                 | design_1_i/relu3/inst/grp_fu_184_p2_carry__0_i_1_psbram_and_n                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_2[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                          | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/sum_V_reg_4340                                                                                                                                                                                                             | design_1_i/loss_derivative_0/inst/clear                                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/max_V_1_reg_402[15]_i_1_n_9                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state90                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/int_lr[15]_i_1_n_9                                                                                                                                                                                          | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state78                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65]_1[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.first_pad_reg[0]                                                                                                                                                           | design_1_i/conv2/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state134                                                                                                                                                                                                         | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[65][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_9[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/full_n_reg_3[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/conv2/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]_0                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                         |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state89                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_18[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_16[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/probs_V_U/loss_derivative_log_probs_V_ram_U/probs_V_ce0                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/conv1/inst/gmem_m_axi_U/wreq_throttle/bus_wide_gen.WVALID_Dummy_reg[0]                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_14[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_11[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/state_reg[0]_10[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[12]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/p_0_in__0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/p_0_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                   | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                   | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                   | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             18 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                       | design_1_i/update_weights_0/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                    | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                     | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                                 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                                 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                                | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                        | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                                | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg_0[0]                                                                                                                                                                                 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             21 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/or_ln71_reg_4508[0]_i_1_n_9                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_log_16_3_s_fu_546/ret_V_3_reg_1867[28]_i_1_n_9                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_log_16_3_s_fu_546/add_ln703_reg_1882[21]_i_1_n_9                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_pp4_stage1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[17]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_log_16_3_s_fu_546/p_Result_6_reg_1909[0]_i_1_n_9                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/relu3/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state146                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/relu2/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state146                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/relu1/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |                4 |             27 |         6.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/relu3/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/relu4/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/relu4/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |               13 |             27 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/relu2/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/relu1/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state55                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state55                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_reg_n_9_[13]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                   | design_1_i/fcc2/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                        |               16 |             30 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                   | design_1_i/fcc1/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                        |               15 |             30 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                   | design_1_i/fcc3/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                        |               16 |             30 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state59                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg                                                                                                                                                                              | design_1_i/fcc1/inst/ap_CS_fsm_state22                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/i_reg_3150                                                                                                                                                                                                                  | design_1_i/update_weights_0/inst/i_reg_315                                                                                                                                                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534_ap_start_reg1                                                                                                                                                                                        | design_1_i/loss_derivative_0/inst/clear                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_exp_16_3_s_fu_534_ap_start_reg117_out                                                                                                                                                                                  | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/i_3_reg_412[0]_i_2_n_9                                                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/control_s_axi_U/ap_NS_fsm144_out                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/i_8_reg_4570                                                                                                                                                                                                               | design_1_i/loss_derivative_0/inst/i_8_reg_457                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/i_reg_3910                                                                                                                                                                                                                 | design_1_i/loss_derivative_0/inst/i_reg_391                                                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/buff_wdata/j_4_reg_5230                                                                                                                                                                                          | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/rs_wreq/gmem_AWVALID                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                              | design_1_i/fcc3/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg                                                                                                                                                                              | design_1_i/fcc3/inst/ap_CS_fsm_state22                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp6_iter0_reg                                                                                                                                                                              | design_1_i/fcc3/inst/ap_CS_fsm_state68                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter0_reg                                                                                                                                                                              | design_1_i/fcc2/inst/ap_CS_fsm_state22                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_addr_2_reg_16160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_addr_3_reg_15430                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/i_6_reg_500[0]_i_1_n_9                                                                                                                                                                                                                  | design_1_i/fcc2/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/i_reg_1730                                                                                                                                                                                                                             | design_1_i/relu4/inst/control_s_axi_U/i_reg_173                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/i_1_reg_1620                                                                                                                                                                                                                           | design_1_i/relu4/inst/control_s_axi_U/i_1_reg_162                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp6_iter0_reg                                                                                                                                                                              | design_1_i/fcc2/inst/ap_CS_fsm_state68                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_addr_1_reg_13690                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                              | design_1_i/fcc2/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                    | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_1_reg_4900                                                                                                                                                                                | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state119                                                                                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_4_reg_5010                                                                                                                                                                                | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state129                                                                                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/i_reg_1730                                                                                                                                                                                                                             | design_1_i/relu3/inst/control_s_axi_U/i_reg_173                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/i_1_reg_1620                                                                                                                                                                                                                           | design_1_i/relu3/inst/control_s_axi_U/i_1_reg_162                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/buff_wdata/j_4_reg_5230                                                                                                                                                                                          | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/rs_wreq/gmem_AWVALID                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state81                                                                                                                                                                                                                       | design_1_i/fcc2/inst/ap_NS_fsm132_out                                                                                                                                                                                                                                         |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state73                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                     | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state72                                                                                                                                                                                                                       | design_1_i/fcc2/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                                   |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state59                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm136_out                                                                                                                                                                               | design_1_i/fcc2/inst/ap_CS_fsm_state42                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state44                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state26                                                                                                                                                                                                                       | design_1_i/fcc2/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                                      |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state14                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state13                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state26                                                                                                                                                                                                                       | design_1_i/fcc3/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                                      |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/i_1_reg_1620                                                                                                                                                                                                                           | design_1_i/relu1/inst/control_s_axi_U/i_1_reg_162                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                         | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                      |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state119                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                         | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/i_reg_1730                                                                                                                                                                                                                             | design_1_i/relu1/inst/control_s_axi_U/i_reg_173                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm136_out                                                                                                                                                                               | design_1_i/fcc3/inst/ap_CS_fsm_state42                                                                                                                                                                                                                                        |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/i_1_reg_1620                                                                                                                                                                                                                           | design_1_i/relu2/inst/control_s_axi_U/i_1_reg_162                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/add_ln86_reg_15200                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/i_reg_1730                                                                                                                                                                                                                             | design_1_i/relu2/inst/control_s_axi_U/i_reg_173                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state13                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state14                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                        | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                     |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                        | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state94                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state44                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/add_ln86_reg_15200                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state72                                                                                                                                                                                                                       | design_1_i/fcc3/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state73                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state81                                                                                                                                                                                                                       | design_1_i/fcc3/inst/ap_NS_fsm132_out                                                                                                                                                                                                                                         |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/ap_CS_fsm_reg[0][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_addr_1_reg_13690                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_addr_2_reg_16160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_addr_3_reg_15430                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/i_6_reg_500[0]_i_1_n_9                                                                                                                                                                                                                  | design_1_i/fcc3/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_5_reg_4790                                                                                                                                                                             | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[32]                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_2_reg_4680                                                                                                                                                                             | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_NS_fsm175_out                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state106                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/i_3_reg_6470                                                                                                                                                                                            | design_1_i/conv2/inst/ap_CS_fsm_state47                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/l_2_reg_8990                                                                                                                                                                                         | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/gmem_AWADDR1                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/buff_wdata/i_6_reg_9100                                                                                                                                                                                         | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/I_AWVALID1                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/l_reg_6250                                                                                                                                                                                              | design_1_i/conv1/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/l_1_reg_7170                                                                                                                                                                                            | design_1_i/conv1/inst/ap_CS_fsm_state71                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/i_3_reg_6470                                                                                                                                                                                            | design_1_i/conv1/inst/ap_CS_fsm_state47                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rdata/i_1_reg_6360                                                                                                                                                                                            | design_1_i/conv1/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/p_mid1188_reg_42860                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/p_mid199_reg_38340                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[84][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/l_1_reg_7170                                                                                                                                                                                            | design_1_i/conv2/inst/ap_CS_fsm_state71                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/buff_wdata/j_4_reg_5230                                                                                                                                                                                          | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/rs_wreq/gmem_AWVALID                                                                                                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/l_reg_6250                                                                                                                                                                                              | design_1_i/conv2/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/i_6_reg_9100                                                                                                                                                                                         | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/I_AWVALID1                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/buff_wdata/l_2_reg_8990                                                                                                                                                                                         | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/gmem_AWADDR1                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                     | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state105                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_addr_1_reg_36380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             31 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state63                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state47                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state63                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state4                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state19                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state16                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/fw_reg_10340                                                                                                                                                                                                                           | design_1_i/conv1/inst/ap_NS_fsm151_out                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state47                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             31 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state13                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state13                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state103                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state107                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state106                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state105                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state103                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rdata/i_1_reg_6360                                                                                                                                                                                            | design_1_i/conv2/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state10                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_addr_1_reg_36380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state11                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state107                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_addr_2_reg_35790                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_addr_2_reg_16160                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state72                                                                                                                                                                                                                       | design_1_i/fcc1/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state73                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                          |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                         | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_3_reg_2410                                                                                                                                                                                  | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[7]                                                                                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state8                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/i_1_reg_2300                                                                                                                                                                                  | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_NS_fsm1                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state81                                                                                                                                                                                                                       | design_1_i/fcc1/inst/ap_NS_fsm132_out                                                                                                                                                                                                                                         |               13 |             31 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_addr_1_reg_13690                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_NS_fsm136_out                                                                                                                                                                               | design_1_i/fcc1/inst/ap_CS_fsm_state42                                                                                                                                                                                                                                        |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state16                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_addr_3_reg_15430                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_reg_2520                                                                                                                                                                                       | design_1_i/InputLayer_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/i_6_reg_500[0]_i_1_n_9                                                                                                                                                                                                                  | design_1_i/fcc1/inst/ap_CS_fsm_state38                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/i_2_reg_2630                                                                                                                                                                                     | design_1_i/InputLayer_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/fw_reg_10340                                                                                                                                                    | design_1_i/conv2/inst/ap_NS_fsm151_out                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state59                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state10                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[84][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/p_mid1188_reg_42860                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp6_iter0_reg                                                                                                                                                                              | design_1_i/fcc1/inst/ap_CS_fsm_state68                                                                                                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/p_mid199_reg_38340                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter0_reg                                                                                                                                                                              | design_1_i/fcc1/inst/ap_CS_fsm_state8                                                                                                                                                                                                                                         |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/add_ln86_reg_15200                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state19                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state13                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state14                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state26                                                                                                                                                                                                                       | design_1_i/fcc1/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                                      |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state44                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state60                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/int_iter[31]_i_1_n_9                                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/int_x_ddr[31]_i_1_n_9                                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/int_dx_ddr[31]_i_1_n_9                                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/int_y[31]_i_1_n_9                                                                                                                                                                                          | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_W[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_db[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_b[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                        | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/icmp_ln45_reg_3412_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_b[31]_i_1_n_9                                                                                                                                                                                                       | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_xdim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/D[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm[0]                                                                                                                                                    | design_1_i/conv2/inst/select_ln121_reg_4243[31]_i_1_n_9                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_ydim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_xdim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_wt[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_dwt[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/control_s_axi_U/int_db[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_dwt[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[23]                                                                                                                               | design_1_i/fcc2/inst/select_ln75_reg_1408[31]_i_1_n_9                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/add_ln76_reg_1443[31]_i_1_n_9                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                    | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[104][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/i_1_reg_5340                                                                                                                                                                                                                            | design_1_i/fcc2/inst/i_1_reg_534                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/j_3_reg_5790                                                                                                                                                                                                                            | design_1_i/fcc2/inst/j_3_reg_579                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_wt[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu4/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/relu4/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_b[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu2/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/relu2/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_W[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_H[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_F[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_FW[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_FH[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_C[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/conv1/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/dbbuf_V_U/conv_combined_bbuf_V_ram_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu3/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/relu3/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_db[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                         | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/int_dw[31]_i_1_n_9                                                                                                                                                                                          | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/control_s_axi_U/int_w[31]_i_1_n_9                                                                                                                                                                                           | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_dx[31]_i_1_n_9                                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                      | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_x[31]_i_1_n_9                                                                                                                                                                                               | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                          | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/add_ln29_1_reg_8080                                                                                                                                                                                                         | design_1_i/update_weights_0/inst/ub_reg_813                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state156                                                                                                                                                                                                                     | design_1_i/conv1/inst/ap_CS_fsm_state149                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_F[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_FW[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_FH[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_C[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                  | design_1_i/conv2/inst/control_s_axi_U/rdata[31]_i_1_n_9                                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/dbbuf_V_U/conv_combined_bbuf_V_ram_U/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/i_2_reg_921[0]_i_2_n_9                                                                                                                                                                                                                 | design_1_i/conv1/inst/i_2_reg_921                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state84                                                                                                                                                                                                                      | design_1_i/conv1/inst/select_ln103_reg_3969[31]_i_1_n_9                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state60                                                                                                                                                                                                                      | design_1_i/conv1/inst/select_ln94_reg_3802[31]_i_1_n_9                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                     | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state17                                                                                                                                                                                                                      | design_1_i/conv1/inst/select_ln46_reg_3563[31]_i_1_n_9                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/control_s_axi_U/int_H[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state150                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state148                                                                                                                                                                                                                     | design_1_i/conv1/inst/select_ln72_reg_4558[31]_i_1_n_9                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state128                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state101                                                                                                                                                                                                                     | design_1_i/conv1/inst/ap_CS_fsm_state86                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/icmp_ln45_reg_3412_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U23/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm[0]                                                                                                                                                    | design_1_i/conv1/inst/select_ln121_reg_4243[31]_i_1_n_9                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.AWVALID_Dummy_reg                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[104][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/relu1/inst/control_s_axi_U/int_dim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/relu1/inst/control_s_axi_U/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_wt[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/control_s_axi_U/int_dwt[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[23]                                                                                                                               | design_1_i/fcc1/inst/select_ln75_reg_1408[31]_i_1_n_9                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/j_3_reg_5790                                                                                                                                                                                                                            | design_1_i/fcc3/inst/j_3_reg_579                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_ydim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state84                                                                                                                                                                                                                      | design_1_i/conv2/inst/select_ln103_reg_3969[31]_i_1_n_9                                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/ap_CS_fsm_reg[23]                                                                                                                               | design_1_i/fcc3/inst/select_ln75_reg_1408[31]_i_1_n_9                                                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/j_3_reg_5790                                                                                                                                                                                                                            | design_1_i/fcc1/inst/j_3_reg_579                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state17                                                                                                                                                                                                                      | design_1_i/conv2/inst/select_ln46_reg_3563[31]_i_1_n_9                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_b[31]_i_1_n_9                                                                                                                                                                                                       | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state101                                                                                                                                                                                                                     | design_1_i/conv2/inst/ap_CS_fsm_state86                                                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_db[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_dwt[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/add_ln76_reg_1443[31]_i_1_n_9                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_wt[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state128                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_xdim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/control_s_axi_U/int_ydim[31]_i_1_n_9                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state156                                                                                                                                                                                                                     | design_1_i/conv2/inst/ap_CS_fsm_state149                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state150                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state148                                                                                                                                                                                                                     | design_1_i/conv2/inst/select_ln72_reg_4558[31]_i_1_n_9                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/i_1_reg_5340                                                                                                                                                                                                                            | design_1_i/fcc1/inst/i_1_reg_534                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_wt[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/i_2_reg_921[0]_i_2_n_9                                                                                                                                                                                                                 | design_1_i/conv2/inst/i_2_reg_921                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/add_ln76_reg_1443[31]_i_1_n_9                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/i_1_reg_5340                                                                                                                                                                                                                            | design_1_i/fcc3/inst/i_1_reg_534                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_b[31]_i_1_n_9                                                                                                                                                                                                       | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_43_in                                                                                                                                                                                  | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_db[31]_i_1_n_9                                                                                                                                                                                                      | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state60                                                                                                                                                                                                                      | design_1_i/conv2/inst/select_ln94_reg_3802[31]_i_1_n_9                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/control_s_axi_U/int_dwt[31]_i_1_n_9                                                                                                                                                                                                     | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U4/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/D[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/icmp_ln45_reg_3412_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_32ns_32ns_64_2_1_U27/conv_combined_mul_32ns_32ns_64_2_1_Multiplier_0_U/icmp_ln45_reg_3412_reg[0]                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                        | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                              | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                    | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             34 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                               | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                           | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg                                                                                                                                                                  | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg                                                                                                                                                                  | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                            | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                6 |             34 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             39 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/select_ln70_6_reg_4496[0]_i_1_n_9                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                7 |             39 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               13 |             40 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                   | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                  | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               17 |             41 |         2.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state11                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                  | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                   | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                6 |             41 |         6.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                           | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                   | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               14 |             41 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                      | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             42 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             43 |         4.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |               12 |             44 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_addr_2_reg_35790                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_addr_3_reg_38490                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_addr_4_reg_42960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             45 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_addr_4_reg_42960                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_addr_3_reg_38490                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mul_31s_31s_31_2_1_U6/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/ap_CS_fsm_reg[39]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             46 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             46 |         3.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mul_31s_31s_31_2_1_U4/fcc_combined_mul_31s_31s_31_2_1_Multiplier_0_U/fwprop_read_reg_1240_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             46 |         2.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             46 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             47 |         6.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state2                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             51 |         3.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/grp_log_16_3_s_fu_546/tmp_41_reg_1894[14]_i_1_n_9                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             54 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                9 |             62 |         6.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state62                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                        | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               13 |             62 |         4.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |               13 |             62 |         4.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state62                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             62 |         5.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               10 |             62 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index88_reg_2930                                                                                                                                                                        | design_1_i/update_weights_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                            |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index82_reg_3040                                                                                                                                                                        | design_1_i/update_weights_0/inst/ap_CS_fsm_state21                                                                                                                                                                                                                            |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/cmp155417_reg_3726_reg[0]                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[73][0]                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state27                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             63 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/cmp155417_reg_3726_reg[0]                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[73][0]                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index_reg_3370                                                                                                                                                                       | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/I_BREADY1                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             63 |         2.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/add_ln75_1_reg_13990                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index76_reg_3260                                                                                                                                                                     | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/rs_wreq/I_AWVALID1                                                                                                                                                                                                    |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             63 |         5.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state27                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state31                                                                                                                                                                                                                      | design_1_i/conv2/inst/indvar_flatten_reg_589[63]                                                                                                                                                                                                                              |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/add_ln75_1_reg_13990                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state31                                                                                                                                                                                                                      | design_1_i/conv1/inst/indvar_flatten_reg_589[63]                                                                                                                                                                                                                              |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state82                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state82                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state75                                                                                                                                                                                                                      | design_1_i/conv1/inst/indvar_flatten101_reg_693[63]                                                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state75                                                                                                                                                                                                                      | design_1_i/conv2/inst/indvar_flatten101_reg_693[63]                                                                                                                                                                                                                           |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             63 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm152_out                                                                                                                                                | design_1_i/conv1/inst/indvar_flatten35_reg_977[63]                                                                                                                                                                                                                            |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/add_ln75_1_reg_13990                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state27                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             63 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rreq/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_NS_fsm152_out                                                                                                                                                                                                                       | design_1_i/conv2/inst/indvar_flatten35_reg_977[63]                                                                                                                                                                                                                            |               16 |             63 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             63 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             63 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             63 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                     | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                     | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                     | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                                    | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                            | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                        | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                                    | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state134                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            | design_1_i/conv2/inst/select_ln107_4_reg_4142                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                             | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                       | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state76                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                         | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state3                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state52                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state52                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                      | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_9s_9s_9_1_1_U20/conv_combined_mul_9s_9s_9_1_1_Multiplier_6_U/icmp_ln106_reg_4047_reg[0]                                                                                                                                            | design_1_i/conv1/inst/select_ln107_4_reg_4142                                                                                                                                                                                                                                 |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                                    | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                        | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                                     | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/wreq_handling_reg_0                                                                                                                                                                     | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                                      | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |                9 |             64 |         7.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state76                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               12 |             67 |         5.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             67 |         6.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               20 |             67 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               16 |             67 |         4.19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s15_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s13_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s10_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s08_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                               |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             71 |         7.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             71 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               20 |             72 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state104                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             73 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state104                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             73 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                      | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                   | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                  | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |               15 |             75 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                              | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                               | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                       | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               13 |             75 |         5.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                               | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               13 |             75 |         5.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                             | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                              | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                               | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                             | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               17 |             75 |         4.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                              | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               15 |             75 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                              | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                              | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               13 |             75 |         5.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                 | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                                                  | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               12 |             75 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/p_45_in                                                                                                                                                                            | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/indvars_iv92_reg_269                                                                                                                                                                                |               23 |             76 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state14                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               19 |             77 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state134                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             77 |         3.35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state60                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               26 |             88 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state60                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               28 |             88 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/InputLayer_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             94 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_NS_fsm152_out                                                                                                                                                                                                                       | design_1_i/conv2/inst/indvar_flatten56_reg_954[95]_i_1_n_9                                                                                                                                                                                                                    |               24 |             95 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm152_out                                                                                                                                                | design_1_i/conv1/inst/indvar_flatten56_reg_954[95]_i_1_n_9                                                                                                                                                                                                                    |               24 |             95 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/add_ln106_1_reg_40370                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/add_ln106_1_reg_40370                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             96 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state139                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             96 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state9                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state139                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             96 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state9                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             97 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/select_ln106_5_reg_4080[0]_i_1_n_9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             97 |         4.04 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/icmp_ln75_reg_1404_reg[0]                                                                                                                       | design_1_i/fcc1/inst/i_4_reg_478                                                                                                                                                                                                                                              |               16 |            101 |         6.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/icmp_ln75_reg_1404_reg[0]                                                                                                                       | design_1_i/fcc3/inst/i_4_reg_478                                                                                                                                                                                                                                              |               26 |            101 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/mac_muladd_6ns_7ns_12ns_12_4_1_U9/fcc_combined_mac_muladd_6ns_7ns_12ns_12_4_1_DSP48_0_U/icmp_ln75_reg_1404_reg[0]                                                                                                                       | design_1_i/fcc2/inst/i_4_reg_478                                                                                                                                                                                                                                              |               22 |            101 |         4.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/E[0]                                                                                                                                                 | design_1_i/conv1/inst/mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/SR[0]                                                                                                                                                                 |               23 |            104 |         4.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/E[0]                                                                                                                                                 | design_1_i/conv2/inst/mac_muladd_9s_9s_9ns_9_4_1_U35/conv_combined_mac_muladd_9s_9s_9ns_9_4_1_DSP48_0_U/SR[0]                                                                                                                                                                 |               32 |            104 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/add_ln29_1_reg_8080                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               23 |            106 |         4.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state102                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |            106 |         3.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state102                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |            106 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/update_weights_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               31 |            110 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state57                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               35 |            111 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state57                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               28 |            111 |         3.96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state14                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               29 |            119 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/InputLayer_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                           |               34 |            123 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/loss_derivative_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               37 |            126 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state59                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               35 |            126 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state59                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               33 |            126 |         3.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/update_weights_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                       |               41 |            127 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               27 |            130 |         4.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc3/inst/ap_CS_fsm_state1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               29 |            130 |         4.48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fcc2/inst/ap_CS_fsm_state1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               38 |            130 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state144                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               37 |            137 |         3.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state144                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               40 |            137 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state8                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               27 |            139 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state8                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               35 |            139 |         3.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                            |               44 |            141 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state145                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               40 |            145 |         3.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/fcc3/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               43 |            156 |         3.63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/fcc2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               45 |            156 |         3.47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/fcc1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                   |               38 |            156 |         4.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state145                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               46 |            163 |         3.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U10/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm152_out                                                                                                                                                | design_1_i/conv1/inst/c_reg_966                                                                                                                                                                                                                                               |               42 |            177 |         4.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_NS_fsm152_out                                                                                                                                                                                                                       | design_1_i/conv2/inst/c_reg_966                                                                                                                                                                                                                                               |               49 |            186 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/cmp155417_reg_3726_reg[0]                                                                                                                                                                     | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm177_out                                                                                                                                                                 |               54 |            189 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/cmp155417_reg_3726_reg[0]                                                                                                                                                                     | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U22/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/ap_NS_fsm177_out                                                                                                                                                                 |               40 |            189 |         4.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state31                                                                                                                                                                                                                      | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/i_reg_577                                                                                                                                                                         |               50 |            189 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state75                                                                                                                                                                                                                      | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/i_4_reg_681                                                                                                                                                                      |               39 |            189 |         4.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state75                                                                                                                                                                                                                      | design_1_i/conv2/inst/mul_31s_31s_31_2_1_U12/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/i_4_reg_681                                                                                                                                                                      |               44 |            189 |         4.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state31                                                                                                                                                                                                                      | design_1_i/conv1/inst/mul_31s_31s_31_2_1_U3/conv_combined_mul_31s_31s_31_2_1_Multiplier_2_U/i_reg_577                                                                                                                                                                         |               50 |            189 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                      |               53 |            191 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state81                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               38 |            191 |         5.03 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state81                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               49 |            191 |         3.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_phi_mux_indvar_flatten166_phi_fu_800_p41                                                                                                                                                                                            | design_1_i/conv1/inst/fh_1_reg_818                                                                                                                                                                                                                                            |               41 |            204 |         4.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_phi_mux_indvar_flatten166_phi_fu_800_p41                                                                                                                                                                                            | design_1_i/conv2/inst/fh_1_reg_818                                                                                                                                                                                                                                            |               48 |            204 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/conv2/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               84 |            226 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              | design_1_i/conv1/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                                                                                                                                  |               74 |            226 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2/inst/ap_CS_fsm_state1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              122 |            319 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv1/inst/ap_CS_fsm_state1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               98 |            319 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |             1605 |           7680 |         4.79 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


