#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  6 23:55:08 2019
# Process ID: 23716
# Current directory: D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1
# Command line: vivado.exe -log CNN_top_module_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_top_module_wrapper.tcl
# Log file: D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/CNN_top_module_wrapper.vds
# Journal file: D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CNN_top_module_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top CNN_top_module_wrapper -part xc7z010clg400-1 -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 413.211 ; gain = 110.258
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module_wrapper' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/hdl/CNN_top_module_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module_axi_cnn_0_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_axi_cnn_0_0/synth/CNN_top_module_axi_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_cnn' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:12]
	Parameter C_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_ADDR_REG0 bound to: 24'b000000000000000000000000 
	Parameter C_ADDR_REG1 bound to: 24'b000000000000000000000100 
	Parameter C_ADDR_REG2 bound to: 24'b000000000000000000001000 
	Parameter C_ADDR_REG3 bound to: 24'b000000000000000000001100 
	Parameter C_ADDR_REG4 bound to: 24'b000000000000000000010000 
	Parameter C_ADDR_REG5 bound to: 24'b000000000000000000010100 
	Parameter C_ADDR_REG6 bound to: 24'b000000000000000000011000 
	Parameter C_ADDR_REG7 bound to: 24'b000000000000000000011100 
	Parameter C_ADDR_REG8 bound to: 24'b000000000000000000100000 
	Parameter C_ADDR_REG9 bound to: 24'b000000000000000000100100 
	Parameter C_ADDR_REG10 bound to: 24'b000000000000000000101000 
	Parameter C_ADDR_REG11 bound to: 24'b000000000000000000101100 
	Parameter C_ADDR_REG12 bound to: 24'b000000000000000000110000 
	Parameter C_ADDR_REG13 bound to: 24'b000000000000000000110100 
	Parameter C_ADDR_REG14 bound to: 24'b000000000000000000111000 
	Parameter C_ADDR_REG15 bound to: 24'b000000000000000000111100 
	Parameter C_ADDR_REG16 bound to: 24'b000000000000000001000000 
	Parameter C_ADDR_REG17 bound to: 24'b000000000000000001000100 
	Parameter C_ADDR_REG18 bound to: 24'b000000000000000001001000 
	Parameter C_ADDR_REG19 bound to: 24'b000000000000000001001100 
	Parameter C_ADDR_REG20 bound to: 24'b000000000000000001010000 
	Parameter C_ADDR_REG21 bound to: 24'b000000000000000001010100 
	Parameter C_ADDR_REG22 bound to: 24'b000000000000000001011000 
	Parameter C_ADDR_REG23 bound to: 24'b000000000000000001011100 
	Parameter C_ADDR_REG24 bound to: 24'b000000000000000001100000 
	Parameter C_ADDR_REG25 bound to: 24'b000000000000000001100100 
	Parameter C_ADDR_REG26 bound to: 24'b000000000000000001101000 
	Parameter C_ADDR_REG27 bound to: 24'b000000000000000001101100 
	Parameter C_ADDR_REG28 bound to: 24'b000000000000000001110000 
	Parameter C_ADDR_REG29 bound to: 24'b000000000000000001110100 
	Parameter C_ADDR_REG30 bound to: 24'b000000000000000001111000 
	Parameter C_ADDR_REG31 bound to: 24'b000000000000000001111100 
	Parameter C_ADDR_REG32 bound to: 24'b000000000000000010000000 
	Parameter C_ADDR_REG33 bound to: 24'b000000000000000010000100 
	Parameter C_ADDR_REG34 bound to: 24'b000000000000000010001000 
	Parameter C_ADDR_REG35 bound to: 24'b000000000000000010001100 
	Parameter C_ADDR_REG36 bound to: 24'b000000000000000010010000 
	Parameter C_ADDR_REG37 bound to: 24'b000000000000000010010100 
	Parameter C_ADDR_REG38 bound to: 24'b000000000000000010011000 
	Parameter C_ADDR_REG39 bound to: 24'b000000000000000010011100 
	Parameter C_ADDR_REG40 bound to: 24'b000000000000000010100000 
	Parameter C_ADDR_REG41 bound to: 24'b000000000000000010100100 
	Parameter C_ADDR_REG42 bound to: 24'b000000000000000010101000 
	Parameter C_ADDR_REG43 bound to: 24'b000000000000000010101100 
	Parameter C_ADDR_REG44 bound to: 24'b000000000000000010110000 
	Parameter C_ADDR_REG45 bound to: 24'b000000000000000010110100 
	Parameter C_ADDR_REG46 bound to: 24'b000000000000000010111000 
	Parameter C_ADDR_REG47 bound to: 24'b000000000000000010111100 
	Parameter C_ADDR_REG48 bound to: 24'b000000000000000011000000 
	Parameter C_ADDR_REG49 bound to: 24'b000000000000000011000100 
	Parameter C_ADDR_REG50 bound to: 24'b000000000000000011001000 
	Parameter C_ADDR_REG51 bound to: 24'b000000000000000011001100 
	Parameter C_ADDR_REG52 bound to: 24'b000000000000000011010000 
	Parameter C_ADDR_REG53 bound to: 24'b000000000000000011010100 
	Parameter C_ADDR_REG54 bound to: 24'b000000000000000011011000 
	Parameter C_ADDR_REG55 bound to: 24'b000000000000000011011100 
	Parameter C_ADDR_REG56 bound to: 24'b000000000000000011100000 
	Parameter C_ADDR_REG57 bound to: 24'b000000000000000011100100 
	Parameter C_ADDR_REG58 bound to: 24'b000000000000000011101000 
	Parameter C_ADDR_REG59 bound to: 24'b000000000000000011101100 
	Parameter C_ADDR_REG60 bound to: 24'b000000000000000011110000 
	Parameter C_ADDR_REG61 bound to: 24'b000000000000000011110100 
	Parameter C_ADDR_REG62 bound to: 24'b000000000000000011111000 
	Parameter C_ADDR_REG63 bound to: 24'b000000000000000011111100 
	Parameter C_ADDR_REG64 bound to: 24'b000000000000000100000000 
	Parameter C_ADDR_REG65 bound to: 24'b000000000000000100000100 
	Parameter C_ADDR_REG66 bound to: 24'b000000000000000100001000 
	Parameter C_ADDR_REG67 bound to: 24'b000000000000000100001100 
	Parameter C_ADDR_REG68 bound to: 24'b000000000000000100010000 
	Parameter C_ADDR_REG69 bound to: 24'b000000000000000100010100 
	Parameter C_ADDR_REG70 bound to: 24'b000000000000000100011000 
	Parameter C_ADDR_REG71 bound to: 24'b000000000000000100011100 
	Parameter C_ADDR_REG72 bound to: 24'b000000000000000100100000 
	Parameter C_ADDR_REG73 bound to: 24'b000000000000000100100100 
	Parameter C_ADDR_REG74 bound to: 24'b000000000000000100101000 
	Parameter C_ADDR_REG75 bound to: 24'b000000000000000100101100 
	Parameter C_ADDR_REG76 bound to: 24'b000000000000000100110000 
	Parameter C_ADDR_REG77 bound to: 24'b000000000000000100110100 
	Parameter C_ADDR_REG78 bound to: 24'b000000000000000100111000 
	Parameter C_ADDR_REG79 bound to: 24'b000000000000000100111100 
	Parameter C_ADDR_REG80 bound to: 24'b000000000000000101000000 
	Parameter C_ADDR_REG81 bound to: 24'b000000000000000101000100 
	Parameter C_ADDR_REG82 bound to: 24'b000000000000000101001000 
	Parameter C_ADDR_REG83 bound to: 24'b000000000000000101001100 
	Parameter C_ADDR_REG84 bound to: 24'b000000000000000101010000 
	Parameter C_ADDR_REG85 bound to: 24'b000000000000000101010100 
	Parameter C_ADDR_REG86 bound to: 24'b000000000000000101011000 
	Parameter C_ADDR_REG87 bound to: 24'b000000000000000101011100 
	Parameter C_ADDR_REG88 bound to: 24'b000000000000000101100000 
	Parameter C_ADDR_REG89 bound to: 24'b000000000000000101100100 
	Parameter C_ADDR_REG90 bound to: 24'b000000000000000101101000 
	Parameter C_ADDR_REG91 bound to: 24'b000000000000000101101100 
	Parameter C_ADDR_REG92 bound to: 24'b000000000000000101110000 
	Parameter C_ADDR_REG93 bound to: 24'b000000000000000101110100 
	Parameter C_ADDR_REG94 bound to: 24'b000000000000000101111000 
	Parameter C_ADDR_REG95 bound to: 24'b000000000000000101111100 
	Parameter C_ADDR_REG96 bound to: 24'b000000000000000110000000 
	Parameter C_ADDR_REG97 bound to: 24'b000000000000000110000100 
	Parameter C_ADDR_REG98 bound to: 24'b000000000000000110001000 
	Parameter C_ADDR_REG99 bound to: 24'b000000000000000110001100 
	Parameter C_ADDR_REG100 bound to: 24'b000000000000000110010000 
	Parameter C_ADDR_REG101 bound to: 24'b000000000000000110010100 
	Parameter C_ADDR_REG102 bound to: 24'b000000000000000110011000 
	Parameter C_ADDR_REG103 bound to: 24'b000000000000000110011100 
	Parameter C_ADDR_REG104 bound to: 24'b000000000000000110100000 
	Parameter C_ADDR_REG105 bound to: 24'b000000000000000110100100 
	Parameter C_ADDR_REG106 bound to: 24'b000000000000000110101000 
	Parameter C_ADDR_REG107 bound to: 24'b000000000000000110101100 
	Parameter C_ADDR_REG108 bound to: 24'b000000000000000110110000 
	Parameter C_ADDR_REG109 bound to: 24'b000000000000000110110100 
	Parameter C_ADDR_REG110 bound to: 24'b000000000000000110111000 
	Parameter C_ADDR_REG111 bound to: 24'b000000000000000110111100 
	Parameter C_ADDR_REG112 bound to: 24'b000000000000000111000000 
	Parameter C_ADDR_REG113 bound to: 24'b000000000000000111000100 
	Parameter C_ADDR_REG114 bound to: 24'b000000000000000111001000 
	Parameter C_ADDR_REG115 bound to: 24'b000000000000000111001100 
	Parameter C_ADDR_REG116 bound to: 24'b000000000000000111010000 
	Parameter C_ADDR_REG117 bound to: 24'b000000000000000111010100 
	Parameter C_ADDR_REG118 bound to: 24'b000000000000000111011000 
	Parameter C_ADDR_REG119 bound to: 24'b000000000000000111011100 
	Parameter C_ADDR_REG120 bound to: 24'b000000000000000111100000 
	Parameter C_ADDR_REG121 bound to: 24'b000000000000000111100100 
	Parameter C_ADDR_REG122 bound to: 24'b000000000000000111101000 
	Parameter C_ADDR_REG123 bound to: 24'b000000000000000111101100 
	Parameter C_ADDR_REG124 bound to: 24'b000000000000000111110000 
	Parameter C_ADDR_REG125 bound to: 24'b000000000000000111110100 
	Parameter C_ADDR_REG126 bound to: 24'b000000000000000111111000 
	Parameter C_ADDR_REG127 bound to: 24'b000000000000000111111100 
	Parameter C_ADDR_REG128 bound to: 24'b000000000000001000000000 
	Parameter C_ADDR_REG129 bound to: 24'b000000000000001000000100 
	Parameter C_ADDR_REG130 bound to: 24'b000000000000001000001000 
	Parameter C_ADDR_REG131 bound to: 24'b000000000000001000001100 
	Parameter C_ADDR_REG132 bound to: 24'b000000000000001000010000 
	Parameter C_ADDR_REG133 bound to: 24'b000000000000001000010100 
	Parameter C_ADDR_REG134 bound to: 24'b000000000000001000011000 
	Parameter C_ADDR_REG135 bound to: 24'b000000000000001000011100 
	Parameter C_ADDR_REG136 bound to: 24'b000000000000001000100000 
	Parameter C_ADDR_REG137 bound to: 24'b000000000000001000100100 
	Parameter C_ADDR_REG138 bound to: 24'b000000000000001000101000 
	Parameter C_ADDR_REG139 bound to: 24'b000000000000001000101100 
	Parameter C_ADDR_REG140 bound to: 24'b000000000000001000110000 
	Parameter C_ADDR_REG141 bound to: 24'b000000000000001000110100 
	Parameter C_ADDR_REG142 bound to: 24'b000000000000001000111000 
	Parameter C_ADDR_REG143 bound to: 24'b000000000000001000111100 
	Parameter C_ADDR_REG144 bound to: 24'b000000000000001001000000 
	Parameter C_ADDR_REG145 bound to: 24'b000000000000001001000100 
	Parameter C_ADDR_REG146 bound to: 24'b000000000000001001001000 
	Parameter C_ADDR_REG147 bound to: 24'b000000000000001001001100 
	Parameter C_ADDR_REG148 bound to: 24'b000000000000001001010000 
	Parameter C_ADDR_REG149 bound to: 24'b000000000000001001010100 
	Parameter C_ADDR_REG150 bound to: 24'b000000000000001001011000 
	Parameter C_ADDR_REG151 bound to: 24'b000000000000001001011100 
	Parameter C_ADDR_REG152 bound to: 24'b000000000000001001100000 
	Parameter C_ADDR_REG153 bound to: 24'b000000000000001001100100 
	Parameter C_ADDR_REG154 bound to: 24'b000000000000001001101000 
	Parameter C_ADDR_REG155 bound to: 24'b000000000000001001101100 
	Parameter C_ADDR_REG156 bound to: 24'b000000000000001001110000 
	Parameter C_ADDR_REG157 bound to: 24'b000000000000001001110100 
	Parameter C_ADDR_REG158 bound to: 24'b000000000000001001111000 
	Parameter C_ADDR_REG159 bound to: 24'b000000000000001001111100 
	Parameter C_ADDR_REG160 bound to: 24'b000000000000001010000000 
	Parameter C_ADDR_REG161 bound to: 24'b000000000000001010000100 
	Parameter C_ADDR_REG162 bound to: 24'b000000000000001010001000 
	Parameter C_ADDR_REG163 bound to: 24'b000000000000001010001100 
	Parameter C_ADDR_REG164 bound to: 24'b000000000000001010010000 
	Parameter C_ADDR_REG165 bound to: 24'b000000000000001010010100 
	Parameter C_ADDR_REG166 bound to: 24'b000000000000001010011000 
	Parameter C_ADDR_REG167 bound to: 24'b000000000000001010011100 
	Parameter C_ADDR_REG168 bound to: 24'b000000000000001010100000 
	Parameter C_ADDR_REG169 bound to: 24'b000000000000001010100100 
	Parameter C_ADDR_REG170 bound to: 24'b000000000000001010101000 
	Parameter C_ADDR_REG171 bound to: 24'b000000000000001010101100 
	Parameter C_ADDR_REG172 bound to: 24'b000000000000001010110000 
	Parameter C_ADDR_REG173 bound to: 24'b000000000000001010110100 
	Parameter C_ADDR_REG174 bound to: 24'b000000000000001010111000 
	Parameter C_ADDR_REG175 bound to: 24'b000000000000001010111100 
	Parameter C_ADDR_REG176 bound to: 24'b000000000000001011000000 
	Parameter C_ADDR_REG177 bound to: 24'b000000000000001011000100 
	Parameter S_WRIDLE bound to: 2'b00 
	Parameter S_WRDATA bound to: 2'b01 
	Parameter S_WRRESP bound to: 2'b10 
	Parameter S_RDIDLE bound to: 2'b00 
	Parameter S_RDDATA bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:573]
INFO: [Synth 8-6157] synthesizing module 'convmultCore' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:2030]
INFO: [Synth 8-6157] synthesizing module 'mult2reg' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7993]
INFO: [Synth 8-6155] done synthesizing module 'mult2reg' (1#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7993]
INFO: [Synth 8-6157] synthesizing module 'multx' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7490]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7987]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (2#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7987]
INFO: [Synth 8-6155] done synthesizing module 'multx' (3#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:7490]
INFO: [Synth 8-6155] done synthesizing module 'convmultCore' (4#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:2030]
INFO: [Synth 8-6155] done synthesizing module 'axi_cnn' (5#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/imports/Downloads/axi_cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module_axi_cnn_0_0' (6#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_axi_cnn_0_0/synth/CNN_top_module_axi_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module_processing_system7_0_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/synth/CNN_top_module_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (8#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (9#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (10#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/synth/CNN_top_module_processing_system7_0_0.v:320]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module_processing_system7_0_0' (11#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/synth/CNN_top_module_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'CNN_top_module_processing_system7_0_0' requires 64 connections, but only 63 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:157]
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module_ps7_0_axi_periph_0' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:292]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1P3FK6S' [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:597]
INFO: [Synth 8-6157] synthesizing module 'CNN_top_module_auto_pc_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_auto_pc_0/synth/CNN_top_module_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (12#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (13#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (14#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (15#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (16#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (17#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (17#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (18#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (19#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (20#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (20#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (20#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (21#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (22#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (22#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (22#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (22#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (23#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (24#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (25#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (26#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (27#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module_auto_pc_0' (28#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_auto_pc_0/synth/CNN_top_module_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'CNN_top_module_auto_pc_0' requires 59 connections, but only 57 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:832]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1P3FK6S' (29#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:597]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module_ps7_0_axi_periph_0' (30#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:292]
INFO: [Synth 8-638] synthesizing module 'CNN_top_module_rst_ps7_0_50M_0' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/synth/CNN_top_module_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/synth/CNN_top_module_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (31#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (32#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (33#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (34#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (35#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (36#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'CNN_top_module_rst_ps7_0_50M_0' (37#1) [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/synth/CNN_top_module_rst_ps7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'CNN_top_module_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:283]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module' (38#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/synth/CNN_top_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'CNN_top_module_wrapper' (39#1) [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/hdl/CNN_top_module_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[7]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[6]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[5]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[4]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm has unconnected port s_arlen[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 1120.891 ; gain = 817.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1120.891 ; gain = 817.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1120.891 ; gain = 817.938
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/CNN_top_module_processing_system7_0_0.xdc] for cell 'CNN_top_module_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/CNN_top_module_processing_system7_0_0.xdc] for cell 'CNN_top_module_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_processing_system7_0_0/CNN_top_module_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CNN_top_module_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CNN_top_module_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0_board.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ip/CNN_top_module_rst_ps7_0_50M_0/CNN_top_module_rst_ps7_0_50M_0.xdc] for cell 'CNN_top_module_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1554.719 ; gain = 0.000
Parsing XDC File [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CNN_top_module_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CNN_top_module_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1554.719 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1554.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1554.719 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1554.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for CNN_top_module_i/processing_system7_0/inst. (constraint file  D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/rst_ps7_0_50M/U0. (constraint file  D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for CNN_top_module_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/axi_cnn_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_cs_reg' in module 'axi_cnn'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_cs_reg' in module 'axi_cnn'
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wstate_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_WRIDLE |                              001 |                               00
                S_WRDATA |                              010 |                               01
                S_WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_cs_reg' using encoding 'one-hot' in module 'axi_cnn'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_RDIDLE |                               01 |                               00
                S_RDDATA |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_cs_reg' using encoding 'one-hot' in module 'axi_cnn'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
                 SM_DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convmultCore__GB0   |           1|     34020|
|2     |convmultCore__GB1   |           1|      9072|
|3     |convmultCore__GB2   |           1|     11340|
|4     |convmultCore__GB3   |           1|     24398|
|5     |convmultCore__GB4   |           1|     18144|
|6     |axi_cnn__GCB0       |           1|     38304|
|7     |axi_cnn__GCB1       |           1|     11240|
|8     |axi_cnn__GCB2       |           1|     15900|
|9     |CNN_top_module__GC0 |           1|      3033|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     36 Bit       Adders := 21    
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 148   
	               32 Bit    Registers := 65    
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 114   
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 192   
	   2 Input     35 Bit        Muxes := 64    
	   2 Input     32 Bit        Muxes := 72    
	 177 Input     32 Bit        Muxes := 1     
	 116 Input     32 Bit        Muxes := 1     
	 161 Input     32 Bit        Muxes := 1     
	 160 Input     32 Bit        Muxes := 1     
	 118 Input     32 Bit        Muxes := 1     
	 157 Input     32 Bit        Muxes := 1     
	 120 Input     32 Bit        Muxes := 1     
	 156 Input     32 Bit        Muxes := 1     
	 153 Input     32 Bit        Muxes := 1     
	 152 Input     32 Bit        Muxes := 1     
	 121 Input     32 Bit        Muxes := 1     
	 148 Input     32 Bit        Muxes := 1     
	 146 Input     32 Bit        Muxes := 1     
	 145 Input     32 Bit        Muxes := 1     
	 144 Input     32 Bit        Muxes := 1     
	 141 Input     32 Bit        Muxes := 1     
	 140 Input     32 Bit        Muxes := 1     
	 134 Input     32 Bit        Muxes := 1     
	 133 Input     32 Bit        Muxes := 1     
	 132 Input     32 Bit        Muxes := 1     
	 131 Input     32 Bit        Muxes := 1     
	 130 Input     32 Bit        Muxes := 1     
	 135 Input     32 Bit        Muxes := 1     
	 136 Input     32 Bit        Muxes := 1     
	 137 Input     32 Bit        Muxes := 1     
	 162 Input     32 Bit        Muxes := 1     
	 164 Input     32 Bit        Muxes := 1     
	 166 Input     32 Bit        Muxes := 1     
	 167 Input     32 Bit        Muxes := 1     
	 168 Input     32 Bit        Muxes := 1     
	 169 Input     32 Bit        Muxes := 1     
	 170 Input     32 Bit        Muxes := 1     
	 171 Input     32 Bit        Muxes := 1     
	 174 Input     32 Bit        Muxes := 1     
	 175 Input     32 Bit        Muxes := 1     
	 178 Input     32 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 178   
	 100 Input     18 Bit        Muxes := 1     
	  97 Input     18 Bit        Muxes := 1     
	 101 Input     18 Bit        Muxes := 1     
	  93 Input     18 Bit        Muxes := 1     
	 105 Input     18 Bit        Muxes := 1     
	 107 Input     18 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	  89 Input     18 Bit        Muxes := 1     
	  13 Input     18 Bit        Muxes := 1     
	  14 Input     18 Bit        Muxes := 1     
	 109 Input     18 Bit        Muxes := 1     
	  16 Input     18 Bit        Muxes := 1     
	  18 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	  20 Input     18 Bit        Muxes := 1     
	 113 Input     18 Bit        Muxes := 1     
	  22 Input     18 Bit        Muxes := 1     
	  84 Input     18 Bit        Muxes := 1     
	 114 Input     18 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	  26 Input     18 Bit        Muxes := 1     
	  27 Input     18 Bit        Muxes := 1     
	  81 Input     18 Bit        Muxes := 1     
	  29 Input     18 Bit        Muxes := 1     
	  31 Input     18 Bit        Muxes := 1     
	  36 Input     18 Bit        Muxes := 1     
	  79 Input     18 Bit        Muxes := 1     
	  39 Input     18 Bit        Muxes := 1     
	  40 Input     18 Bit        Muxes := 1     
	  41 Input     18 Bit        Muxes := 1     
	  77 Input     18 Bit        Muxes := 1     
	  47 Input     18 Bit        Muxes := 1     
	  49 Input     18 Bit        Muxes := 1     
	  51 Input     18 Bit        Muxes := 1     
	  57 Input     18 Bit        Muxes := 1     
	  66 Input     18 Bit        Muxes := 1     
	  67 Input     18 Bit        Muxes := 1     
	  68 Input     18 Bit        Muxes := 1     
	  69 Input     18 Bit        Muxes := 1     
	  73 Input     18 Bit        Muxes := 1     
	  98 Input     18 Bit        Muxes := 1     
	 102 Input     18 Bit        Muxes := 1     
	 104 Input     18 Bit        Muxes := 1     
	  88 Input     18 Bit        Muxes := 1     
	  86 Input     18 Bit        Muxes := 1     
	  85 Input     18 Bit        Muxes := 1     
	  71 Input     18 Bit        Muxes := 1     
	  61 Input     18 Bit        Muxes := 1     
	  55 Input     18 Bit        Muxes := 1     
	  54 Input     18 Bit        Muxes := 1     
	  53 Input     18 Bit        Muxes := 1     
	  45 Input     18 Bit        Muxes := 1     
	  43 Input     18 Bit        Muxes := 1     
	  37 Input     18 Bit        Muxes := 1     
	  35 Input     18 Bit        Muxes := 1     
	  34 Input     18 Bit        Muxes := 1     
	  28 Input     18 Bit        Muxes := 1     
	  25 Input     18 Bit        Muxes := 1     
	  23 Input     18 Bit        Muxes := 1     
	  21 Input     18 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	  10 Input     18 Bit        Muxes := 1     
	   9 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   7 Input     18 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 4     
	 179 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mult2reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__14 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__16 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module multiplier__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multiplier 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
Module multx 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     36 Bit       Adders := 21    
+---Registers : 
	               36 Bit    Registers := 84    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 64    
Module mult2reg__17 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__18 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__19 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__20 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__21 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__23 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__24 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__25 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__26 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__27 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__28 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__30 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__31 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__32 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__33 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__34 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__35 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__36 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__37 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__38 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__39 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__40 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__41 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__42 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__43 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__44 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__45 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__46 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__47 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__48 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__49 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__50 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__51 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__52 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__53 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__54 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__55 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__56 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__57 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__58 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__59 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__60 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__61 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__62 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg__63 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module mult2reg 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module convmultCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 64    
Module axi_cnn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 114   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	 177 Input     32 Bit        Muxes := 1     
	 116 Input     32 Bit        Muxes := 1     
	 161 Input     32 Bit        Muxes := 1     
	 160 Input     32 Bit        Muxes := 1     
	 118 Input     32 Bit        Muxes := 1     
	 157 Input     32 Bit        Muxes := 1     
	 120 Input     32 Bit        Muxes := 1     
	 156 Input     32 Bit        Muxes := 1     
	 153 Input     32 Bit        Muxes := 1     
	 152 Input     32 Bit        Muxes := 1     
	 121 Input     32 Bit        Muxes := 1     
	 148 Input     32 Bit        Muxes := 1     
	 146 Input     32 Bit        Muxes := 1     
	 145 Input     32 Bit        Muxes := 1     
	 144 Input     32 Bit        Muxes := 1     
	 141 Input     32 Bit        Muxes := 1     
	 140 Input     32 Bit        Muxes := 1     
	 134 Input     32 Bit        Muxes := 1     
	 133 Input     32 Bit        Muxes := 1     
	 132 Input     32 Bit        Muxes := 1     
	 131 Input     32 Bit        Muxes := 1     
	 130 Input     32 Bit        Muxes := 1     
	 135 Input     32 Bit        Muxes := 1     
	 136 Input     32 Bit        Muxes := 1     
	 137 Input     32 Bit        Muxes := 1     
	 162 Input     32 Bit        Muxes := 1     
	 164 Input     32 Bit        Muxes := 1     
	 166 Input     32 Bit        Muxes := 1     
	 167 Input     32 Bit        Muxes := 1     
	 168 Input     32 Bit        Muxes := 1     
	 169 Input     32 Bit        Muxes := 1     
	 170 Input     32 Bit        Muxes := 1     
	 171 Input     32 Bit        Muxes := 1     
	 174 Input     32 Bit        Muxes := 1     
	 175 Input     32 Bit        Muxes := 1     
	 178 Input     32 Bit        Muxes := 1     
	 100 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 114   
	  97 Input     18 Bit        Muxes := 1     
	 101 Input     18 Bit        Muxes := 1     
	  93 Input     18 Bit        Muxes := 1     
	 105 Input     18 Bit        Muxes := 1     
	 107 Input     18 Bit        Muxes := 1     
	  11 Input     18 Bit        Muxes := 1     
	  12 Input     18 Bit        Muxes := 1     
	  89 Input     18 Bit        Muxes := 1     
	  13 Input     18 Bit        Muxes := 1     
	  14 Input     18 Bit        Muxes := 1     
	 109 Input     18 Bit        Muxes := 1     
	  16 Input     18 Bit        Muxes := 1     
	  18 Input     18 Bit        Muxes := 1     
	  19 Input     18 Bit        Muxes := 1     
	  20 Input     18 Bit        Muxes := 1     
	 113 Input     18 Bit        Muxes := 1     
	  22 Input     18 Bit        Muxes := 1     
	  84 Input     18 Bit        Muxes := 1     
	 114 Input     18 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	  26 Input     18 Bit        Muxes := 1     
	  27 Input     18 Bit        Muxes := 1     
	  81 Input     18 Bit        Muxes := 1     
	  29 Input     18 Bit        Muxes := 1     
	  31 Input     18 Bit        Muxes := 1     
	  36 Input     18 Bit        Muxes := 1     
	  79 Input     18 Bit        Muxes := 1     
	  39 Input     18 Bit        Muxes := 1     
	  40 Input     18 Bit        Muxes := 1     
	  41 Input     18 Bit        Muxes := 1     
	  77 Input     18 Bit        Muxes := 1     
	  47 Input     18 Bit        Muxes := 1     
	  49 Input     18 Bit        Muxes := 1     
	  51 Input     18 Bit        Muxes := 1     
	  57 Input     18 Bit        Muxes := 1     
	  66 Input     18 Bit        Muxes := 1     
	  67 Input     18 Bit        Muxes := 1     
	  68 Input     18 Bit        Muxes := 1     
	  69 Input     18 Bit        Muxes := 1     
	  73 Input     18 Bit        Muxes := 1     
	  98 Input     18 Bit        Muxes := 1     
	 102 Input     18 Bit        Muxes := 1     
	 104 Input     18 Bit        Muxes := 1     
	  88 Input     18 Bit        Muxes := 1     
	  86 Input     18 Bit        Muxes := 1     
	  85 Input     18 Bit        Muxes := 1     
	  71 Input     18 Bit        Muxes := 1     
	  61 Input     18 Bit        Muxes := 1     
	  55 Input     18 Bit        Muxes := 1     
	  54 Input     18 Bit        Muxes := 1     
	  53 Input     18 Bit        Muxes := 1     
	  45 Input     18 Bit        Muxes := 1     
	  43 Input     18 Bit        Muxes := 1     
	  37 Input     18 Bit        Muxes := 1     
	  35 Input     18 Bit        Muxes := 1     
	  34 Input     18 Bit        Muxes := 1     
	  28 Input     18 Bit        Muxes := 1     
	  25 Input     18 Bit        Muxes := 1     
	  23 Input     18 Bit        Muxes := 1     
	  21 Input     18 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	  10 Input     18 Bit        Muxes := 1     
	   9 Input     18 Bit        Muxes := 1     
	   8 Input     18 Bit        Muxes := 1     
	   7 Input     18 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	 179 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Documents/FPGA_Projects/CNN_HW/CNN_HW.srcs/sources_1/bd/CNN_top_module/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CNN_top_module_i/i_0/ps7_0_axi_periph/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5] )
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
DSP Report: Generating DSP mult0/outMem, operation Mode is: C+A*B.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: operator mult0/outMem is absorbed into DSP mult0/outMem.
DSP Report: Generating DSP mult1/outMem, operation Mode is: C+A*B.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: operator mult1/outMem is absorbed into DSP mult1/outMem.
DSP Report: Generating DSP mult2/outMem, operation Mode is: C+A*B.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: operator mult2/outMem is absorbed into DSP mult2/outMem.
DSP Report: Generating DSP mult3/outMem, operation Mode is: C+A*B.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: operator mult3/outMem is absorbed into DSP mult3/outMem.
DSP Report: Generating DSP mult4/outMem, operation Mode is: C+A*B.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: operator mult4/outMem is absorbed into DSP mult4/outMem.
DSP Report: Generating DSP mult5/outMem, operation Mode is: C+A*B.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: operator mult5/outMem is absorbed into DSP mult5/outMem.
DSP Report: Generating DSP mult6/outMem, operation Mode is: C+A*B.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: operator mult6/outMem is absorbed into DSP mult6/outMem.
DSP Report: Generating DSP mult7/outMem, operation Mode is: C+A*B.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: operator mult7/outMem is absorbed into DSP mult7/outMem.
DSP Report: Generating DSP mult8/outMem, operation Mode is: C+A*B.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: operator mult8/outMem is absorbed into DSP mult8/outMem.
DSP Report: Generating DSP mult9/outMem, operation Mode is: C+A*B.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: operator mult9/outMem is absorbed into DSP mult9/outMem.
DSP Report: Generating DSP mult10/outMem, operation Mode is: C+A*B.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: operator mult10/outMem is absorbed into DSP mult10/outMem.
DSP Report: Generating DSP mult11/outMem, operation Mode is: C+A*B.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: operator mult11/outMem is absorbed into DSP mult11/outMem.
DSP Report: Generating DSP mult12/outMem, operation Mode is: C+A*B.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: operator mult12/outMem is absorbed into DSP mult12/outMem.
DSP Report: Generating DSP mult13/outMem, operation Mode is: C+A*B.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: operator mult13/outMem is absorbed into DSP mult13/outMem.
DSP Report: Generating DSP mult14/outMem, operation Mode is: C+A*B.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: operator mult14/outMem is absorbed into DSP mult14/outMem.
DSP Report: Generating DSP mult15/outMem, operation Mode is: C+A*B.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: operator mult15/outMem is absorbed into DSP mult15/outMem.
DSP Report: Generating DSP mult16/outMem, operation Mode is: C+A*B.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: operator mult16/outMem is absorbed into DSP mult16/outMem.
DSP Report: Generating DSP mult17/outMem, operation Mode is: C+A*B.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: operator mult17/outMem is absorbed into DSP mult17/outMem.
DSP Report: Generating DSP mult18/outMem, operation Mode is: C+A*B.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: operator mult18/outMem is absorbed into DSP mult18/outMem.
DSP Report: Generating DSP mult19/outMem, operation Mode is: C+A*B.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: operator mult19/outMem is absorbed into DSP mult19/outMem.
DSP Report: Generating DSP mult20/outMem, operation Mode is: C+A*B.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: operator mult20/outMem is absorbed into DSP mult20/outMem.
DSP Report: Generating DSP mult21/outMem, operation Mode is: C+A*B.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: operator mult21/outMem is absorbed into DSP mult21/outMem.
DSP Report: Generating DSP mult22/outMem, operation Mode is: C+A*B.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: operator mult22/outMem is absorbed into DSP mult22/outMem.
DSP Report: Generating DSP mult23/outMem, operation Mode is: C+A*B.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: operator mult23/outMem is absorbed into DSP mult23/outMem.
DSP Report: Generating DSP mult24/outMem, operation Mode is: C+A*B.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: operator mult24/outMem is absorbed into DSP mult24/outMem.
DSP Report: Generating DSP mult25/outMem, operation Mode is: C+A*B.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: operator mult25/outMem is absorbed into DSP mult25/outMem.
DSP Report: Generating DSP mult26/outMem, operation Mode is: C+A*B.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: operator mult26/outMem is absorbed into DSP mult26/outMem.
DSP Report: Generating DSP mult27/outMem, operation Mode is: C+A*B.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: operator mult27/outMem is absorbed into DSP mult27/outMem.
DSP Report: Generating DSP mult28/outMem, operation Mode is: C+A*B.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: operator mult28/outMem is absorbed into DSP mult28/outMem.
DSP Report: Generating DSP mult29/outMem, operation Mode is: C+A*B.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: operator mult29/outMem is absorbed into DSP mult29/outMem.
DSP Report: Generating DSP mult30/outMem, operation Mode is: C+A*B.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: operator mult30/outMem is absorbed into DSP mult30/outMem.
DSP Report: Generating DSP mult31/outMem, operation Mode is: C+A*B.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: operator mult31/outMem is absorbed into DSP mult31/outMem.
DSP Report: Generating DSP mult32/outMem, operation Mode is: C+A*B.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: operator mult32/outMem is absorbed into DSP mult32/outMem.
DSP Report: Generating DSP mult33/outMem, operation Mode is: C+A*B.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: operator mult33/outMem is absorbed into DSP mult33/outMem.
DSP Report: Generating DSP mult34/outMem, operation Mode is: C+A*B.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: operator mult34/outMem is absorbed into DSP mult34/outMem.
DSP Report: Generating DSP mult35/outMem, operation Mode is: C+A*B.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: operator mult35/outMem is absorbed into DSP mult35/outMem.
DSP Report: Generating DSP mult36/outMem, operation Mode is: C+A*B.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: operator mult36/outMem is absorbed into DSP mult36/outMem.
DSP Report: Generating DSP mult37/outMem, operation Mode is: C+A*B.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: operator mult37/outMem is absorbed into DSP mult37/outMem.
DSP Report: Generating DSP mult38/outMem, operation Mode is: C+A*B.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: operator mult38/outMem is absorbed into DSP mult38/outMem.
DSP Report: Generating DSP mult39/outMem, operation Mode is: C+A*B.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: operator mult39/outMem is absorbed into DSP mult39/outMem.
DSP Report: Generating DSP mult40/outMem, operation Mode is: C+A*B.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: operator mult40/outMem is absorbed into DSP mult40/outMem.
DSP Report: Generating DSP mult41/outMem, operation Mode is: C+A*B.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: operator mult41/outMem is absorbed into DSP mult41/outMem.
DSP Report: Generating DSP mult42/outMem, operation Mode is: C+A*B.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: operator mult42/outMem is absorbed into DSP mult42/outMem.
DSP Report: Generating DSP mult43/outMem, operation Mode is: C+A*B.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: operator mult43/outMem is absorbed into DSP mult43/outMem.
DSP Report: Generating DSP mult44/outMem, operation Mode is: C+A*B.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: operator mult44/outMem is absorbed into DSP mult44/outMem.
DSP Report: Generating DSP mult45/outMem, operation Mode is: C+A*B.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: operator mult45/outMem is absorbed into DSP mult45/outMem.
DSP Report: Generating DSP mult46/outMem, operation Mode is: C+A*B.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: operator mult46/outMem is absorbed into DSP mult46/outMem.
DSP Report: Generating DSP mult47/outMem, operation Mode is: C+A*B.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: operator mult47/outMem is absorbed into DSP mult47/outMem.
DSP Report: Generating DSP mult48/outMem, operation Mode is: C+A*B.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: operator mult48/outMem is absorbed into DSP mult48/outMem.
DSP Report: Generating DSP mult49/outMem, operation Mode is: C+A*B.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: operator mult49/outMem is absorbed into DSP mult49/outMem.
DSP Report: Generating DSP mult50/outMem, operation Mode is: C+A*B.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: operator mult50/outMem is absorbed into DSP mult50/outMem.
DSP Report: Generating DSP mult51/outMem, operation Mode is: C+A*B.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: operator mult51/outMem is absorbed into DSP mult51/outMem.
DSP Report: Generating DSP mult52/outMem, operation Mode is: C+A*B.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: operator mult52/outMem is absorbed into DSP mult52/outMem.
DSP Report: Generating DSP mult53/outMem, operation Mode is: C+A*B.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: operator mult53/outMem is absorbed into DSP mult53/outMem.
DSP Report: Generating DSP mult54/outMem, operation Mode is: C+A*B.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: operator mult54/outMem is absorbed into DSP mult54/outMem.
DSP Report: Generating DSP mult55/outMem, operation Mode is: C+A*B.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: operator mult55/outMem is absorbed into DSP mult55/outMem.
DSP Report: Generating DSP mult56/outMem, operation Mode is: C+A*B.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: operator mult56/outMem is absorbed into DSP mult56/outMem.
DSP Report: Generating DSP mult57/outMem, operation Mode is: C+A*B.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: operator mult57/outMem is absorbed into DSP mult57/outMem.
DSP Report: Generating DSP mult58/outMem, operation Mode is: C+A*B.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: operator mult58/outMem is absorbed into DSP mult58/outMem.
DSP Report: Generating DSP mult59/outMem, operation Mode is: C+A*B.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: operator mult59/outMem is absorbed into DSP mult59/outMem.
DSP Report: Generating DSP mult60/outMem, operation Mode is: C+A*B.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: operator mult60/outMem is absorbed into DSP mult60/outMem.
DSP Report: Generating DSP mult61/outMem, operation Mode is: C+A*B.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: operator mult61/outMem is absorbed into DSP mult61/outMem.
DSP Report: Generating DSP mult62/outMem, operation Mode is: C+A*B.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: operator mult62/outMem is absorbed into DSP mult62/outMem.
DSP Report: Generating DSP mult63/outMem, operation Mode is: C+A*B.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
DSP Report: operator mult63/outMem is absorbed into DSP mult63/outMem.
INFO: [Synth 8-5546] ROM "rdata" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:13 ; elapsed = 00:03:20 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|multiplier  | C+A*B       | 18     | 17     | 35     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |convmultCore__GB0   |           1|      6228|
|2     |convmultCore__GB1   |           1|      4464|
|3     |convmultCore__GB2   |           1|      4716|
|4     |convmultCore__GB3   |           1|     25067|
|5     |convmultCore__GB4   |           1|      5472|
|6     |axi_cnn__GCB0       |           1|     10260|
|7     |axi_cnn__GCB1       |           1|      1746|
|8     |axi_cnn__GCB2       |           1|      5454|
|9     |CNN_top_module__GC0 |           1|      2563|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:03:33 . Memory (MB): peak = 1554.719 ; gain = 1251.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:33 ; elapsed = 00:05:44 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |convmultCore__GB2              |           1|      4694|
|2     |convmultCore__GB4              |           1|      5450|
|3     |axi_cnn__GCB1                  |           1|      1744|
|4     |CNN_top_module__GC0            |           1|      2563|
|5     |CNN_top_module_axi_cnn_0_0_GT0 |           1|     10993|
|6     |CNN_top_module_axi_cnn_0_0_GT1 |           1|     34125|
|7     |CNN_top_module_axi_cnn_0_0_GT2 |           1|      4981|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:15 ; elapsed = 00:06:36 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |convmultCore__GB2              |           1|      2404|
|2     |convmultCore__GB4              |           1|      3154|
|3     |axi_cnn__GCB1                  |           1|      1107|
|4     |CNN_top_module__GC0            |           1|      1515|
|5     |CNN_top_module_axi_cnn_0_0_GT0 |           1|      6228|
|6     |CNN_top_module_axi_cnn_0_0_GT1 |           1|     11986|
|7     |CNN_top_module_axi_cnn_0_0_GT2 |           1|      1871|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5777] Ignored max_fanout on net m_axi_araddr[2] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net m_axi_araddr[3] because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-5777] Ignored max_fanout on net m_axi_araddr[4] because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:19 ; elapsed = 00:06:40 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:19 ; elapsed = 00:06:40 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:21 ; elapsed = 00:06:41 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:21 ; elapsed = 00:06:41 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:21 ; elapsed = 00:06:42 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:21 ; elapsed = 00:06:42 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     2|
|3     |CARRY4    |   207|
|4     |DSP48E1_1 |    64|
|5     |LUT1      |   134|
|6     |LUT2      |   982|
|7     |LUT3      |  6016|
|8     |LUT4      |   335|
|9     |LUT5      |  1087|
|10    |LUT6      |  6528|
|11    |MUXF7     |  1616|
|12    |MUXF8     |   713|
|13    |PS7       |     1|
|14    |SRL16     |     1|
|15    |SRLC32E   |    47|
|16    |FDR       |     8|
|17    |FDRE      |  7711|
|18    |FDSE      |    21|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                           |Module                                                         |Cells |
+------+---------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                |                                                               | 25603|
|2     |  CNN_top_module_i                                 |CNN_top_module                                                 | 25603|
|3     |    axi_cnn_0                                      |CNN_top_module_axi_cnn_0_0                                     | 24064|
|4     |      inst                                         |axi_cnn                                                        | 24063|
|5     |        coreInstance                               |convmultCore                                                   | 15653|
|6     |          multxPrime                               |multx                                                          | 11235|
|7     |            mult0                                  |multiplier                                                     |   144|
|8     |            mult1                                  |multiplier_68                                                  |   167|
|9     |            mult10                                 |multiplier_69                                                  |   179|
|10    |            mult11                                 |multiplier_70                                                  |   150|
|11    |            mult12                                 |multiplier_71                                                  |   144|
|12    |            mult13                                 |multiplier_72                                                  |   167|
|13    |            mult14                                 |multiplier_73                                                  |   179|
|14    |            mult15                                 |multiplier_74                                                  |   147|
|15    |            mult16                                 |multiplier_75                                                  |    72|
|16    |            mult17                                 |multiplier_76                                                  |    95|
|17    |            mult18                                 |multiplier_77                                                  |   107|
|18    |            mult19                                 |multiplier_78                                                  |   108|
|19    |            mult2                                  |multiplier_79                                                  |   179|
|20    |            mult20                                 |multiplier_80                                                  |    72|
|21    |            mult21                                 |multiplier_81                                                  |    95|
|22    |            mult22                                 |multiplier_82                                                  |   107|
|23    |            mult23                                 |multiplier_83                                                  |    79|
|24    |            mult24                                 |multiplier_84                                                  |   144|
|25    |            mult25                                 |multiplier_85                                                  |    64|
|26    |            mult26                                 |multiplier_86                                                  |    76|
|27    |            mult27                                 |multiplier_87                                                  |    74|
|28    |            mult28                                 |multiplier_88                                                  |    48|
|29    |            mult29                                 |multiplier_89                                                  |    64|
|30    |            mult3                                  |multiplier_90                                                  |   174|
|31    |            mult30                                 |multiplier_91                                                  |    76|
|32    |            mult31                                 |multiplier_92                                                  |   113|
|33    |            mult32                                 |multiplier_93                                                  |    36|
|34    |            mult33                                 |multiplier_94                                                  |    59|
|35    |            mult34                                 |multiplier_95                                                  |    71|
|36    |            mult35                                 |multiplier_96                                                  |    71|
|37    |            mult36                                 |multiplier_97                                                  |    36|
|38    |            mult37                                 |multiplier_98                                                  |    59|
|39    |            mult38                                 |multiplier_99                                                  |    71|
|40    |            mult39                                 |multiplier_100                                                 |    45|
|41    |            mult4                                  |multiplier_101                                                 |   144|
|42    |            mult40                                 |multiplier_102                                                 |   198|
|43    |            mult41                                 |multiplier_103                                                 |   136|
|44    |            mult42                                 |multiplier_104                                                 |   148|
|45    |            mult43                                 |multiplier_105                                                 |   115|
|46    |            mult44                                 |multiplier_106                                                 |   113|
|47    |            mult45                                 |multiplier_107                                                 |   136|
|48    |            mult46                                 |multiplier_108                                                 |   148|
|49    |            mult47                                 |multiplier_109                                                 |   198|
|50    |            mult48                                 |multiplier_110                                                 |   396|
|51    |            mult49                                 |multiplier_111                                                 |   419|
|52    |            mult5                                  |multiplier_112                                                 |   167|
|53    |            mult50                                 |multiplier_113                                                 |   431|
|54    |            mult51                                 |multiplier_114                                                 |   387|
|55    |            mult52                                 |multiplier_115                                                 |   108|
|56    |            mult53                                 |multiplier_116                                                 |   131|
|57    |            mult54                                 |multiplier_117                                                 |   143|
|58    |            mult55                                 |multiplier_118                                                 |   113|
|59    |            mult56                                 |multiplier_119                                                 |   103|
|60    |            mult57                                 |multiplier_120                                                 |    58|
|61    |            mult58                                 |multiplier_121                                                 |    70|
|62    |            mult59                                 |multiplier_122                                                 |    45|
|63    |            mult6                                  |multiplier_123                                                 |   179|
|64    |            mult60                                 |multiplier_124                                                 |    35|
|65    |            mult61                                 |multiplier_125                                                 |    58|
|66    |            mult62                                 |multiplier_126                                                 |    70|
|67    |            mult63                                 |multiplier_127                                                 |   148|
|68    |            mult7                                  |multiplier_128                                                 |   147|
|69    |            mult8                                  |multiplier_129                                                 |   144|
|70    |            mult9                                  |multiplier_130                                                 |   167|
|71    |          outMult0                                 |mult2reg                                                       |    65|
|72    |          outMult1                                 |mult2reg_5                                                     |    65|
|73    |          outMult10                                |mult2reg_6                                                     |    65|
|74    |          outMult11                                |mult2reg_7                                                     |    65|
|75    |          outMult12                                |mult2reg_8                                                     |    65|
|76    |          outMult13                                |mult2reg_9                                                     |    65|
|77    |          outMult14                                |mult2reg_10                                                    |    65|
|78    |          outMult15                                |mult2reg_11                                                    |    65|
|79    |          outMult16                                |mult2reg_12                                                    |    65|
|80    |          outMult17                                |mult2reg_13                                                    |    65|
|81    |          outMult18                                |mult2reg_14                                                    |    65|
|82    |          outMult19                                |mult2reg_15                                                    |    65|
|83    |          outMult2                                 |mult2reg_16                                                    |    65|
|84    |          outMult20                                |mult2reg_17                                                    |    65|
|85    |          outMult21                                |mult2reg_18                                                    |    65|
|86    |          outMult22                                |mult2reg_19                                                    |    65|
|87    |          outMult23                                |mult2reg_20                                                    |    65|
|88    |          outMult24                                |mult2reg_21                                                    |    65|
|89    |          outMult25                                |mult2reg_22                                                    |    65|
|90    |          outMult26                                |mult2reg_23                                                    |    65|
|91    |          outMult27                                |mult2reg_24                                                    |    65|
|92    |          outMult28                                |mult2reg_25                                                    |    65|
|93    |          outMult29                                |mult2reg_26                                                    |    65|
|94    |          outMult3                                 |mult2reg_27                                                    |    66|
|95    |          outMult30                                |mult2reg_28                                                    |    65|
|96    |          outMult31                                |mult2reg_29                                                    |    65|
|97    |          outMult32                                |mult2reg_30                                                    |    65|
|98    |          outMult33                                |mult2reg_31                                                    |    65|
|99    |          outMult34                                |mult2reg_32                                                    |    65|
|100   |          outMult35                                |mult2reg_33                                                    |    65|
|101   |          outMult36                                |mult2reg_34                                                    |    65|
|102   |          outMult37                                |mult2reg_35                                                    |    65|
|103   |          outMult38                                |mult2reg_36                                                    |    65|
|104   |          outMult39                                |mult2reg_37                                                    |    65|
|105   |          outMult4                                 |mult2reg_38                                                    |    65|
|106   |          outMult40                                |mult2reg_39                                                    |    65|
|107   |          outMult41                                |mult2reg_40                                                    |    65|
|108   |          outMult42                                |mult2reg_41                                                    |    65|
|109   |          outMult43                                |mult2reg_42                                                    |    65|
|110   |          outMult44                                |mult2reg_43                                                    |    65|
|111   |          outMult45                                |mult2reg_44                                                    |    65|
|112   |          outMult46                                |mult2reg_45                                                    |    65|
|113   |          outMult47                                |mult2reg_46                                                    |    65|
|114   |          outMult48                                |mult2reg_47                                                    |    65|
|115   |          outMult49                                |mult2reg_48                                                    |    65|
|116   |          outMult5                                 |mult2reg_49                                                    |    65|
|117   |          outMult50                                |mult2reg_50                                                    |    65|
|118   |          outMult51                                |mult2reg_51                                                    |    65|
|119   |          outMult52                                |mult2reg_52                                                    |    65|
|120   |          outMult53                                |mult2reg_53                                                    |    65|
|121   |          outMult54                                |mult2reg_54                                                    |    65|
|122   |          outMult55                                |mult2reg_55                                                    |    65|
|123   |          outMult56                                |mult2reg_56                                                    |    66|
|124   |          outMult57                                |mult2reg_57                                                    |    65|
|125   |          outMult58                                |mult2reg_58                                                    |    65|
|126   |          outMult59                                |mult2reg_59                                                    |    65|
|127   |          outMult6                                 |mult2reg_60                                                    |    65|
|128   |          outMult60                                |mult2reg_61                                                    |    65|
|129   |          outMult61                                |mult2reg_62                                                    |    66|
|130   |          outMult62                                |mult2reg_63                                                    |    66|
|131   |          outMult63                                |mult2reg_64                                                    |    65|
|132   |          outMult7                                 |mult2reg_65                                                    |    65|
|133   |          outMult8                                 |mult2reg_66                                                    |    65|
|134   |          outMult9                                 |mult2reg_67                                                    |    65|
|135   |    processing_system7_0                           |CNN_top_module_processing_system7_0_0                          |   244|
|136   |      inst                                         |processing_system7_v5_5_processing_system7                     |   244|
|137   |    ps7_0_axi_periph                               |CNN_top_module_ps7_0_axi_periph_0                              |  1225|
|138   |      s00_couplers                                 |s00_couplers_imp_1P3FK6S                                       |  1225|
|139   |        auto_pc                                    |CNN_top_module_auto_pc_0                                       |  1225|
|140   |          inst                                     |axi_protocol_converter_v2_1_18_axi_protocol_converter          |  1225|
|141   |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_18_b2s                             |  1225|
|142   |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |   176|
|143   |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |    15|
|144   |                cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator_2            |   149|
|145   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd_3                  |    68|
|146   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_4                  |    73|
|147   |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_18_b2s_r_channel                   |    96|
|148   |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |    55|
|149   |                transaction_fifo_0                 |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |    27|
|150   |              SI_REG                               |axi_register_slice_v2_1_18_axi_register_slice                  |   630|
|151   |                \ar.ar_pipe                        |axi_register_slice_v2_1_18_axic_register_slice                 |   225|
|152   |                \aw.aw_pipe                        |axi_register_slice_v2_1_18_axic_register_slice_1               |   220|
|153   |                \b.b_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |    36|
|154   |                \r.r_pipe                          |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |   149|
|155   |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |   175|
|156   |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |    31|
|157   |                cmd_translator_0                   |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |   128|
|158   |                  incr_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |    63|
|159   |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |    61|
|160   |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_18_b2s_b_channel                   |   147|
|161   |                bid_fifo_0                         |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |   102|
|162   |                bresp_fifo_0                       |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |    21|
|163   |    rst_ps7_0_50M                                  |CNN_top_module_rst_ps7_0_50M_0                                 |    70|
|164   |      U0                                           |proc_sys_reset                                                 |    70|
|165   |        EXT_LPF                                    |lpf                                                            |    23|
|166   |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                       |     6|
|167   |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                     |     6|
|168   |        SEQ                                        |sequence_psr                                                   |    42|
|169   |          SEQ_COUNTER                              |upcnt_n                                                        |    13|
+------+---------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:21 ; elapsed = 00:06:42 . Memory (MB): peak = 2248.379 ; gain = 1945.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:10 ; elapsed = 00:06:14 . Memory (MB): peak = 2248.379 ; gain = 1511.598
Synthesis Optimization Complete : Time (s): cpu = 00:06:22 ; elapsed = 00:06:43 . Memory (MB): peak = 2248.379 ; gain = 1945.426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2248.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
178 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:28 ; elapsed = 00:06:49 . Memory (MB): peak = 2248.379 ; gain = 1952.688
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2248.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Documents/FPGA_Projects/CNN_HW/CNN_HW.runs/synth_1/CNN_top_module_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNN_top_module_wrapper_utilization_synth.rpt -pb CNN_top_module_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  7 00:02:08 2019...
