[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ExprEvalPartial/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 79
LIB: work
FILE: ${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv
n<> u<78> t<Top_level_rule> c<1> l<2:1> el<7:1>
  n<> u<1> t<Null_rule> p<78> s<77> l<2:1> el<2:1>
  n<> u<77> t<Source_text> p<78> c<76> l<2:1> el<5:10>
    n<> u<76> t<Description> p<77> c<75> l<2:1> el<5:10>
      n<> u<75> t<Module_declaration> p<76> c<4> l<2:1> el<5:10>
        n<> u<4> t<Module_ansi_header> p<75> c<2> s<26> l<2:1> el<2:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<4> l<2:8> el<2:11>
        n<> u<26> t<Non_port_module_item> p<75> c<25> s<73> l<3:5> el<3:22>
          n<> u<25> t<Module_or_generate_item> p<26> c<24> l<3:5> el<3:22>
            n<> u<24> t<Module_common_item> p<25> c<23> l<3:5> el<3:22>
              n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<3:5> el<3:22>
                n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<3:5> el<3:22>
                  n<> u<21> t<Data_declaration> p<22> c<20> l<3:5> el<3:22>
                    n<> u<20> t<Variable_declaration> p<21> c<16> l<3:5> el<3:22>
                      n<> u<16> t<Data_type> p<20> c<5> s<19> l<3:5> el<3:17>
                        n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<3:5> el<3:10>
                        n<> u<15> t<Packed_dimension> p<16> c<14> l<3:11> el<3:17>
                          n<> u<14> t<Constant_range> p<15> c<9> l<3:12> el<3:16>
                            n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<3:12> el<3:14>
                              n<> u<8> t<Constant_primary> p<9> c<7> l<3:12> el<3:14>
                                n<> u<7> t<Primary_literal> p<8> c<6> l<3:12> el<3:14>
                                  n<63> u<6> t<INT_CONST> p<7> l<3:12> el<3:14>
                            n<> u<13> t<Constant_expression> p<14> c<12> l<3:15> el<3:16>
                              n<> u<12> t<Constant_primary> p<13> c<11> l<3:15> el<3:16>
                                n<> u<11> t<Primary_literal> p<12> c<10> l<3:15> el<3:16>
                                  n<0> u<10> t<INT_CONST> p<11> l<3:15> el<3:16>
                      n<> u<19> t<List_of_variable_decl_assignments> p<20> c<18> l<3:18> el<3:21>
                        n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<3:18> el<3:21>
                          n<s1c> u<17> t<STRING_CONST> p<18> l<3:18> el<3:21>
        n<> u<73> t<Non_port_module_item> p<75> c<72> s<74> l<4:5> el<4:46>
          n<> u<72> t<Module_or_generate_item> p<73> c<71> l<4:5> el<4:46>
            n<> u<71> t<Module_common_item> p<72> c<70> l<4:5> el<4:46>
              n<> u<70> t<Continuous_assign> p<71> c<69> l<4:5> el<4:46>
                n<> u<69> t<List_of_net_assignments> p<70> c<68> l<4:12> el<4:45>
                  n<> u<68> t<Net_assignment> p<69> c<31> l<4:12> el<4:45>
                    n<> u<31> t<Net_lvalue> p<68> c<28> s<67> l<4:12> el<4:15>
                      n<> u<28> t<Ps_or_hierarchical_identifier> p<31> c<27> s<30> l<4:12> el<4:15>
                        n<s1c> u<27> t<STRING_CONST> p<28> l<4:12> el<4:15>
                      n<> u<30> t<Constant_select> p<31> c<29> l<4:16> el<4:16>
                        n<> u<29> t<Constant_bit_select> p<30> l<4:16> el<4:16>
                    n<> u<67> t<Expression> p<68> c<54> l<4:18> el<4:45>
                      n<> u<54> t<Expression> p<67> c<48> s<66> l<4:18> el<4:35>
                        n<> u<48> t<Expression> p<54> c<42> s<53> l<4:18> el<4:31>
                          n<> u<42> t<Expression> p<48> c<41> s<47> l<4:18> el<4:27>
                            n<> u<41> t<Expression> p<42> c<35> l<4:19> el<4:26>
                              n<> u<35> t<Expression> p<41> c<34> s<40> l<4:19> el<4:21>
                                n<> u<34> t<Primary> p<35> c<33> l<4:19> el<4:21>
                                  n<> u<33> t<Primary_literal> p<34> c<32> l<4:19> el<4:21>
                                    n<> u<32> t<Number_Tick1> p<33> l<4:19> el<4:21>
                              n<> u<40> t<BinOp_ShiftLeft> p<41> s<39> l<4:22> el<4:24>
                              n<> u<39> t<Expression> p<41> c<38> l<4:25> el<4:26>
                                n<> u<38> t<Primary> p<39> c<37> l<4:25> el<4:26>
                                  n<> u<37> t<Primary_literal> p<38> c<36> l<4:25> el<4:26>
                                    n<8> u<36> t<INT_CONST> p<37> l<4:25> el<4:26>
                          n<> u<47> t<BinOp_Plus> p<48> s<46> l<4:28> el<4:29>
                          n<> u<46> t<Expression> p<48> c<45> l<4:30> el<4:31>
                            n<> u<45> t<Primary> p<46> c<44> l<4:30> el<4:31>
                              n<> u<44> t<Primary_literal> p<45> c<43> l<4:30> el<4:31>
                                n<1> u<43> t<INT_CONST> p<44> l<4:30> el<4:31>
                        n<> u<53> t<BinOp_Plus> p<54> s<52> l<4:32> el<4:33>
                        n<> u<52> t<Expression> p<54> c<51> l<4:34> el<4:35>
                          n<> u<51> t<Primary> p<52> c<50> l<4:34> el<4:35>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<4:34> el<4:35>
                              n<A> u<49> t<STRING_CONST> p<50> l<4:34> el<4:35>
                      n<> u<66> t<BinOp_Plus> p<67> s<65> l<4:36> el<4:37>
                      n<> u<65> t<Expression> p<67> c<64> l<4:38> el<4:45>
                        n<> u<64> t<Expression> p<65> c<58> l<4:39> el<4:44>
                          n<> u<58> t<Expression> p<64> c<57> s<63> l<4:39> el<4:40>
                            n<> u<57> t<Primary> p<58> c<56> l<4:39> el<4:40>
                              n<> u<56> t<Primary_literal> p<57> c<55> l<4:39> el<4:40>
                                n<2> u<55> t<INT_CONST> p<56> l<4:39> el<4:40>
                          n<> u<63> t<BinOp_Plus> p<64> s<62> l<4:41> el<4:42>
                          n<> u<62> t<Expression> p<64> c<61> l<4:43> el<4:44>
                            n<> u<61> t<Primary> p<62> c<60> l<4:43> el<4:44>
                              n<> u<60> t<Primary_literal> p<61> c<59> l<4:43> el<4:44>
                                n<3> u<59> t<INT_CONST> p<60> l<4:43> el<4:44>
        n<> u<74> t<ENDMODULE> p<75> l<5:1> el<5:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv:2:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Operation                                              5
Range                                                  1
RefObj                                                 2
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ExprEvalPartial/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv, line:2:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:3:5, endln:3:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv, line:2:1, endln:5:10
    |vpiRange:
    \_Range: , line:3:11, endln:3:17
      |vpiParent:
      \_LogicTypespec: , line:3:5, endln:3:17
      |vpiLeftRange:
      \_Constant: , line:3:12, endln:3:14
        |vpiParent:
        \_Range: , line:3:11, endln:3:17
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:15, endln:3:16
        |vpiParent:
        \_Range: , line:3:11, endln:3:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:5, endln:3:17
  |vpiImportTypespec:
  \_LogicNet: (work@top.s1c), line:3:18, endln:3:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv, line:2:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@top.s1c), line:3:5, endln:3:17
      |vpiParent:
      \_LogicNet: (work@top.s1c), line:3:18, endln:3:21
      |vpiFullName:work@top.s1c
      |vpiActual:
      \_LogicTypespec: , line:3:5, endln:3:17
    |vpiName:s1c
    |vpiFullName:work@top.s1c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.A), line:4:34, endln:4:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv, line:2:1, endln:5:10
    |vpiName:A
    |vpiFullName:work@top.A
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.s1c), line:3:18, endln:3:21
  |vpiNet:
  \_LogicNet: (work@top.A), line:4:34, endln:4:35
  |vpiContAssign:
  \_ContAssign: , line:4:12, endln:4:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ExprEvalPartial/dut.sv, line:2:1, endln:5:10
    |vpiRhs:
    \_Operation: , line:4:18, endln:4:45
      |vpiParent:
      \_ContAssign: , line:4:12, endln:4:45
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:4:18, endln:4:35
        |vpiParent:
        \_Operation: , line:4:18, endln:4:45
        |vpiOpType:24
        |vpiOperand:
        \_Operation: , line:4:18, endln:4:31
          |vpiParent:
          \_Operation: , line:4:18, endln:4:35
          |vpiOpType:24
          |vpiOperand:
          \_Operation: , line:4:19, endln:4:26
            |vpiParent:
            \_Operation: , line:4:18, endln:4:31
            |vpiOpType:22
            |vpiOperand:
            \_Constant: , line:4:19, endln:4:21
              |vpiParent:
              \_Operation: , line:4:19, endln:4:26
              |vpiDecompile:'1
              |vpiSize:-1
              |BIN:1
              |vpiConstType:3
            |vpiOperand:
            \_Constant: , line:4:25, endln:4:26
              |vpiParent:
              \_Operation: , line:4:19, endln:4:26
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
          |vpiOperand:
          \_Constant: , line:4:30, endln:4:31
            |vpiParent:
            \_Operation: , line:4:18, endln:4:31
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_RefObj: (work@top.A), line:4:34, endln:4:35
          |vpiParent:
          \_Operation: , line:4:18, endln:4:35
          |vpiName:A
          |vpiFullName:work@top.A
          |vpiActual:
          \_LogicNet: (work@top.A), line:4:34, endln:4:35
      |vpiOperand:
      \_Operation: , line:4:39, endln:4:44
        |vpiParent:
        \_Operation: , line:4:18, endln:4:45
        |vpiOpType:24
        |vpiOperand:
        \_Constant: , line:4:39, endln:4:40
          |vpiParent:
          \_Operation: , line:4:39, endln:4:44
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:4:43, endln:4:44
          |vpiParent:
          \_Operation: , line:4:39, endln:4:44
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@top.s1c), line:4:12, endln:4:15
      |vpiParent:
      \_ContAssign: , line:4:12, endln:4:45
      |vpiName:s1c
      |vpiFullName:work@top.s1c
      |vpiActual:
      \_LogicNet: (work@top.s1c), line:3:18, endln:3:21
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
