DIGEST e9b297bf3f4ce1980eef58447271e381
FThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests
R635:649 Coq.Arith.Arith <> <> lib
R667:683 Coq.micromega.Lia <> <> lib
R701:714 Coq.Lists.List <> <> lib
R724:736 Coq.Lists.List ListNotations <> mod
R776:778 ThieleUniversal.CPU <> <> lib
R827:847 ThieleMachineVerification.ThieleUniversalBridge <> <> lib
def 1598:1620 <> make_test_cpu_for_temp4
R1635:1637 Coq.Init.Datatypes <> nat ind
binder 1623:1631 <> temp1_val:1
R1642:1650 ThieleUniversal.CPU <> State rec
R1660:1667 ThieleUniversal.CPU <> regs proj
R1660:1667 ThieleUniversal.CPU <> regs proj
R1660:1667 ThieleUniversal.CPU <> regs proj
R1717:1723 ThieleUniversal.CPU <> mem proj
R1717:1723 ThieleUniversal.CPU <> mem proj
R1737:1744 ThieleUniversal.CPU <> cost proj
R1737:1744 ThieleUniversal.CPU <> cost proj
R1672:1672 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1674:1675 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1677:1678 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1680:1681 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1683:1684 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1686:1687 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1689:1690 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1692:1693 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1695:1696 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1706:1707 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1709:1709 Coq.Lists.List ListNotations ::list_scope:'['_x_';'_x_';'_'..'_';'_x_']' not
R1697:1705 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> temp1_val:1 var
R1728:1729 Coq.Lists.List ListNotations ::list_scope:'['_']' not
def 1806:1821 <> test_temp4_case1
R1838:1860 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 1831:1833 <> cpu:2
R1936:1938 Coq.Init.Logic <> ::type_scope:x_'='_x not
R1869:1880 ThieleUniversal.CPU <> read_reg def
R1882:1894 ThieleUniversal.CPU <> REG_TEMP1 def
R1897:1904 ThieleUniversal.CPU <> step def
R1907:1912 ThieleUniversal.CPU <> Jz constr
R1914:1926 ThieleUniversal.CPU <> REG_TEMP1 def
R1932:1934 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:2 var
def 2026:2041 <> test_temp4_case2
R2058:2080 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> make_test_cpu_for_temp4 def
binder 2051:2053 <> cpu:3
R2156:2158 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2089:2100 ThieleUniversal.CPU <> read_reg def
R2102:2114 ThieleUniversal.CPU <> REG_TEMP1 def
R2117:2124 ThieleUniversal.CPU <> step def
R2127:2132 ThieleUniversal.CPU <> Jz constr
R2134:2146 ThieleUniversal.CPU <> REG_TEMP1 def
R2152:2154 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:3 var
prf 2599:2611 <> nth_firstn_lt
binder 2614:2614 <> A:4
R2622:2625 Coq.Init.Datatypes <> list ind
R2627:2627 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2618:2618 <> l:5
R2637:2639 Coq.Init.Datatypes <> nat ind
binder 2631:2631 <> n:6
binder 2633:2633 <> m:7
R2647:2647 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:4 var
binder 2643:2643 <> d:8
R2659:2662 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2655:2657 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2654:2654 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2658:2658 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2676:2679 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2664:2667 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R2663:2663 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2668:2673 Coq.Init.Datatypes <> length def
R2675:2675 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2700:2702 Coq.Init.Logic <> ::type_scope:x_'='_x not
R2680:2682 Coq.Lists.List <> nth def
R2699:2699 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2687:2692 Coq.Lists.List <> firstn def
R2696:2696 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2694:2694 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:7 var
R2684:2684 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
R2703:2705 Coq.Lists.List <> nth def
R2711:2711 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:8 var
R2709:2709 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:5 var
R2707:2707 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:6 var
prf 2927:2938 <> nth_app_left
binder 2941:2941 <> A:9
R2953:2956 Coq.Init.Datatypes <> list ind
R2958:2958 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2945:2946 <> l1:10
binder 2948:2949 <> l2:11
R2966:2968 Coq.Init.Datatypes <> nat ind
binder 2962:2962 <> n:12
R2976:2976 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:9 var
binder 2972:2972 <> d:13
R2996:2999 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R2984:2986 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R2983:2983 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R2987:2992 Coq.Init.Datatypes <> length def
R2994:2995 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3018:3020 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3000:3002 Coq.Lists.List <> nth def
R3017:3017 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R3009:3012 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3007:3008 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3013:3014 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:11 var
R3004:3004 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
R3021:3023 Coq.Lists.List <> nth def
R3030:3030 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:13 var
R3027:3028 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:10 var
R3025:3025 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:12 var
prf 3193:3205 <> nth_app_right
binder 3208:3208 <> A:14
R3220:3223 Coq.Init.Datatypes <> list ind
R3225:3225 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3212:3213 <> l1:15
binder 3215:3216 <> l2:16
R3233:3235 Coq.Init.Datatypes <> nat ind
binder 3229:3229 <> n:17
R3243:3243 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:14 var
binder 3239:3239 <> d:18
R3264:3267 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R3259:3262 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R3250:3255 Coq.Init.Datatypes <> length def
R3257:3258 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3263:3263 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3286:3288 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3268:3270 Coq.Lists.List <> nth def
R3285:3285 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3277:3280 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R3275:3276 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3281:3282 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3272:3272 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3289:3291 Coq.Lists.List <> nth def
R3312:3312 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:18 var
R3309:3310 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l2:16 var
R3295:3297 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R3294:3294 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:17 var
R3298:3303 Coq.Init.Datatypes <> length def
R3305:3306 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l1:15 var
R3392:3402 Coq.Arith.PeanoNat Nat sub_0_r thm
R3392:3402 Coq.Arith.PeanoNat Nat sub_0_r thm
R3392:3402 Coq.Arith.PeanoNat Nat sub_0_r thm
prf 3518:3527 <> nth_skipn'
binder 3530:3530 <> A:19
R3538:3541 Coq.Init.Datatypes <> list ind
R3543:3543 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3534:3534 <> l:20
R3553:3555 Coq.Init.Datatypes <> nat ind
binder 3547:3547 <> n:21
binder 3549:3549 <> m:22
R3563:3563 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> A:19 var
binder 3559:3559 <> d:23
R3589:3591 Coq.Init.Logic <> ::type_scope:x_'='_x not
R3570:3572 Coq.Lists.List <> nth def
R3588:3588 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3577:3581 Coq.Lists.List <> skipn def
R3585:3585 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3583:3583 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3574:3574 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3592:3594 Coq.Lists.List <> nth def
R3606:3606 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> d:23 var
R3604:3604 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> l:20 var
R3598:3600 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R3597:3597 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> n:21 var
R3601:3601 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> m:22 var
R3725:3735 Coq.Arith.PeanoNat Nat add_0_r thm
R3725:3735 Coq.Arith.PeanoNat Nat add_0_r thm
R3725:3735 Coq.Arith.PeanoNat Nat add_0_r thm
R3832:3842 Coq.Arith.PeanoNat Nat add_0_r thm
R3832:3842 Coq.Arith.PeanoNat Nat add_0_r thm
R3832:3842 Coq.Arith.PeanoNat Nat add_0_r thm
R3874:3887 Coq.Arith.PeanoNat Nat add_succ_r thm
R3874:3887 Coq.Arith.PeanoNat Nat add_succ_r thm
R3874:3887 Coq.Arith.PeanoNat Nat add_succ_r thm
prf 3980:4005 <> write_preserves_other_regs
binder 4016:4018 <> cpu:24
binder 4020:4020 <> r:25
binder 4022:4022 <> v:26
R4045:4114 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4028:4031 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R4027:4027 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4032:4044 ThieleUniversal.CPU <> REG_TEMP1 def
R4162:4167 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R4136:4138 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R4115:4120 Coq.Init.Datatypes <> length def
R4123:4130 ThieleUniversal.CPU <> regs proj
R4132:4134 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4139:4145 Coq.Arith.PeanoNat Nat max def
R4147:4147 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4149:4161 ThieleUniversal.CPU <> REG_TEMP1 def
R4218:4222 Coq.Init.Logic <> ::type_scope:x_'='_x not
R4168:4179 ThieleUniversal.CPU <> read_reg def
R4181:4193 ThieleUniversal.CPU <> REG_TEMP1 def
R4196:4208 ThieleUniversal.CPU <> write_reg def
R4210:4210 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> r:25 var
R4212:4212 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> v:26 var
R4214:4216 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4223:4234 ThieleUniversal.CPU <> read_reg def
R4236:4248 ThieleUniversal.CPU <> REG_TEMP1 def
R4250:4252 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:24 var
R4311:4322 ThieleUniversal.CPU <> read_reg def
R4325:4337 ThieleUniversal.CPU <> write_reg def
R4363:4375 ThieleUniversal.CPU <> REG_TEMP1 def
R4363:4375 ThieleUniversal.CPU <> REG_TEMP1 def
R4413:4415 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4416:4421 Coq.Init.Datatypes <> length def
R4413:4415 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4416:4421 Coq.Init.Datatypes <> length def
R4456:4458 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4459:4464 Coq.Init.Datatypes <> length def
R4456:4458 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4459:4464 Coq.Init.Datatypes <> length def
R4492:4506 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4492:4506 Coq.Arith.PeanoNat Nat lt_ge_cases thm
R4563:4565 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4566:4571 Coq.Init.Datatypes <> length def
R4574:4579 Coq.Lists.List <> firstn def
R4602:4614 Coq.Lists.List <> firstn_length thm
R4563:4565 Coq.Init.Peano <> ::nat_scope:x_'<'_x not
R4566:4571 Coq.Init.Datatypes <> length def
R4574:4579 Coq.Lists.List <> firstn def
R4602:4614 Coq.Lists.List <> firstn_length thm
R4602:4614 Coq.Lists.List <> firstn_length thm
R4639:4650 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4672:4675 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4669:4669 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4671:4671 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4676:4680 Coq.Lists.List <> skipn def
R4683:4683 Coq.Init.Datatypes <> S constr
R4653:4658 Coq.Lists.List <> firstn def
R4639:4650 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_left thm
R4672:4675 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R4669:4669 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4671:4671 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R4676:4680 Coq.Lists.List <> skipn def
R4683:4683 Coq.Init.Datatypes <> S constr
R4653:4658 Coq.Lists.List <> firstn def
R4794:4797 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4798:4803 Coq.Init.Datatypes <> length def
R4794:4797 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4798:4803 Coq.Init.Datatypes <> length def
R4835:4847 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4835:4847 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_firstn_lt thm
R4968:4971 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4946:4951 Coq.Init.Datatypes <> length def
R4954:4959 Coq.Lists.List <> firstn def
R4991:5003 Coq.Lists.List <> firstn_length thm
R4968:4971 Coq.Init.Peano <> ::nat_scope:x_'<='_x not
R4946:4951 Coq.Init.Datatypes <> length def
R4954:4959 Coq.Lists.List <> firstn def
R4991:5003 Coq.Lists.List <> firstn_length thm
R4991:5003 Coq.Lists.List <> firstn_length thm
R5030:5042 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R5064:5067 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5061:5061 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5063:5063 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5068:5072 Coq.Lists.List <> skipn def
R5075:5075 Coq.Init.Datatypes <> S constr
R5045:5050 Coq.Lists.List <> firstn def
R5030:5042 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_app_right thm
R5064:5067 Coq.Init.Datatypes <> ::list_scope:x_'++'_x not
R5061:5061 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5063:5063 Coq.Lists.List ListNotations ::list_scope:'['_x_']' not
R5068:5072 Coq.Lists.List <> skipn def
R5075:5075 Coq.Init.Datatypes <> S constr
R5045:5050 Coq.Lists.List <> firstn def
R5192:5194 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5170:5175 Coq.Init.Datatypes <> length def
R5178:5183 Coq.Lists.List <> firstn def
R5210:5222 Coq.Lists.List <> firstn_length thm
R5192:5194 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5170:5175 Coq.Init.Datatypes <> length def
R5178:5183 Coq.Lists.List <> firstn def
R5210:5222 Coq.Lists.List <> firstn_length thm
R5210:5222 Coq.Lists.List <> firstn_length thm
R5322:5324 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5318:5320 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5322:5324 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R5318:5320 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5357:5359 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5357:5359 Coq.Init.Peano <> ::nat_scope:x_'-'_x not
R5462:5464 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5465:5465 Coq.Init.Datatypes <> S constr
R5462:5464 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5465:5465 Coq.Init.Datatypes <> S constr
R5521:5521 Coq.Init.Datatypes <> S constr
R5533:5535 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5536:5536 Coq.Init.Datatypes <> S constr
R5521:5521 Coq.Init.Datatypes <> S constr
R5533:5535 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5536:5536 Coq.Init.Datatypes <> S constr
R5569:5578 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5588:5588 Coq.Init.Datatypes <> S constr
R5569:5578 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5588:5588 Coq.Init.Datatypes <> S constr
R5569:5578 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5588:5588 Coq.Init.Datatypes <> S constr
R5650:5652 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5655:5657 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5658:5658 Coq.Init.Datatypes <> S constr
R5661:5661 Coq.Init.Datatypes <> S constr
R5650:5652 Coq.Init.Logic <> ::type_scope:x_'='_x not
R5655:5657 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5658:5658 Coq.Init.Datatypes <> S constr
R5661:5661 Coq.Init.Datatypes <> S constr
R5720:5722 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5723:5723 Coq.Init.Datatypes <> S constr
R5726:5726 Coq.Init.Datatypes <> S constr
R5742:5744 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5738:5738 Coq.Init.Datatypes <> S constr
R5745:5745 Coq.Init.Datatypes <> S constr
R5720:5722 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5723:5723 Coq.Init.Datatypes <> S constr
R5726:5726 Coq.Init.Datatypes <> S constr
R5742:5744 Coq.Init.Peano <> ::nat_scope:x_'+'_x not
R5738:5738 Coq.Init.Datatypes <> S constr
R5745:5745 Coq.Init.Datatypes <> S constr
R5778:5787 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5802:5802 Coq.Init.Datatypes <> S constr
R5795:5795 Coq.Init.Datatypes <> S constr
R5778:5787 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5802:5802 Coq.Init.Datatypes <> S constr
R5795:5795 Coq.Init.Datatypes <> S constr
R5778:5787 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> nth_skipn' thm
R5802:5802 Coq.Init.Datatypes <> S constr
R5795:5795 Coq.Init.Datatypes <> S constr
prf 5929:5942 <> addr_neq_temp1
R5958:5961 Coq.Init.Logic <> ::type_scope:x_'<>'_x not
R5946:5957 ThieleUniversal.CPU <> REG_ADDR def
R5962:5974 ThieleUniversal.CPU <> REG_TEMP1 def
R5993:6004 ThieleUniversal.CPU <> REG_ADDR def
R6007:6019 ThieleUniversal.CPU <> REG_TEMP1 def
prf 6174:6217 <> temp1_preserved_through_addr_write_validated
binder 6228:6230 <> cpu:27
binder 6232:6239 <> addr_val:28
R6273:6280 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6267:6270 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6246:6251 Coq.Init.Datatypes <> length def
R6254:6261 ThieleUniversal.CPU <> regs proj
R6263:6265 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6349:6355 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6281:6292 ThieleUniversal.CPU <> read_reg def
R6294:6306 ThieleUniversal.CPU <> REG_TEMP1 def
R6309:6321 ThieleUniversal.CPU <> write_reg def
R6323:6334 ThieleUniversal.CPU <> REG_ADDR def
R6336:6343 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_val:28 var
R6345:6347 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6356:6367 ThieleUniversal.CPU <> read_reg def
R6369:6381 ThieleUniversal.CPU <> REG_TEMP1 def
R6383:6385 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:27 var
R6472:6474 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6451:6456 Coq.Init.Datatypes <> length def
R6459:6466 ThieleUniversal.CPU <> regs proj
R6472:6474 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R6451:6456 Coq.Init.Datatypes <> length def
R6459:6466 ThieleUniversal.CPU <> regs proj
R6498:6523 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6498:6523 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R6554:6567 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
R6554:6567 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> addr_neq_temp1 thm
prf 6876:6899 <> pc_update_preserves_regs
binder 6910:6912 <> cpu:29
binder 6914:6919 <> new_pc:30
R6951:6956 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R6945:6948 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R6924:6929 Coq.Init.Datatypes <> length def
R6932:6939 ThieleUniversal.CPU <> regs proj
R6941:6943 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7021:7025 Coq.Init.Logic <> ::type_scope:x_'='_x not
R6957:6968 ThieleUniversal.CPU <> read_reg def
R6970:6982 ThieleUniversal.CPU <> REG_TEMP1 def
R6985:6997 ThieleUniversal.CPU <> write_reg def
R6999:7008 ThieleUniversal.CPU <> REG_PC def
R7010:7015 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> new_pc:30 var
R7017:7019 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7026:7037 ThieleUniversal.CPU <> read_reg def
R7039:7051 ThieleUniversal.CPU <> REG_TEMP1 def
R7053:7055 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:29 var
R7138:7140 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R7117:7122 Coq.Init.Datatypes <> length def
R7125:7132 ThieleUniversal.CPU <> regs proj
R7138:7140 Coq.Init.Peano <> ::nat_scope:x_'>'_x not
R7117:7122 Coq.Init.Datatypes <> length def
R7125:7132 ThieleUniversal.CPU <> regs proj
R7162:7187 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R7162:7187 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> write_preserves_other_regs thm
R7217:7226 ThieleUniversal.CPU <> REG_PC def
R7229:7241 ThieleUniversal.CPU <> REG_TEMP1 def
prf 7390:7431 <> temp1_preserved_through_pc_write_validated
binder 7442:7444 <> cpu:31
binder 7446:7451 <> new_pc:32
R7485:7492 Coq.Init.Logic <> ::type_scope:x_'->'_x not
R7479:7482 Coq.Init.Peano <> ::nat_scope:x_'>='_x not
R7458:7463 Coq.Init.Datatypes <> length def
R7466:7473 ThieleUniversal.CPU <> regs proj
R7475:7477 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7557:7563 Coq.Init.Logic <> ::type_scope:x_'='_x not
R7493:7504 ThieleUniversal.CPU <> read_reg def
R7506:7518 ThieleUniversal.CPU <> REG_TEMP1 def
R7521:7533 ThieleUniversal.CPU <> write_reg def
R7535:7544 ThieleUniversal.CPU <> REG_PC def
R7546:7551 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> new_pc:32 var
R7553:7555 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7564:7575 ThieleUniversal.CPU <> read_reg def
R7577:7589 ThieleUniversal.CPU <> REG_TEMP1 def
R7591:7593 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> cpu:31 var
R7643:7666 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
R7643:7666 ThieleMachineVerification.ThieleUniversalBridge_Axiom_Tests <> pc_update_preserves_regs thm
