Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot drv_mcp3202_tb_behav xil_defaultlib.drv_mcp3202_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/prj_FPGA/p2_cmoda7_MP3202_Demo/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.drv_mcp3202
Compiling module xil_defaultlib.drv_mcp3202_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot drv_mcp3202_tb_behav
