
1. æ¥æ”¶
1. ä½¿ç”¨syncåŒæ­¥çš„ä¸åŒæ¥åŒºåˆ«åœ°å€å’Œæ•°æ®åŒ…ä¸å¯å–ï¼Œæ•°æ®å¯èƒ½å’Œsyncä¸€æ ·ï¼Œåé¢çš„æ•°æ®åˆå’Œåœ°å€ä¸€æ ·ã€‚
1. syncåŒæ­¥éœ€è¦å¾ˆç²¾ç¡®å—ï¼Ÿ


[[../ÖªÊ¶¹ÜÀí]]

1.  ¿´cyclone handbook ÖĞºÍlvdsÏà¹ØÃèÊö£¬pinÊôĞÔÉèÖÃÓ¦¸ÃÔÚquartusÖĞ·ÖÅäÊ±ºòÉèÖÃ¡£ÏÖÔÚ»¹Ã»ÓĞÀı»¯µÄ·½·¨£¬¿ÉÄÜºÍasic²»Ò»Ñù¡£
1. ¿´¹«Ë¾µÄfpga£¬verilogÉè¼Æ¹æ·¶¡£
1. ÄÃµ½Ìï³ÉĞ´µÄvjtag Àı×Ó£¬ ¼ÓÈësopc builder£¬²»ÖªÈçºÎÔÚquartusÖĞ¼ÌĞøÍê³É£¬ÓĞ´ıÑ§Ï°¡£
1. ¿´avalon×ÜÏßĞ­Òé¡£

1. ep1c3 demoÍê³ÉsopcµÄledµÄ¹¤³Ì£¬ ÊìÏ¤Á÷³Ì¡£



? jtag pli simulation mode 

1. ep1c3 demo, jtagæ§åˆ¶gpioçš„ç®€å•å·¥ç¨‹ã€‚ work done
1. è¿è¡Œäº†check.tcl, åœ¨consoleæ‰§è¡Œå†™avalonæ€»çº¿å‘½ä»¤ã€‚
1. 

1. performance counter


1. blvds sram interface add avalon bus bridge 

? qsys ×Ô¼º¶¨ÒåÄ£¿éµÄoutputÄÜ²»ÄÜÔÙqsysÉú³É´úÂëµÄ¶¥²ã³öÏÖ£¿

1. cyclone blvdsÃ»ÓĞË«ÏòÖ§³Ö£¬Ê¹ÓÃÆÕÍ¨io³¢ÊÔ¡£

1. https://svn.zlgmcu.com/workflow/main.py/show
 
1. Ç¨ÒÆdebian bb2hhµÄĞéÄâ»ú£¬Ô­ÒòÌ«´ó£¬Õ¼ÓÃ30GÓ²ÅÌ£¬ ²»·½±ãÒÆ¶¯¡£
1. »¹ÊÇÊ¹ÓÃubuntuÏµÍ³±È½Ï·ÅĞÄ£¬ debianÓÃµÃ²»¶à£¬Ç¨ÒÆĞèÒªÊ±¼ä¡£
1. vritualboxÑ¹Ëõ¿Õ¼äÎŞĞ§£¬ vmwareÑ¹Ëõ¿Õ¼äÎŞĞ§

1. ×öÒ»¸övmwareµÄ±¸·İ¡£¼ÓÈëstardict
1. ±¸·İbb2hhĞéÄâ»úÖĞµÄeda¹¤¾ß¡£

 192.168.4.169    

[[../pc.vmware.ubutnu]]

1. Ëõ¼õbb2hhµÄedaĞéÄâ»ú£¬·Ö³ÉÁËÓĞeda¹¤¾ßºÍÃ»ÓĞeda¹¤¾ßµÄÏµÍ³¡£ 
	Ã»ÓĞ´¦ÀíÔ­À´µÄ·ÖÇø£¬
	ºÍÔ­Ê¼µÄÏµÍ³×öÁË±È½Ï£¬Ñ§Ğ©ÁËÒÔĞ´ÅäÖÃ¡£


svn ls https://svn/svn_old_instrument/SoC/

1. »¹14Ôª£¬¸øÈËÊÂ

1. ¿´an552 blvdsµÄÉè¼Æ
	stratix iii¿ÉÒÔÊ¹ÓÃsstlÍê³Éblvds
1. quicksopc_3c25 °åµÄ×ÊÁÏ¡£
1. ÕÒÓĞ²î·Ö¹ØÏµµÄpin
1. smartsopc_3c25µÄ¹¤³Ì£¬ĞÂµÄ¶¥²ã£¬¸´Î»¡£
1. Ê¹ÓÃblvdsµÄpin



1. Ôö¼Óblvds qsysÄ£¿éºÍ¶¥²ã»¥Áª£¬ Ã»ÓĞÊ¹ÓÃiobufÄ£¿é¡£
    iobufÄ£¿é½«²î·ÖĞÅºÅºÏ³ÉÎªÒ»¸öÊı¾İÊäÈë£¬²»Âú×ãĞèÇó¡£
1. 
1. sram½Ó¿Ú»»³É avalon½Ó¿Ú
1. Ôö¼Ómaster¶ÁÈ¡slave×´Ì¬µÄ¹¦ÄÜ¡£


1. master¶ÁÈ¡slave¶ËµÄ×´Ì¬¡£ÑéÖ¤Íê³É¡£


onacagent

1. »¹²¹Öú15Ôª
1. erpÉêÇëusbÏß£¬µçÔ´
1. º¸½ÓblvdsÁ¬½ÓÏß¡£
1. ×öÒ»¸öÁ¬Ïß²âÊÔ¹¤³Ì blvds_trans_check




1. svn ci
1. blvds_trans_check ä»¿çœŸã€‚
	ç»“æœï¼Œèƒ½å¤Ÿæ¥æ”¶å‘é€çš„0
 
1. blvdsæ¥å£éœ€è¦ä¿®æ”¹ä¸º1æ ¹çº¿ï¼Œä¸èƒ½ä½¿ç”¨usb çš„se0åˆ¤æ–­ä¼ è¾“ç»“æŸã€‚
1. 

1. ĞÂµÄÁ¬Ïß¡£
1. ÑéÖ¤ĞÂÁ¬½Ó¡£



verilog å­¦ä¹ äº”ç‚¹ç»éªŒåˆ†äº«ã€‚
1. å¤æ‚çš„äº‹æƒ…å¯ä»¥å¤šæ‹åšï¼Œä¸ç”¨ç€æ€¥ã€‚

1. 
1. éªŒè¯ 1-wire blvds

1. blvds, sim, ½ÓÊÕ¶Ë²ÉÓÃ9bitÍ¬²½£¬blvds¿ÕÏĞÊ±ÎªµÍµçÆ½¡£
1. beyond compare
1. 
1. s1, s2, blvds_start×ÜÊÇÎª1£¬²»¶ÏÏòÍâ·¢ËÍÊı¾İ¡£
1. reset, blvds_startÎª1
     blvds_startµÄÌõ¼şĞèÒªÔÚrx_valid==1µÄÊ±ºòÅĞ¶Ï£¬
	 ÓÉÓÚBLVDS_S_ADDRµÄÖµÎª0£¬¶ørx_dataµÄÄ¬ÈÏÖµÒ²Îª0£¬µ¼ÖÂblvds_startÒ»Ö±Îª1.


1. ²éavsÓĞÃ»ÓĞĞ´Èë²Ù×÷, Ã»ÓĞ¹ØÏµ£¬avsÖ»ºÍ¼Ä´æÆ÷½»»¥¡£




1. ×´Ì¬»úµÄlatch, ¿ØÖÆºÍÊäÈëÍ¬Ê±¶¯×÷ÕÕ³ÉÎÊÌâ¡£
1. ×´Ì¬»úÅÜ·É£¬state_next ×ÜÊÇÎª02£¬ 

1. ×´Ì¬»úcaseÖĞifÓï¾äĞèÒª²¹³äÈ«else£¬·ñÕß»á²»¶Ô¡£
1. vcs_example·ÂÕæÁ÷³Ì¡£
1. ¸øblvdsÌí¼ÓfpgaÍø±í·ÂÕæÁ÷³Ì¡£
	ÖØĞÂÁ¬½ÓÁËfpga_top£¬°üº¬m,s1,s2£¬
	·¢ÏÖÀË·ÑÊ±¼ä£¬fpga_topÁ¬ÏßÌ«¶à²»Ò»¶¨ÄÜ¹»³É¹¦fit

1. ²¹È«fs_state×´Ì¬»ú
1. s1, rxdÃ»ÓĞÊı¾İ£¿ ¿ÉÄÜÊÇÁ¬Ïß¡£


1. blvds pin ·½ÏòÃ»´í
1. blvds_trans_check£¬ÖØĞÂÁ¬Ïß£¬Ê¹ÓÃblvds pin£¬ÄÚ²¿Ö»ÓÃÒ»¸öĞÅºÅ¡£
	s1Êı¾İ´«ÊäÓĞÎó£¬¼ì²éÁËPINÃ»ÓĞÆäËûµÄÕ¼ÓÃ£¬
	ÔİÊ±ÏÈ²»Ê¹ÓÃs1½Ó¿Ú£¬ÏÈÑéÖ¤s2
1. m·¢ËÍ42, s2½ÓÊÕÍ¬²½³ö´í¡£
1.  txoe=1ºó£¬Á¢¼´·¢ËÍÊı¾İ1»á¶ªÊ§¡£
1. avalon slave µØÖ·²ÎÊı²»ÄÜ¹»´«µİµ½Ä£¿é, ĞèÒªÊÖ¶¯ĞŞ¸Äqsys_blvds/synthesis/qsys_blvds.v 
1. master½ÓÊÕsync´íÎó¡£
	¼Ó´óturn aroundÊ±¼ä£¬½â¾ö!!
	
----

[[../xilinx]]

1. ×òÌìÔÚtx_phyµÄeop2¼ÓÈëµÄturn aroundÊ±¼ä²»¶Ô£¬Ó¦¸ÃÔÚslaveµÄwack½×¶Î¼ÓÈë¡£
1. s2×´Ì¬»ú°ÑĞ´¹ı³ÌÊ¶±ğ³É¶Á¹ı³Ì¡£ 
	ÓÉÓÚreg_config_wrĞÅºÅÃ»ÓĞÔÚ×´Ì¬»úµÄconfig×´Ì¬³öÏÖ¡£ 
	blvds_addr_match²»ÔÙÃô¸ĞĞÅºÅÁĞ±í¡£ 
		Ãô¸ĞÁĞ±í²»ÍêÕû£¬ ÕÕ³ÉfpgaºÍ·ÂÕæµÄ²»Ò»ÖÂ¡£

1. ĞŞÕı¼ìÑé±È½Ï´íÎó¡£
1. 
1. nois
1. timing constrain 
1. add usb like ep0
1. ÔÂ±¨

