// Seed: 1096813673
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wand id_3;
  tri0 id_4;
  id_5(
      id_3, id_4, 1'b0, 1, 1, 1
  );
  assign id_4 = id_5;
  always
    if (id_3) begin : LABEL_0
      if (id_4) begin : LABEL_0
        if (1) #1;
      end
    end else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_5
  );
endmodule
