{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 19:39:46 2018 " "Info: Processing started: Sat Jan 06 19:39:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcpu -c pcpu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_memory " "Info: Found entity 1: d_memory" {  } { { "d_memory.v" "" { Text "D:/Quartus_finall/d_memory.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_memory " "Info: Found entity 1: i_memory" {  } { { "i_memory.v" "" { Text "D:/Quartus_finall/i_memory.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcpu " "Info: Found entity 1: pcpu" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcpu_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcpu_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcpu_test " "Info: Found entity 1: pcpu_test" {  } { { "pcpu_test.v" "" { Text "D:/Quartus_finall/pcpu_test.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst pcpu_test.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at pcpu_test.v(35): created implicit net for \"rst\"" {  } { { "pcpu_test.v" "" { Text "D:/Quartus_finall/pcpu_test.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_data pcpu_test.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at pcpu_test.v(39): created implicit net for \"i_data\"" {  } { { "pcpu_test.v" "" { Text "D:/Quartus_finall/pcpu_test.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcpu " "Info: Elaborating entity \"pcpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pcpu.v(89) " "Warning (10270): Verilog HDL Case Statement warning at pcpu.v(89): incomplete case statement has no default case item" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_decoding pcpu.v(89) " "Warning (10240): Verilog HDL Always Construct warning at pcpu.v(89): inferring latch(es) for variable \"pc_decoding\", which holds its previous value in one or more paths through the always construct" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 3 pcpu.v(793) " "Warning (10230): Verilog HDL assignment warning at pcpu.v(793): truncated value with size 16 to match size of target (3)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[0\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[0\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[1\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[1\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[2\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[2\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[3\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[3\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[4\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[4\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[5\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[5\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[6\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[6\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[7\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[7\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[8\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[8\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[9\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[9\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[10\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[10\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[11\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[11\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[12\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[12\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[13\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[13\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[14\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[14\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_decoding\[15\] pcpu.v(89) " "Info (10041): Inferred latch for \"pc_decoding\[15\]\" at pcpu.v(89)" {  } { { "pcpu.v" "" { Text "D:/Quartus_finall/pcpu.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "70 " "Info: Inferred 70 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~0\"" {  } { { "pcpu.v" "ShiftLeft0~0" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~1\"" {  } { { "pcpu.v" "ShiftLeft0~1" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~2\"" {  } { { "pcpu.v" "ShiftLeft0~2" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~3\"" {  } { { "pcpu.v" "ShiftLeft0~3" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~4\"" {  } { { "pcpu.v" "ShiftLeft0~4" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~5\"" {  } { { "pcpu.v" "ShiftLeft0~5" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~6\"" {  } { { "pcpu.v" "ShiftLeft0~6" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~7\"" {  } { { "pcpu.v" "ShiftLeft0~7" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~8\"" {  } { { "pcpu.v" "ShiftLeft0~8" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~9\"" {  } { { "pcpu.v" "ShiftLeft0~9" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~10\"" {  } { { "pcpu.v" "ShiftLeft0~10" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~11\"" {  } { { "pcpu.v" "ShiftLeft0~11" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~12\"" {  } { { "pcpu.v" "ShiftLeft0~12" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~13\"" {  } { { "pcpu.v" "ShiftLeft0~13" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~14\"" {  } { { "pcpu.v" "ShiftLeft0~14" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~15\"" {  } { { "pcpu.v" "ShiftLeft0~15" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~16\"" {  } { { "pcpu.v" "ShiftLeft0~16" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~17\"" {  } { { "pcpu.v" "ShiftLeft0~17" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~18\"" {  } { { "pcpu.v" "ShiftLeft0~18" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~19\"" {  } { { "pcpu.v" "ShiftLeft0~19" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~20\"" {  } { { "pcpu.v" "ShiftLeft0~20" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~21\"" {  } { { "pcpu.v" "ShiftLeft0~21" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~22\"" {  } { { "pcpu.v" "ShiftLeft0~22" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~23\"" {  } { { "pcpu.v" "ShiftLeft0~23" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~24\"" {  } { { "pcpu.v" "ShiftLeft0~24" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~25\"" {  } { { "pcpu.v" "ShiftLeft0~25" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~26\"" {  } { { "pcpu.v" "ShiftLeft0~26" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~27\"" {  } { { "pcpu.v" "ShiftLeft0~27" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~28\"" {  } { { "pcpu.v" "ShiftLeft0~28" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~29\"" {  } { { "pcpu.v" "ShiftLeft0~29" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~30\"" {  } { { "pcpu.v" "ShiftLeft0~30" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~31\"" {  } { { "pcpu.v" "ShiftLeft0~31" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~32\"" {  } { { "pcpu.v" "ShiftLeft0~32" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~33\"" {  } { { "pcpu.v" "ShiftLeft0~33" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftLeft0~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftLeft0~34\"" {  } { { "pcpu.v" "ShiftLeft0~34" { Text "D:/Quartus_finall/pcpu.v" 726 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~0\"" {  } { { "pcpu.v" "ShiftRight0~0" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~1\"" {  } { { "pcpu.v" "ShiftRight0~1" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~2\"" {  } { { "pcpu.v" "ShiftRight0~2" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~3\"" {  } { { "pcpu.v" "ShiftRight0~3" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~4\"" {  } { { "pcpu.v" "ShiftRight0~4" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~5\"" {  } { { "pcpu.v" "ShiftRight0~5" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~6\"" {  } { { "pcpu.v" "ShiftRight0~6" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~7\"" {  } { { "pcpu.v" "ShiftRight0~7" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~8\"" {  } { { "pcpu.v" "ShiftRight0~8" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~9\"" {  } { { "pcpu.v" "ShiftRight0~9" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~10\"" {  } { { "pcpu.v" "ShiftRight0~10" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~11\"" {  } { { "pcpu.v" "ShiftRight0~11" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~12\"" {  } { { "pcpu.v" "ShiftRight0~12" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~13\"" {  } { { "pcpu.v" "ShiftRight0~13" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~14\"" {  } { { "pcpu.v" "ShiftRight0~14" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~15\"" {  } { { "pcpu.v" "ShiftRight0~15" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~16 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~16\"" {  } { { "pcpu.v" "ShiftRight0~16" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~17 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~17\"" {  } { { "pcpu.v" "ShiftRight0~17" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~18 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~18\"" {  } { { "pcpu.v" "ShiftRight0~18" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~19 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~19\"" {  } { { "pcpu.v" "ShiftRight0~19" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~20 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~20\"" {  } { { "pcpu.v" "ShiftRight0~20" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~21 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~21\"" {  } { { "pcpu.v" "ShiftRight0~21" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~22 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~22\"" {  } { { "pcpu.v" "ShiftRight0~22" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~23 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~23\"" {  } { { "pcpu.v" "ShiftRight0~23" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~24 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~24\"" {  } { { "pcpu.v" "ShiftRight0~24" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~25 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~25\"" {  } { { "pcpu.v" "ShiftRight0~25" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~26 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~26\"" {  } { { "pcpu.v" "ShiftRight0~26" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~27 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~27\"" {  } { { "pcpu.v" "ShiftRight0~27" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~28 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~28\"" {  } { { "pcpu.v" "ShiftRight0~28" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~29 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~29\"" {  } { { "pcpu.v" "ShiftRight0~29" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~30 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~30\"" {  } { { "pcpu.v" "ShiftRight0~30" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~31 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~31\"" {  } { { "pcpu.v" "ShiftRight0~31" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~32 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~32\"" {  } { { "pcpu.v" "ShiftRight0~32" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~33 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~33\"" {  } { { "pcpu.v" "ShiftRight0~33" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "ShiftRight0~34 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ShiftRight0~34\"" {  } { { "pcpu.v" "ShiftRight0~34" { Text "D:/Quartus_finall/pcpu.v" 728 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ShiftLeft0_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_mux:ShiftLeft0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ShiftLeft0_rtl_0 " "Info: Instantiated megafunction \"lpm_mux:ShiftLeft0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_0oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0oc " "Info: Found entity 1: mux_0oc" {  } { { "db/mux_0oc.tdf" "" { Text "D:/Quartus_finall/db/mux_0oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ShiftLeft0_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_mux:ShiftLeft0_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ShiftLeft0_rtl_1 " "Info: Instantiated megafunction \"lpm_mux:ShiftLeft0_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ShiftLeft0_rtl_2 " "Info: Elaborated megafunction instantiation \"lpm_mux:ShiftLeft0_rtl_2\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ShiftLeft0_rtl_2 " "Info: Instantiated megafunction \"lpm_mux:ShiftLeft0_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a4d.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a4d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a4d " "Info: Found entity 1: mux_a4d" {  } { { "db/mux_a4d.tdf" "" { Text "D:/Quartus_finall/db/mux_a4d.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ShiftLeft0_rtl_4 " "Info: Elaborated megafunction instantiation \"lpm_mux:ShiftLeft0_rtl_4\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ShiftLeft0_rtl_4 " "Info: Instantiated megafunction \"lpm_mux:ShiftLeft0_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:ShiftLeft0_rtl_6 " "Info: Elaborated megafunction instantiation \"lpm_mux:ShiftLeft0_rtl_6\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:ShiftLeft0_rtl_6 " "Info: Instantiated megafunction \"lpm_mux:ShiftLeft0_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 19:39:49 2018 " "Info: Processing ended: Sat Jan 06 19:39:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
