Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon May 08 16:37:00 2017
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FPGA_TOP_timing_summary_routed.rpt -rpx FPGA_TOP_timing_summary_routed.rpx
| Design       : FPGA_TOP
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.346        0.000                      0                 5938        0.061        0.000                      0                 5922        7.500        0.000                       0                  3060  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
Clk_40M        {0.000 12.500}       25.000          40.000          
  feedback     {0.000 12.500}       25.000          40.000          
  pll_40       {0.000 12.500}       25.000          40.000          
  pll_5        {0.000 100.000}      200.000         5.000           
VIRTUAL_pll_5  {0.000 100.000}      200.000         5.000           
usb_clkout     {0.000 10.417}       20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_40M                                                                                                                                                         7.500        0.000                       0                     1  
  feedback                                                                                                                                                     23.751        0.000                       0                     2  
  pll_40            4.094        0.000                      0                 5314        0.061        0.000                      0                 5314       12.000        0.000                       0                  2777  
  pll_5           195.646        0.000                      0                  140        0.120        0.000                      0                  140       13.360        0.000                       0                   110  
usb_clkout          0.346        0.000                      0                  273        0.090        0.000                      0                  273        9.916        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pll_40         Clk_40M              0.403        0.000                      0                   19        5.718        0.000                      0                   19  
Clk_40M        pll_40               6.572        0.000                      0                    9        8.148        0.000                      0                    9  
pll_5          pll_40              21.042        0.000                      0                  131        0.265        0.000                      0                  123  
pll_40         pll_5               20.927        0.000                      0                   34        0.277        0.000                      0                   26  
pll_5          VIRTUAL_pll_5       86.670        0.000                      0                    2        9.827        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_40             pll_40                  21.200        0.000                      0                  148        0.082        0.000                      0                  148  
**async_default**  pll_5              pll_5                  197.919        0.000                      0                    4        0.487        0.000                      0                    4  
**async_default**  usb_clkout         usb_clkout              17.182        0.000                      0                    8        0.095        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  Clk_40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        4.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/CPT_MAX_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.378ns  (logic 2.335ns (27.871%)  route 6.043ns (72.129%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.607ns = ( 30.607 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=168, routed)         4.972    25.428    usb_control/USB_COMMAND[4]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.105    25.533 f  usb_control/Microroc_HG_or_LG_shaper_output_i_2/O
                         net (fo=3, routed)           1.071    26.604    usb_control/Microroc_HG_or_LG_shaper_output_i_2_n_0
    SLICE_X23Y34         LUT6 (Prop_lut6_I0_O)        0.105    26.709 r  usb_control/CPT_MAX[15]_i_2/O
                         net (fo=1, routed)           0.000    26.709    usb_control/CPT_MAX[15]_i_2_n_0
    SLICE_X23Y34         FDCE                                         r  usb_control/CPT_MAX_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.408    30.607    usb_control/Clk
    SLICE_X23Y34         FDCE                                         r  usb_control/CPT_MAX_reg[15]/C
                         clock pessimism              0.223    30.830    
                         clock uncertainty           -0.057    30.773    
    SLICE_X23Y34         FDCE (Setup_fdce_C_D)        0.030    30.803    usb_control/CPT_MAX_reg[15]
  -------------------------------------------------------------------
                         required time                         30.803    
                         arrival time                         -26.709    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/LED_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.211ns  (logic 2.125ns (25.880%)  route 6.086ns (74.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.535ns = ( 30.535 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         6.086    26.542    usb_control/USB_COMMAND[1]
    SLICE_X78Y64         FDPE                                         r  usb_control/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.336    30.535    usb_control/Clk
    SLICE_X78Y64         FDPE                                         r  usb_control/LED_reg[1]/C
                         clock pessimism              0.223    30.757    
                         clock uncertainty           -0.057    30.701    
    SLICE_X78Y64         FDPE (Setup_fdpe_C_D)       -0.015    30.686    usb_control/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         30.686    
                         arrival time                         -26.542    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/ModeSelect_reg[0]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.268ns  (logic 2.230ns (26.972%)  route 6.038ns (73.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.598ns = ( 30.598 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.456 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=227, routed)         6.038    26.494    usb_control/USB_COMMAND[0]
    SLICE_X51Y41         LUT6 (Prop_lut6_I0_O)        0.105    26.599 r  usb_control/ModeSelect[0]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    26.599    usb_control/ModeSelect[0]_rep_i_1__0_n_0
    SLICE_X51Y41         FDCE                                         r  usb_control/ModeSelect_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.399    30.598    usb_control/Clk
    SLICE_X51Y41         FDCE                                         r  usb_control/ModeSelect_reg[0]_rep__0/C
                         clock pessimism              0.223    30.821    
                         clock uncertainty           -0.057    30.764    
    SLICE_X51Y41         FDCE (Setup_fdce_C_D)        0.030    30.794    usb_control/ModeSelect_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         30.794    
                         arrival time                         -26.599    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/CPT_MAX_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.263ns  (logic 2.335ns (28.257%)  route 5.928ns (71.743%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=168, routed)         4.972    25.428    usb_control/USB_COMMAND[4]
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.105    25.533 f  usb_control/Microroc_HG_or_LG_shaper_output_i_2/O
                         net (fo=3, routed)           0.957    26.490    usb_control/Microroc_HG_or_LG_shaper_output_i_2_n_0
    SLICE_X22Y35         LUT6 (Prop_lut6_I0_O)        0.105    26.595 r  usb_control/CPT_MAX[14]_i_1/O
                         net (fo=1, routed)           0.000    26.595    usb_control/CPT_MAX[14]_i_1_n_0
    SLICE_X22Y35         FDCE                                         r  usb_control/CPT_MAX_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    usb_control/Clk
    SLICE_X22Y35         FDCE                                         r  usb_control/CPT_MAX_reg[14]/C
                         clock pessimism              0.223    30.831    
                         clock uncertainty           -0.057    30.774    
    SLICE_X22Y35         FDCE (Setup_fdce_C_D)        0.032    30.806    usb_control/CPT_MAX_reg[14]
  -------------------------------------------------------------------
                         required time                         30.806    
                         arrival time                         -26.595    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[73]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        7.988ns  (logic 2.230ns (27.917%)  route 5.758ns (72.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 30.584 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         4.646    25.102    usb_control/USB_COMMAND[1]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.105    25.207 r  usb_control/MicrorocChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.112    26.319    usb_control/MicrorocChannelMask[191]_i_1_n_0
    SLICE_X51Y25         FDCE                                         r  usb_control/MicrorocChannelMask_reg[73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.385    30.584    usb_control/Clk
    SLICE_X51Y25         FDCE                                         r  usb_control/MicrorocChannelMask_reg[73]/C
                         clock pessimism              0.223    30.807    
                         clock uncertainty           -0.057    30.750    
    SLICE_X51Y25         FDCE (Setup_fdce_C_CE)      -0.168    30.582    usb_control/MicrorocChannelMask_reg[73]
  -------------------------------------------------------------------
                         required time                         30.582    
                         arrival time                         -26.319    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[28][1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.019ns  (logic 2.125ns (26.501%)  route 5.894ns (73.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.460ns = ( 30.460 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         5.894    26.350    usb_control/USB_COMMAND[1]
    SLICE_X48Y61         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[28][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.261    30.460    usb_control/Clk
    SLICE_X48Y61         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[28][1]/C
                         clock pessimism              0.283    30.742    
                         clock uncertainty           -0.057    30.686    
    SLICE_X48Y61         FDCE (Setup_fdce_C_D)       -0.059    30.627    usb_control/Microroc_4Bit_DAC_chn_reg[28][1]
  -------------------------------------------------------------------
                         required time                         30.627    
                         arrival time                         -26.350    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[100]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        7.978ns  (logic 2.230ns (27.953%)  route 5.748ns (72.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 30.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         4.646    25.102    usb_control/USB_COMMAND[1]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.105    25.207 r  usb_control/MicrorocChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.102    26.309    usb_control/MicrorocChannelMask[191]_i_1_n_0
    SLICE_X49Y27         FDCE                                         r  usb_control/MicrorocChannelMask_reg[100]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.392    30.591    usb_control/Clk
    SLICE_X49Y27         FDCE                                         r  usb_control/MicrorocChannelMask_reg[100]/C
                         clock pessimism              0.223    30.814    
                         clock uncertainty           -0.057    30.757    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.589    usb_control/MicrorocChannelMask_reg[100]
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[55]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        7.978ns  (logic 2.230ns (27.953%)  route 5.748ns (72.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.591ns = ( 30.591 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         4.646    25.102    usb_control/USB_COMMAND[1]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.105    25.207 r  usb_control/MicrorocChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.102    26.309    usb_control/MicrorocChannelMask[191]_i_1_n_0
    SLICE_X49Y27         FDCE                                         r  usb_control/MicrorocChannelMask_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.392    30.591    usb_control/Clk
    SLICE_X49Y27         FDCE                                         r  usb_control/MicrorocChannelMask_reg[55]/C
                         clock pessimism              0.223    30.814    
                         clock uncertainty           -0.057    30.757    
    SLICE_X49Y27         FDCE (Setup_fdce_C_CE)      -0.168    30.589    usb_control/MicrorocChannelMask_reg[55]
  -------------------------------------------------------------------
                         required time                         30.589    
                         arrival time                         -26.309    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/Microroc_4Bit_DAC_chn_reg[32][1]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        8.016ns  (logic 2.125ns (26.511%)  route 5.891ns (73.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 30.462 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         5.891    26.347    usb_control/USB_COMMAND[1]
    SLICE_X49Y59         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[32][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.263    30.462    usb_control/Clk
    SLICE_X49Y59         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[32][1]/C
                         clock pessimism              0.283    30.744    
                         clock uncertainty           -0.057    30.688    
    SLICE_X49Y59         FDCE (Setup_fdce_C_D)       -0.059    30.629    usb_control/Microroc_4Bit_DAC_chn_reg[32][1]
  -------------------------------------------------------------------
                         required time                         30.629    
                         arrival time                         -26.347    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[103]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (pll_40 rise@25.000ns - pll_40 fall@12.500ns)
  Data Path Delay:        7.974ns  (logic 2.230ns (27.967%)  route 5.744ns (72.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 30.589 - 25.000 ) 
    Source Clock Delay      (SCD):    5.831ns = ( 18.331 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479    13.979 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    15.044    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.121 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714    16.835    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    16.916 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.415    18.331    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X0Y26         RAMB18E1                                     r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125    20.456 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=228, routed)         4.646    25.102    usb_control/USB_COMMAND[1]
    SLICE_X40Y41         LUT5 (Prop_lut5_I1_O)        0.105    25.207 r  usb_control/MicrorocChannelMask[191]_i_1/O
                         net (fo=192, routed)         1.098    26.305    usb_control/MicrorocChannelMask[191]_i_1_n_0
    SLICE_X47Y26         FDCE                                         r  usb_control/MicrorocChannelMask_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.390    30.589    usb_control/Clk
    SLICE_X47Y26         FDCE                                         r  usb_control/MicrorocChannelMask_reg[103]/C
                         clock pessimism              0.223    30.812    
                         clock uncertainty           -0.057    30.755    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.168    30.587    usb_control/MicrorocChannelMask_reg[103]
  -------------------------------------------------------------------
                         required time                         30.587    
                         arrival time                         -26.305    
  -------------------------------------------------------------------
                         slack                                  4.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.237%)  route 0.157ns (52.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y41          FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     2.258 r  Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.157     2.416    Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.951     2.717    Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y17         RAMB18E1                                     r  Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.545     2.172    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     2.355    Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.712ns  (logic 0.236ns (13.781%)  route 1.476ns (86.219%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 16.414 - 12.500 ) 
    Source Clock Delay      (SCD):    2.049ns = ( 14.549 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.570    14.549    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X28Y56         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDCE (Prop_fdce_C_Q)         0.146    14.695 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.467    15.161    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[0]
    SLICE_X28Y56         LUT4 (Prop_lut4_I3_O)        0.045    15.206 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.575    15.781    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2_n_0
    SLICE_X28Y56         LUT6 (Prop_lut6_I0_O)        0.045    15.826 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.435    16.261    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X28Y55         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          1.123    16.414    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X28Y55         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.287    16.127    
    SLICE_X28Y55         FDPE (Hold_fdpe_C_D)         0.070    16.197    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        -16.197    
                         arrival time                          16.261    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[242]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[258]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.293%)  route 0.254ns (57.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.041ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.562     2.041    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X51Y57         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[242]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     2.182 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[242]/Q
                         net (fo=1, routed)           0.254     2.435    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[242]
    SLICE_X52Y53         LUT3 (Prop_lut3_I0_O)        0.045     2.480 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[258]_i_1/O
                         net (fo=1, routed)           0.000     2.480    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[258]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[258]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.832     2.598    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X52Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[258]/C
                         clock pessimism             -0.292     2.306    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.091     2.397    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[258]
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 usb_control/Microroc_4Bit_DAC_chn_reg[14][3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.604ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.566     2.045    usb_control/Clk
    SLICE_X39Y55         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDCE (Prop_fdce_C_Q)         0.141     2.186 r  usb_control/Microroc_4Bit_DAC_chn_reg[14][3]/Q
                         net (fo=1, routed)           0.051     2.237    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_4Bit_DAC[59]
    SLICE_X38Y55         LUT3 (Prop_lut3_I1_O)        0.045     2.282 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[133]_i_1/O
                         net (fo=1, routed)           0.000     2.282    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[133]_i_1_n_0
    SLICE_X38Y55         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.838     2.604    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X38Y55         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[133]/C
                         clock pessimism             -0.546     2.058    
    SLICE_X38Y55         FDCE (Hold_fdce_C_D)         0.121     2.179    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[133]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.627     2.106    usb_control/Clk
    SLICE_X51Y39         FDCE                                         r  usb_control/SingleChannelMask_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     2.247 r  usb_control/SingleChannelMask_reg[33]/Q
                         net (fo=1, routed)           0.053     2.301    usb_control/SingleChannelMask[33]
    SLICE_X50Y39         LUT4 (Prop_lut4_I1_O)        0.045     2.346 r  usb_control/MicrorocChannelMask[33]_i_1/O
                         net (fo=1, routed)           0.000     2.346    usb_control/MicrorocChannelMask[33]_i_1_n_0
    SLICE_X50Y39         FDCE                                         r  usb_control/MicrorocChannelMask_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.901     2.667    usb_control/Clk
    SLICE_X50Y39         FDCE                                         r  usb_control/MicrorocChannelMask_reg[33]/C
                         clock pessimism             -0.547     2.119    
    SLICE_X50Y39         FDCE (Hold_fdce_C_D)         0.121     2.240    usb_control/MicrorocChannelMask_reg[33]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.626     2.105    usb_control/Clk
    SLICE_X51Y37         FDCE                                         r  usb_control/SingleChannelMask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.141     2.246 r  usb_control/SingleChannelMask_reg[3]/Q
                         net (fo=1, routed)           0.053     2.300    usb_control/SingleChannelMask[3]
    SLICE_X50Y37         LUT4 (Prop_lut4_I1_O)        0.045     2.345 r  usb_control/MicrorocChannelMask[3]_i_1/O
                         net (fo=1, routed)           0.000     2.345    usb_control/MicrorocChannelMask[3]_i_1_n_0
    SLICE_X50Y37         FDCE                                         r  usb_control/MicrorocChannelMask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.899     2.665    usb_control/Clk
    SLICE_X50Y37         FDCE                                         r  usb_control/MicrorocChannelMask_reg[3]/C
                         clock pessimism             -0.546     2.118    
    SLICE_X50Y37         FDCE (Hold_fdce_C_D)         0.121     2.239    usb_control/MicrorocChannelMask_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.625     2.104    usb_control/Clk
    SLICE_X51Y34         FDCE                                         r  usb_control/SingleChannelMask_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     2.245 r  usb_control/SingleChannelMask_reg[31]/Q
                         net (fo=1, routed)           0.053     2.299    usb_control/SingleChannelMask[31]
    SLICE_X50Y34         LUT4 (Prop_lut4_I1_O)        0.045     2.344 r  usb_control/MicrorocChannelMask[31]_i_1/O
                         net (fo=1, routed)           0.000     2.344    usb_control/MicrorocChannelMask[31]_i_1_n_0
    SLICE_X50Y34         FDCE                                         r  usb_control/MicrorocChannelMask_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.897     2.663    usb_control/Clk
    SLICE_X50Y34         FDCE                                         r  usb_control/MicrorocChannelMask_reg[31]/C
                         clock pessimism             -0.545     2.117    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.121     2.238    usb_control/MicrorocChannelMask_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 usb_control/SingleChannelMask_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/MicrorocChannelMask_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.620     2.099    usb_control/Clk
    SLICE_X51Y29         FDCE                                         r  usb_control/SingleChannelMask_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141     2.240 r  usb_control/SingleChannelMask_reg[41]/Q
                         net (fo=1, routed)           0.053     2.294    usb_control/SingleChannelMask[41]
    SLICE_X50Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.339 r  usb_control/MicrorocChannelMask[41]_i_1/O
                         net (fo=1, routed)           0.000     2.339    usb_control/MicrorocChannelMask[41]_i_1_n_0
    SLICE_X50Y29         FDCE                                         r  usb_control/MicrorocChannelMask_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.892     2.658    usb_control/Clk
    SLICE_X50Y29         FDCE                                         r  usb_control/MicrorocChannelMask_reg[41]/C
                         clock pessimism             -0.545     2.112    
    SLICE_X50Y29         FDCE (Hold_fdce_C_D)         0.121     2.233    usb_control/MicrorocChannelMask_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 usb_control/Microroc_4Bit_DAC_chn_reg[50][0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[274]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.220%)  route 0.276ns (59.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.563     2.042    usb_control/Clk
    SLICE_X51Y53         FDCE                                         r  usb_control/Microroc_4Bit_DAC_chn_reg[50][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     2.183 r  usb_control/Microroc_4Bit_DAC_chn_reg[50][0]/Q
                         net (fo=1, routed)           0.276     2.459    Microroc_u1/SC_Readreg/Microroc_Param/Microroc_4Bit_DAC[200]
    SLICE_X52Y53         LUT3 (Prop_lut3_I1_O)        0.045     2.504 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[274]_i_1/O
                         net (fo=1, routed)           0.000     2.504    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[274]_i_1_n_0
    SLICE_X52Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.832     2.598    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X52Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[274]/C
                         clock pessimism             -0.292     2.306    
    SLICE_X52Y53         FDCE (Hold_fdce_C_D)         0.092     2.398    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[274]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[286]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[302]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.632%)  route 0.362ns (63.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.566     2.045    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X42Y53         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[286]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     2.209 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[286]/Q
                         net (fo=1, routed)           0.362     2.570    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg_n_0_[286]
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.615 r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[302]_i_1/O
                         net (fo=1, routed)           0.000     2.615    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg[302]_i_1_n_0
    SLICE_X42Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[302]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.908     2.674    Microroc_u1/SC_Readreg/Microroc_Param/Clk
    SLICE_X42Y49         FDCE                                         r  Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[302]/C
                         clock pessimism             -0.292     2.382    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.120     2.502    Microroc_u1/SC_Readreg/Microroc_Param/param592b_shiftreg_reg[302]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y16     Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y17     Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X0Y17     Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y4      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y6      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y7      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y18     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X0Y5      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y26     usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X34Y49     usb_control/Microroc_sw_lg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y29      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y32      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y32      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X4Y32      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y29      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y32      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X5Y32      usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y40     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X15Y40     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y41     Microroc_u1/RAM_Read/parallel_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y41     Microroc_u1/RAM_Read/parallel_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y42     Microroc_u1/RAM_Read/parallel_data_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X11Y41     Microroc_u1/RAM_Read/parallel_data_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X10Y41     Microroc_u1/RAM_Read/parallel_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y42     Microroc_u1/RAM_Read/parallel_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y43     Microroc_u1/RAM_Read/parallel_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X11Y42     Microroc_u1/RAM_Read/parallel_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X12Y41     Microroc_u1/RAM_Read/parallel_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X13Y41     Microroc_u1/RAM_Read/parallel_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      195.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.646ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.818ns (20.377%)  route 3.196ns (79.623%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.730     9.320    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     9.444 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.518     9.962    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.310   205.924    
                         clock uncertainty           -0.074   205.850    
    SLICE_X17Y42         FDCE (Setup_fdce_C_D)       -0.242   205.608    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.608    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                195.646    

Slack (MET) :             195.857ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.799ns (19.483%)  route 3.302ns (80.517%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.353     9.944    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105    10.049 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    10.049    Microroc_Control/Microroc_SCurveTest/p_1_in[2]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.334   205.948    
                         clock uncertainty           -0.074   205.874    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.032   205.906    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.906    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                195.857    

Slack (MET) :             195.884ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.809ns (19.679%)  route 3.302ns (80.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.353     9.944    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.115    10.059 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.059    Microroc_Control/Microroc_SCurveTest/p_1_in[3]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.334   205.948    
                         clock uncertainty           -0.074   205.874    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.069   205.943    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.943    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                195.884    

Slack (MET) :             196.049ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.799ns (20.582%)  route 3.083ns (79.419%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.134     9.725    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.105     9.830 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.830    Microroc_Control/Microroc_SCurveTest/p_1_in[8]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.032   205.879    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.879    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                196.049    

Slack (MET) :             196.083ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.802ns (20.643%)  route 3.083ns (79.357%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.134     9.725    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.108     9.833 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.833    Microroc_Control/Microroc_SCurveTest/p_1_in[9]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.069   205.916    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        205.916    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                196.083    

Slack (MET) :             196.166ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.799ns (21.234%)  route 2.964ns (78.766%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.015     9.605    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.105     9.710 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.710    Microroc_Control/Microroc_SCurveTest/p_1_in[6]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.030   205.877    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.877    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                196.166    

Slack (MET) :             196.191ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.813ns (21.526%)  route 2.964ns (78.474%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.015     9.605    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.119     9.724 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.724    Microroc_Control/Microroc_SCurveTest/p_1_in[7]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.069   205.916    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.916    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                196.191    

Slack (MET) :             196.330ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.799ns (22.022%)  route 2.829ns (77.978%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.880     9.471    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105     9.576 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.576    Microroc_Control/Microroc_SCurveTest/p_1_in[4]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.334   205.948    
                         clock uncertainty           -0.074   205.874    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.032   205.906    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.906    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                196.330    

Slack (MET) :             196.332ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.799ns (22.027%)  route 2.828ns (77.973%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.532     5.948    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.379     6.327 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.826     7.152    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]
    SLICE_X16Y42         LUT4 (Prop_lut4_I1_O)        0.105     7.257 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5/O
                         net (fo=1, routed)           0.434     7.691    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_5_n_0
    SLICE_X16Y43         LUT5 (Prop_lut5_I4_O)        0.105     7.796 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4/O
                         net (fo=1, routed)           0.689     8.485    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_4_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105     8.590 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.880     9.470    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105     9.575 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.575    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.334   205.948    
                         clock uncertainty           -0.074   205.874    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.033   205.907    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.907    
                         arrival time                          -9.575    
  -------------------------------------------------------------------
                         slack                                196.332    

Slack (MET) :             196.344ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.108ns (31.751%)  route 2.382ns (68.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDCE (Prop_fdce_C_Q)         0.433     6.382 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.936     7.317    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[1]
    SLICE_X10Y45         LUT4 (Prop_lut4_I0_O)        0.119     7.436 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6/O
                         net (fo=1, routed)           0.475     7.911    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_6_n_0
    SLICE_X9Y45          LUT5 (Prop_lut5_I4_O)        0.289     8.200 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.685     8.885    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_2_n_0
    SLICE_X9Y45          LUT6 (Prop_lut6_I0_O)        0.267     9.152 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.286     9.438    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X9Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X9Y45          FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.290   205.904    
                         clock uncertainty           -0.074   205.830    
    SLICE_X9Y45          FDPE (Setup_fdpe_C_D)       -0.047   205.783    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        205.783    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                196.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.076     2.194    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.075     2.193    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.075     2.193    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y43         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y43         FDCE (Hold_fdce_C_D)         0.071     2.189    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.315    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X11Y44         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X11Y44         FDCE (Hold_fdce_C_D)         0.071     2.189    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/start_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X15Y48         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     2.260 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.086     2.347    Microroc_u1/SC_Readreg/BitShift/p_0_in
    SLICE_X14Y48         LUT4 (Prop_lut4_I2_O)        0.048     2.395 r  Microroc_u1/SC_Readreg/BitShift/start_i_1/O
                         net (fo=1, routed)           0.000     2.395    Microroc_u1/SC_Readreg/BitShift/start_i_1_n_0
    SLICE_X14Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.915     2.681    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X14Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/start_reg/C
                         clock pessimism             -0.548     2.132    
    SLICE_X14Y48         FDCE (Hold_fdce_C_D)         0.133     2.265    Microroc_u1/SC_Readreg/BitShift/start_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     2.326    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.561     2.118    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.075     2.193    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.848%)  route 0.125ns (40.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y44          FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=4, routed)           0.125     2.384    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[2]
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.429 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.429    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0
    SLICE_X10Y45         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X10Y45         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.524     2.155    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.121     2.276    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.575%)  route 0.107ns (36.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y46          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDCE (Prop_fdce_C_Q)         0.141     2.259 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[8]/Q
                         net (fo=1, routed)           0.107     2.366    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg_n_0_[8]
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.045     2.411 r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1/O
                         net (fo=1, routed)           0.000     2.411    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit[9]_i_1_n_0
    SLICE_X8Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X8Y45          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]/C
                         clock pessimism             -0.545     2.134    
    SLICE_X8Y45          FDCE (Hold_fdce_C_D)         0.121     2.255    Microroc_u1/SC_Readreg/BitShift/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.638     2.117    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X10Y42         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.164     2.281 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.337    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X10Y42         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X10Y42         FDCE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.561     2.117    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.060     2.177    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_5
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { Clk_Gen/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y18     Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y1    Clk_Gen/BUFG_Clk_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X18Y40     Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y48     Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X11Y48     Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y48     Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y48     Microroc_u1/SC_Readreg/BitShift/delay_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y48     Microroc_u1/SC_Readreg/BitShift/delay_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y49     Microroc_u1/SC_Readreg/BitShift/delay_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X18Y40     Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y49     Microroc_u1/SC_Readreg/BitShift/FSM_sequential_State_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X11Y48     Microroc_u1/SC_Readreg/BitShift/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y48     Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y48     Microroc_u1/SC_Readreg/BitShift/data_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.916ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_sloe
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 3.839ns (66.157%)  route 1.964ns (33.843%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.547     5.628    usb_cy7c68013A/State[0]
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105     5.733 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.417     7.150    usb_slrd_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.301    10.451 r  usb_sloe_OBUF_inst/O
                         net (fo=0)                   0.000    10.451    usb_sloe
    K2                                                                r  usb_sloe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slwr
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 3.778ns (65.374%)  route 2.001ns (34.626%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.442     4.657    usb_cy7c68013A/CLK
    SLICE_X89Y137        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y137        FDRE (Prop_fdre_C_Q)         0.379     5.036 r  usb_cy7c68013A/FSM_sequential_State_reg[1]/Q
                         net (fo=13, routed)          0.635     5.671    usb_cy7c68013A/State[1]
    SLICE_X89Y133        LUT3 (Prop_lut3_I2_O)        0.105     5.776 r  usb_cy7c68013A/usb_slwr_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.365     7.142    usb_slwr_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.294    10.435 r  usb_slwr_OBUF_inst/O
                         net (fo=0)                   0.000    10.435    usb_slwr
    H2                                                                r  usb_slwr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_slrd
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 3.833ns (66.600%)  route 1.922ns (33.400%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.433     4.648    usb_cy7c68013A/CLK
    SLICE_X88Y129        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y129        FDRE (Prop_fdre_C_Q)         0.433     5.081 f  usb_cy7c68013A/FSM_sequential_State_reg[0]/Q
                         net (fo=12, routed)          0.547     5.628    usb_cy7c68013A/State[0]
    SLICE_X88Y129        LUT3 (Prop_lut3_I0_O)        0.105     5.733 r  usb_cy7c68013A/usb_sloe_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.375     7.108    usb_slrd_OBUF
    H3                   OBUF (Prop_obuf_I_O)         3.295    10.402 r  usb_slrd_OBUF_inst/O
                         net (fo=0)                   0.000    10.402    usb_slrd
    H3                                                                r  usb_slrd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_pktend
                            (output port clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (usb_clkout rise@20.833ns - usb_clkout rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 3.788ns (66.410%)  route 1.916ns (33.590%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -4.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          0.497     5.528    usb_cy7c68013A/State[2]
    SLICE_X88Y137        LUT3 (Prop_lut3_I1_O)        0.105     5.633 r  usb_cy7c68013A/usb_pktend_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.419     7.052    usb_pktend_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.304    10.355 r  usb_pktend_OBUF_inst/O
                         net (fo=0)                   0.000    10.355    usb_pktend
    G1                                                                r  usb_pktend (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.035    20.798    
                         output delay               -10.000    10.798    
  -------------------------------------------------------------------
                         required time                         10.798    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.407ns  (logic 0.589ns (9.193%)  route 5.818ns (90.807%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.917 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.199     9.230    usb_cy7c68013A/State[2]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.105     9.335 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_18/O
                         net (fo=5, routed)           1.017    10.352    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y30          LUT4 (Prop_lut4_I1_O)        0.105    10.457 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.602    11.059    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.444    14.917    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y4          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.075    
                         clock uncertainty           -0.035    15.040    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.653    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.589ns (9.402%)  route 5.675ns (90.598%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.508ns = ( 14.925 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.199     9.230    usb_cy7c68013A/State[2]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.105     9.335 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_18/O
                         net (fo=5, routed)           1.017    10.352    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.105    10.457 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.459    10.916    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y7          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.452    14.925    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y7          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.083    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.661    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.223ns  (logic 0.589ns (9.465%)  route 5.634ns (90.535%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.915 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.199     9.230    usb_cy7c68013A/State[2]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.105     9.335 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_18/O
                         net (fo=5, routed)           1.017    10.352    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.105    10.457 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=2, routed)           0.417    10.875    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_empty_fb_i_reg
    RAMB36_X0Y5          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.442    14.915    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y5          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.073    
                         clock uncertainty           -0.035    15.038    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.651    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.589ns (9.485%)  route 5.621ns (90.515%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.921 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.199     9.230    usb_cy7c68013A/State[2]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.105     9.335 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_18/O
                         net (fo=5, routed)           1.017    10.352    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_en
    SLICE_X8Y30          LUT4 (Prop_lut4_I1_O)        0.105    10.457 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=2, routed)           0.404    10.862    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.448    14.921    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt
    RAMB36_X0Y6          RAMB36E1                                     r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.159    15.079    
                         clock uncertainty           -0.035    15.044    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    14.657    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDPE clocked by usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FSM_sequential_State_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (usb_clkout rise@20.833ns - usb_clkout fall@10.417ns)
  Data Path Delay:        5.058ns  (logic 0.643ns (12.713%)  route 4.415ns (87.287%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 25.222 - 20.833 ) 
    Source Clock Delay      (SCD):    6.103ns = ( 16.520 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         2.071    15.703    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.105    15.808 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.712    16.520    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X14Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDPE (Prop_fdpe_C_Q)         0.433    16.953 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=3, routed)           3.739    20.692    usb_cy7c68013A/empty
    SLICE_X88Y126        LUT6 (Prop_lut6_I2_O)        0.105    20.797 f  usb_cy7c68013A/FSM_sequential_State[1]_i_2/O
                         net (fo=1, routed)           0.676    21.473    usb_cy7c68013A/FSM_sequential_State[1]_i_2_n_0
    SLICE_X89Y137        LUT2 (Prop_lut2_I1_O)        0.105    21.578 r  usb_cy7c68013A/FSM_sequential_State[1]_i_1/O
                         net (fo=1, routed)           0.000    21.578    usb_cy7c68013A/FSM_sequential_State[1]_i_1_n_0
    SLICE_X89Y137        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout rise edge)
                                                     20.833    20.833 r  
    H4                                                0.000    20.833 r  usb_clkout (IN)
                         net (fo=0)                   0.000    20.833    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.333    25.222    usb_cy7c68013A/CLK
    SLICE_X89Y137        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[1]/C
                         clock pessimism              0.159    25.381    
                         clock uncertainty           -0.035    25.345    
    SLICE_X89Y137        FDRE (Setup_fdre_C_D)        0.032    25.377    usb_cy7c68013A/FSM_sequential_State_reg[1]
  -------------------------------------------------------------------
                         required time                         25.377    
                         arrival time                         -21.578    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 usb_cy7c68013A/FSM_sequential_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (usb_clkout fall@10.417ns - usb_clkout rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 0.589ns (9.169%)  route 5.835ns (90.831%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.529ns = ( 14.946 - 10.417 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  usb_clkout (IN)
                         net (fo=0)                   0.000     0.000    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.437     4.652    usb_cy7c68013A/CLK
    SLICE_X89Y133        FDRE                                         r  usb_cy7c68013A/FSM_sequential_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y133        FDRE (Prop_fdre_C_Q)         0.379     5.031 f  usb_cy7c68013A/FSM_sequential_State_reg[2]/Q
                         net (fo=12, routed)          4.199     9.230    usb_cy7c68013A/State[2]
    SLICE_X30Y44         LUT3 (Prop_lut3_I0_O)        0.105     9.335 r  usb_cy7c68013A/usb_data_fifo_8192depth_i_18/O
                         net (fo=5, routed)           1.025    10.360    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_en
    SLICE_X8Y30          LUT2 (Prop_lut2_I0_O)        0.105    10.465 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[12]_i_1/O
                         net (fo=26, routed)          0.610    11.076    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X7Y28          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    11.768 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    13.396    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.473 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.473    14.946    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y28          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.159    15.105    
                         clock uncertainty           -0.035    15.069    
    SLICE_X7Y28          FDCE (Setup_fdce_C_CE)      -0.164    14.905    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -11.076    
  -------------------------------------------------------------------
                         slack                                  3.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.563ns  (logic 0.236ns (15.102%)  route 1.327ns (84.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 13.562 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.570    11.910    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X31Y59         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.146    12.056 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.363    12.420    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[2]
    SLICE_X32Y59         LUT4 (Prop_lut4_I0_O)        0.045    12.465 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4/O
                         net (fo=1, routed)           0.483    12.948    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_4_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.045    12.993 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1/O
                         net (fo=2, routed)           0.480    13.473    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X33Y58         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.735    13.562    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/lopt
    SLICE_X33Y58         FDCE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.246    13.317    
    SLICE_X33Y58         FDCE (Hold_fdce_C_D)         0.066    13.383    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        -13.383    
                         arrival time                          13.473    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.085    12.083    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.083    12.081    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -12.081    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.082    12.080    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -12.080    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 12.489 - 10.417 ) 
    Source Clock Delay      (SCD):    1.555ns = ( 11.972 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.631    11.972    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDCE (Prop_fdce_C_Q)         0.146    12.118 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/Q
                         net (fo=1, routed)           0.055    12.173    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[10]
    SLICE_X9Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.903    12.489    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.972    
    SLICE_X9Y27          FDCE (Hold_fdce_C_D)         0.082    12.054    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.054    
                         arrival time                          12.173    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.519 - 10.417 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 12.000 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.659    12.000    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.146    12.146 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055    12.201    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.933    12.519    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.519    12.000    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.082    12.082    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.082    
                         arrival time                          12.201    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.082    12.080    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -12.080    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X5Y26          FDCE (Hold_fdce_C_D)         0.078    12.076    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 12.519 - 10.417 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 12.000 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.659    12.000    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.146    12.146 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    12.201    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.933    12.519    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X5Y27          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.519    12.000    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.078    12.078    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -12.078    
                         arrival time                          12.201    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             usb_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns = ( 12.517 - 10.417 ) 
    Source Clock Delay      (SCD):    1.581ns = ( 11.998 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.657    11.998    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDCE (Prop_fdce_C_Q)         0.146    12.144 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    12.199    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.931    12.517    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y26          FDCE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.519    11.998    
    SLICE_X7Y26          FDCE (Hold_fdce_C_D)         0.078    12.076    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.076    
                         arrival time                          12.199    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clkout
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { usb_clkout }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y4     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y6     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y7     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X0Y5     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X0Y26    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y16  Clk_Gen/BUFG_IFCLK/I
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X89Y133   usb_cy7c68013A/FSM_sequential_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X30Y66    usb_cy7c68013A/ControlWord_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X8Y35     usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X8Y35     usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X8Y35     usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X8Y35     usb_cy7c68013A/FD_BUS_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X8Y35     usb_cy7c68013A/FD_BUS_OUT_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X5Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X10Y28    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X10Y28    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X5Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X7Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X7Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X7Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X7Y26     usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X10Y28    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.416      9.916      SLICE_X10Y28    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  Clk_40M

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.718ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_D
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 3.889ns (58.345%)  route 2.777ns (41.655%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.381     5.796    usb_control/Clk
    SLICE_X8Y64          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.433     6.229 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           0.886     7.116    Microroc_u1/AutoDAQ/Microroc_powerpulsing_en
    SLICE_X1Y67          LUT4 (Prop_lut4_I3_O)        0.105     7.221 r  Microroc_u1/AutoDAQ/PWR_ON_D_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.891     9.111    PWR_ON_D_OBUF
    W21                  OBUF (Prop_obuf_I_O)         3.351    12.462 r  PWR_ON_D_OBUF_inst/O
                         net (fo=0)                   0.000    12.462    PWR_ON_D
    W21                                                               r  PWR_ON_D (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 usb_control/ModeSelect_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SELECT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 3.808ns (58.442%)  route 2.708ns (41.558%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.523     5.939    usb_control/Clk
    SLICE_X29Y35         FDCE                                         r  usb_control/ModeSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.379     6.318 r  usb_control/ModeSelect_reg[0]/Q
                         net (fo=137, routed)         0.627     6.945    usb_control/ModeSelect[0]
    SLICE_X26Y34         LUT3 (Prop_lut3_I1_O)        0.105     7.050 r  usb_control/SELECT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.081     9.131    SELECT_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.324    12.454 r  SELECT_OBUF_inst/O
                         net (fo=0)                   0.000    12.454    SELECT
    V15                                                               r  SELECT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 3.178ns (49.608%)  route 3.228ns (50.392%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.523     5.939    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X44Y44         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.379     6.318 f  Microroc_Control/SweepACQ/SweepACQ_Control/ACQDone_reg/Q
                         net (fo=3, routed)           1.269     7.587    usb_control/SweepAcqDone
    SLICE_X66Y46         LUT5 (Prop_lut5_I4_O)        0.105     7.692 r  usb_control/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.959     9.651    LED_OBUF[5]
    Y9                   OBUF (Prop_obuf_I_O)         2.694    12.345 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.345    LED[5]
    Y9                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_A
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 3.829ns (59.955%)  route 2.558ns (40.045%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.448     5.863    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.379     6.242 f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/Q
                         net (fo=12, routed)          0.744     6.986    Microroc_u1/AutoDAQ/State[3]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.814     8.905    PWR_ON_DAC_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.345    12.251 r  PWR_ON_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.251    PWR_ON_A
    W22                                                               r  PWR_ON_A (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 usb_control/Microroc_powerpulsing_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_ADC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 3.880ns (60.205%)  route 2.564ns (39.795%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.796ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.381     5.796    usb_control/Clk
    SLICE_X8Y64          FDCE                                         r  usb_control/Microroc_powerpulsing_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.433     6.229 f  usb_control/Microroc_powerpulsing_en_reg/Q
                         net (fo=4, routed)           1.013     7.242    usb_control/Microroc_powerpulsing_en
    SLICE_X0Y85          LUT1 (Prop_lut1_I0_O)        0.105     7.347 r  usb_control/PWR_ON_ADC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.551     8.899    PWR_ON_ADC_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.342    12.241 r  PWR_ON_ADC_OBUF_inst/O
                         net (fo=0)                   0.000    12.241    PWR_ON_ADC
    U21                                                               r  PWR_ON_ADC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/Start_Readout_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT2
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 3.826ns (60.612%)  route 2.486ns (39.388%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.453     5.868    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y63          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Readout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.379     6.247 r  Microroc_u1/AutoDAQ/Start_Readout_reg/Q
                         net (fo=3, routed)           0.758     7.005    Microroc_u1/AutoDAQ/Start_Readout_reg_0
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.105     7.110 r  Microroc_u1/AutoDAQ/START_READOUT2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.728     8.838    START_READOUT2_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.342    12.180 r  START_READOUT2_OBUF_inst/O
                         net (fo=0)                   0.000    12.180    START_READOUT2
    W14                                                               r  START_READOUT2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 usb_control/Microroc_sel_readout_chn_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_READOUT1
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 4.019ns (63.819%)  route 2.279ns (36.181%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.867ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.452     5.867    usb_control/Clk
    SLICE_X5Y60          FDCE                                         r  usb_control/Microroc_sel_readout_chn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDCE (Prop_fdce_C_Q)         0.379     6.246 r  usb_control/Microroc_sel_readout_chn_reg/Q
                         net (fo=8, routed)           0.832     7.078    usb_control/Microroc_sel_readout_chn
    SLICE_X0Y71          LUT2 (Prop_lut2_I0_O)        0.126     7.204 r  usb_control/START_READOUT1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.447     8.651    START_READOUT1_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.514    12.165 r  START_READOUT1_OBUF_inst/O
                         net (fo=0)                   0.000    12.165    START_READOUT1
    W19                                                               r  START_READOUT1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        6.256ns  (logic 3.823ns (61.115%)  route 2.433ns (38.885%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.448     5.863    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.379     6.242 f  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[3]/Q
                         net (fo=12, routed)          0.744     6.986    Microroc_u1/AutoDAQ/State[3]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.105     7.091 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.689     8.780    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         3.339    12.119 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000    12.119    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             1.234ns  (required time - arrival time)
  Source:                 Microroc_u1/Hold_Gen/hold_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HOLD
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 3.796ns (65.086%)  route 2.036ns (34.914%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -5.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.799ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.384     5.799    Microroc_u1/Hold_Gen/Clk
    SLICE_X8Y62          FDCE                                         r  Microroc_u1/Hold_Gen/hold_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.433     6.232 r  Microroc_u1/Hold_Gen/hold_sig_reg/Q
                         net (fo=1, routed)           2.036     8.268    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         3.363    11.631 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000    11.631    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (Clk_40M rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 3.677ns (68.406%)  route 1.698ns (31.594%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -6.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.587     6.003    Microroc_u1/Trig_Gen/Clk
    SLICE_X1Y28          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.379     6.382 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           1.698     8.080    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.298    11.377 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000    11.377    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)   25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.135    24.865    
                         output delay               -12.000    12.865    
  -------------------------------------------------------------------
                         required time                         12.865    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.718ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNP
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.876ns (49.122%)  route 0.907ns (50.878%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.592     2.071    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y72          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     2.235 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           0.907     3.142    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_O)     0.712     3.854 r  Microroc_u1/OBUFDS_Raz/O
                         net (fo=0)                   0.000     3.854    RAZ_CHNP
    H17                                                               r  RAZ_CHNP (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.719ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RAZ_CHNN
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.877ns (49.151%)  route 0.907ns (50.849%))
  Logic Levels:           1  (OBUFDS=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.592     2.071    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y72          FDCE                                         r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.164     2.235 r  Microroc_u1/Trig_Gen/Raz_chn_ext_reg/Q
                         net (fo=1, routed)           0.907     3.142    Microroc_u1/Raz_chn
    H17                  OBUFDS (Prop_obufds_I_OB)    0.713     3.855 r  Microroc_u1/OBUFDS_Raz/OB
                         net (fo=0)                   0.000     3.855    RAZ_CHNN
    H18                                                               r  RAZ_CHNN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.722ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RST_COUNTERB
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 1.468ns (82.189%)  route 0.318ns (17.811%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.592     2.071    Microroc_u1/Trig_Gen/Clk
    SLICE_X2Y72          FDPE                                         r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDPE (Prop_fdpe_C_Q)         0.164     2.235 r  Microroc_u1/Trig_Gen/Rst_counterb_reg_reg/Q
                         net (fo=1, routed)           0.318     2.553    RST_COUNTERB_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.304     3.857 r  RST_COUNTERB_OBUF_inst/O
                         net (fo=0)                   0.000     3.857    RST_COUNTERB
    Y19                                                               r  RST_COUNTERB (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.857    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             5.850ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 1.381ns (72.223%)  route 0.531ns (27.777%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.594     2.073    usb_control/Clk
    SLICE_X78Y64         FDPE                                         r  usb_control/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y64         FDPE (Prop_fdpe_C_Q)         0.164     2.237 r  usb_control/LED_reg[2]/Q
                         net (fo=1, routed)           0.531     2.768    LED_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.217     3.985 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.985    LED[2]
    V5                                                                r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.985    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.855ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Reset_b_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            RESET_B
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 1.461ns (76.271%)  route 0.454ns (23.729%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.596     2.075    Microroc_u1/AutoDAQ/Clk
    SLICE_X2Y67          FDPE                                         r  Microroc_u1/AutoDAQ/Reset_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDPE (Prop_fdpe_C_Q)         0.164     2.239 r  Microroc_u1/AutoDAQ/Reset_b_reg/Q
                         net (fo=1, routed)           0.454     2.693    RESET_B_OBUF
    V20                  OBUF (Prop_obuf_I_O)         1.297     3.990 r  RESET_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.990    RESET_B
    V20                                                               r  RESET_B (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           3.990    
  -------------------------------------------------------------------
                         slack                                  5.855    

Slack (MET) :             5.872ns  (arrival time - required time)
  Source:                 usb_control/LED_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 1.383ns (71.467%)  route 0.552ns (28.533%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.594     2.073    usb_control/Clk
    SLICE_X78Y64         FDPE                                         r  usb_control/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y64         FDPE (Prop_fdpe_C_Q)         0.164     2.237 r  usb_control/LED_reg[1]/Q
                         net (fo=1, routed)           0.552     2.789    LED_OBUF[1]
    U6                   OBUF (Prop_obuf_I_O)         1.219     4.007 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.007    LED[1]
    U6                                                                r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.007    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.902ns  (arrival time - required time)
  Source:                 Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            TRIG_EXT
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.394ns (73.361%)  route 0.506ns (26.639%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.658     2.137    Microroc_u1/Trig_Gen/Clk
    SLICE_X1Y28          FDCE                                         r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDCE (Prop_fdce_C_Q)         0.141     2.278 r  Microroc_u1/Trig_Gen/Trig_ext_reg_reg/Q
                         net (fo=1, routed)           0.506     2.784    TRIG_EXT_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.253     4.037 r  TRIG_EXT_OBUF_inst/O
                         net (fo=0)                   0.000     4.037    TRIG_EXT
    W15                                                               r  TRIG_EXT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.939ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/Start_Acq_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            START_ACQ
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 1.451ns (72.568%)  route 0.548ns (27.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.596     2.075    Microroc_u1/AutoDAQ/Clk
    SLICE_X1Y67          FDCE                                         r  Microroc_u1/AutoDAQ/Start_Acq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDCE (Prop_fdce_C_Q)         0.141     2.216 r  Microroc_u1/AutoDAQ/Start_Acq_reg/Q
                         net (fo=4, routed)           0.548     2.764    TP_OBUF[3]
    Y22                  OBUF (Prop_obuf_I_O)         1.310     4.074 r  START_ACQ_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    START_ACQ
    Y22                                                               r  START_ACQ (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.074    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.070ns  (arrival time - required time)
  Source:                 Microroc_u1/Hold_Gen/hold_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HOLD
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 1.481ns (68.659%)  route 0.676ns (31.341%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.570     2.049    Microroc_u1/Hold_Gen/Clk
    SLICE_X8Y62          FDCE                                         r  Microroc_u1/Hold_Gen/hold_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.164     2.213 r  Microroc_u1/Hold_Gen/hold_sig_reg/Q
                         net (fo=1, routed)           0.676     2.889    HOLD_OBUF
    AA21                 OBUF (Prop_obuf_I_O)         1.317     4.206 r  HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     4.206    HOLD
    AA21                                                              r  HOLD (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.206    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.101ns  (arrival time - required time)
  Source:                 Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PWR_ON_DAC
                            (output port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Clk_40M
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (Clk_40M rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.480ns (68.399%)  route 0.684ns (31.601%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.594     2.073    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y69          FDCE                                         r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     2.214 r  Microroc_u1/AutoDAQ/FSM_sequential_State_reg[1]/Q
                         net (fo=31, routed)          0.177     2.390    Microroc_u1/AutoDAQ/State[1]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.045     2.435 r  Microroc_u1/AutoDAQ/PWR_ON_A_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.507     2.942    PWR_ON_DAC_OBUF
    U20                  OBUF (Prop_obuf_I_O)         1.294     4.236 r  PWR_ON_DAC_OBUF_inst/O
                         net (fo=0)                   0.000     4.236    PWR_ON_DAC
    U20                                                               r  PWR_ON_DAC (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.135     0.135    
                         output delay                -2.000    -1.865    
  -------------------------------------------------------------------
                         required time                          1.865    
                         arrival time                           4.236    
  -------------------------------------------------------------------
                         slack                                  6.101    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_40M
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack        6.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.527ns (21.772%)  route 1.893ns (78.228%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns = ( 27.112 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T20                                               0.000    18.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.471    18.471 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           1.893    20.363    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X16Y33         LUT6 (Prop_lut6_I5_O)        0.056    20.419 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000    20.419    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.633    27.112    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000    27.112    
                         clock uncertainty           -0.135    26.977    
    SLICE_X16Y33         FDPE (Setup_fdpe_C_D)        0.014    26.991    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.991    
                         arrival time                         -20.419    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.157ns  (logic 0.507ns (23.525%)  route 1.649ns (76.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.052ns = ( 27.052 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.649    20.101    usb_control/out_trigger2b
    SLICE_X14Y54         LUT6 (Prop_lut6_I3_O)        0.056    20.157 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    20.157    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[0]
    SLICE_X14Y54         FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.573    27.052    Microroc_u1/Hold_Gen/Clk
    SLICE_X14Y54         FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000    27.052    
                         clock uncertainty           -0.135    26.917    
    SLICE_X14Y54         FDPE (Setup_fdpe_C_D)        0.034    26.951    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         26.951    
                         arrival time                         -20.157    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.822ns  (required time - arrival time)
  Source:                 DOUT1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.532ns (26.981%)  route 1.440ns (73.020%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 27.053 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    U18                                               0.000    18.000 r  DOUT1B (IN)
                         net (fo=0)                   0.000    18.000    DOUT1B
    U18                  IBUF (Prop_ibuf_I_O)         0.479    18.479 r  DOUT1B_IBUF_inst/O
                         net (fo=2, routed)           0.846    19.325    usb_control/DOUT1B_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.053    19.378 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.594    19.972    Microroc_u1/RAM_Read/Dout
    SLICE_X10Y51         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.574    27.053    Microroc_u1/RAM_Read/Clk
    SLICE_X10Y51         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000    27.053    
                         clock uncertainty           -0.135    26.918    
    SLICE_X10Y51         FDPE (Setup_fdpe_C_D)       -0.124    26.794    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         26.794    
                         arrival time                         -19.972    
  -------------------------------------------------------------------
                         slack                                  6.822    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 TRANSMITON2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.561ns (27.972%)  route 1.446ns (72.028%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 27.118 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W20                                               0.000    18.000 r  TRANSMITON2B (IN)
                         net (fo=0)                   0.000    18.000    TRANSMITON2B
    W20                  IBUF (Prop_ibuf_I_O)         0.505    18.505 r  TRANSMITON2B_IBUF_inst/O
                         net (fo=1, routed)           0.690    19.196    usb_control/TRANSMITON2B_IBUF
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.056    19.252 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           0.756    20.007    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X8Y43          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.639    27.118    Microroc_u1/RAM_Read/Clk
    SLICE_X8Y43          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000    27.118    
                         clock uncertainty           -0.135    26.983    
    SLICE_X8Y43          FDPE (Setup_fdpe_C_D)       -0.043    26.940    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         26.940    
                         arrival time                         -20.007    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.527ns (26.294%)  route 1.477ns (73.707%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.117ns = ( 27.117 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T20                                               0.000    18.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         0.471    18.471 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           1.477    19.947    usb_control/out_trigger1b
    SLICE_X21Y46         LUT4 (Prop_lut4_I3_O)        0.056    20.003 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    20.003    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X21Y46         FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638    27.117    Microroc_u1/Hold_Gen/Clk
    SLICE_X21Y46         FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000    27.117    
                         clock uncertainty           -0.135    26.982    
    SLICE_X21Y46         FDPE (Setup_fdpe_C_D)        0.014    26.996    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         26.996    
                         arrival time                         -20.003    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.023ns  (required time - arrival time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.497ns (25.291%)  route 1.467ns (74.709%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.109ns = ( 27.109 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    T18                                               0.000    18.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         0.441    18.441 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.467    19.908    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X16Y30         LUT6 (Prop_lut6_I5_O)        0.056    19.964 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000    19.964    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    27.109    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000    27.109    
                         clock uncertainty           -0.135    26.974    
    SLICE_X16Y30         FDPE (Setup_fdpe_C_D)        0.013    26.987    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.987    
                         arrival time                         -19.964    
  -------------------------------------------------------------------
                         slack                                  7.023    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 END_READOUT2
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.560ns (35.442%)  route 1.020ns (64.558%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 27.075 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W11                                               0.000    18.000 r  END_READOUT2 (IN)
                         net (fo=0)                   0.000    18.000    END_READOUT2
    W11                  IBUF (Prop_ibuf_I_O)         0.504    18.504 r  END_READOUT2_IBUF_inst/O
                         net (fo=1, routed)           1.020    19.524    usb_control/END_READOUT2_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.056    19.580 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    19.580    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.596    27.075    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000    27.075    
                         clock uncertainty           -0.135    26.940    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.014    26.954    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.954    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.529ns  (required time - arrival time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.507ns (34.692%)  route 0.955ns (65.307%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 27.113 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    W16                                               0.000    18.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    18.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         0.451    18.451 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           0.955    19.406    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.056    19.462 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000    19.462    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.634    27.113    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000    27.113    
                         clock uncertainty           -0.135    26.978    
    SLICE_X18Y34         FDPE (Setup_fdpe_C_D)        0.013    26.991    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         26.991    
                         arrival time                         -19.462    
  -------------------------------------------------------------------
                         slack                                  7.529    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.506ns (45.102%)  route 0.616ns (54.898%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            18.000ns
  Clock Path Skew:        2.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.073ns = ( 27.073 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 18.000    18.000    
    Y21                                               0.000    18.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    18.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         0.506    18.506 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.616    19.122    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X2Y69          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    25.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    25.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    25.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    26.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    26.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.594    27.073    Microroc_u1/AutoDAQ/Clk
    SLICE_X2Y69          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000    27.073    
                         clock uncertainty           -0.135    26.938    
    SLICE_X2Y69          FDPE (Setup_fdpe_C_D)       -0.035    26.903    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         26.903    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                  7.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (arrival time - required time)
  Source:                 CHIPSATB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.415ns (60.468%)  route 0.925ns (39.532%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y21                                               0.000    12.000 r  CHIPSATB (IN)
                         net (fo=0)                   0.000    12.000    CHIPSATB
    Y21                  IBUF (Prop_ibuf_I_O)         1.415    13.415 r  CHIPSATB_IBUF_inst/O
                         net (fo=1, routed)           0.925    14.340    Microroc_u1/AutoDAQ/CHIPSATB_IBUF
    SLICE_X2Y69          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.446     5.861    Microroc_u1/AutoDAQ/Clk
    SLICE_X2Y69          FDPE                                         r  Microroc_u1/AutoDAQ/Chipsatb_sync1_reg/C
                         clock pessimism              0.000     5.861    
                         clock uncertainty            0.135     5.997    
    SLICE_X2Y69          FDPE (Hold_fdpe_C_D)         0.195     6.192    Microroc_u1/AutoDAQ/Chipsatb_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.192    
                         arrival time                          14.340    
  -------------------------------------------------------------------
                         slack                                  8.148    

Slack (MET) :             8.300ns  (arrival time - required time)
  Source:                 EXT_TRIGB
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trig_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 1.442ns (57.459%)  route 1.068ns (42.541%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    P14                                               0.000    12.000 r  EXT_TRIGB (IN)
                         net (fo=0)                   0.000    12.000    EXT_TRIGB
    P14                  IBUF (Prop_ibuf_I_O)         1.358    13.358 r  EXT_TRIGB_IBUF_inst/O
                         net (fo=1, routed)           1.068    14.426    usb_control/EXT_TRIGB_IBUF
    SLICE_X14Y54         LUT6 (Prop_lut6_I0_O)        0.084    14.510 r  usb_control/trig_i_1/O
                         net (fo=1, routed)           0.000    14.510    Microroc_u1/Hold_Gen/Microroc_Trig_Coincid_reg[0]
    SLICE_X14Y54         FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.389     5.804    Microroc_u1/Hold_Gen/Clk
    SLICE_X14Y54         FDPE                                         r  Microroc_u1/Hold_Gen/trig_reg/C
                         clock pessimism              0.000     5.804    
                         clock uncertainty            0.135     5.940    
    SLICE_X14Y54         FDPE (Hold_fdpe_C_D)         0.271     6.211    Microroc_u1/Hold_Gen/trig_reg
  -------------------------------------------------------------------
                         required time                         -6.211    
                         arrival time                          14.510    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.377ns  (arrival time - required time)
  Source:                 END_READOUT1
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 1.514ns (58.265%)  route 1.084ns (41.735%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    AB21                                              0.000    12.000 r  END_READOUT1 (IN)
                         net (fo=0)                   0.000    12.000    END_READOUT1
    AB21                 IBUF (Prop_ibuf_I_O)         1.430    13.430 r  END_READOUT1_IBUF_inst/O
                         net (fo=1, routed)           1.084    14.514    usb_control/END_READOUT1_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.084    14.598 r  usb_control/End_Readout_sync1_i_1/O
                         net (fo=1, routed)           0.000    14.598    Microroc_u1/AutoDAQ/End_Readout
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.448     5.863    Microroc_u1/AutoDAQ/Clk
    SLICE_X0Y67          FDCE                                         r  Microroc_u1/AutoDAQ/End_Readout_sync1_reg/C
                         clock pessimism              0.000     5.863    
                         clock uncertainty            0.135     5.999    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.222     6.221    Microroc_u1/AutoDAQ/End_Readout_sync1_reg
  -------------------------------------------------------------------
                         required time                         -6.221    
                         arrival time                          14.598    
  -------------------------------------------------------------------
                         slack                                  8.377    

Slack (MET) :             8.512ns  (arrival time - required time)
  Source:                 OUT_TRIG2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.445ns (51.453%)  route 1.363ns (48.547%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W16                                               0.000    12.000 r  OUT_TRIG2B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG2B
    W16                  IBUF (Prop_ibuf_I_O)         1.361    13.361 r  OUT_TRIG2B_IBUF_inst/O
                         net (fo=3, routed)           1.363    14.724    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/out_trigger2b
    SLICE_X18Y34         LUT6 (Prop_lut6_I5_O)        0.084    14.808 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000    14.808    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.525     5.941    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism              0.000     5.941    
                         clock uncertainty            0.135     6.076    
    SLICE_X18Y34         FDPE (Hold_fdpe_C_D)         0.220     6.296    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.296    
                         arrival time                          14.808    
  -------------------------------------------------------------------
                         slack                                  8.512    

Slack (MET) :             8.718ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/Hold_Gen/trigger_and_1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 1.434ns (47.442%)  route 1.589ns (52.558%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T18                                               0.000    12.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350    13.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           1.589    14.939    usb_control/out_trigger0b
    SLICE_X21Y46         LUT4 (Prop_lut4_I1_O)        0.084    15.023 r  usb_control/trigger_and_1_i_1/O
                         net (fo=1, routed)           0.000    15.023    Microroc_u1/Hold_Gen/Microroc_Internal_or_External_raz_chn_reg
    SLICE_X21Y46         FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532     5.948    Microroc_u1/Hold_Gen/Clk
    SLICE_X21Y46         FDPE                                         r  Microroc_u1/Hold_Gen/trigger_and_1_reg/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.135     6.083    
    SLICE_X21Y46         FDPE (Hold_fdpe_C_D)         0.222     6.305    Microroc_u1/Hold_Gen/trigger_and_1_reg
  -------------------------------------------------------------------
                         required time                         -6.305    
                         arrival time                          15.023    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             9.118ns  (arrival time - required time)
  Source:                 TRANSMITON1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 1.489ns (43.771%)  route 1.913ns (56.229%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    V18                                               0.000    12.000 r  TRANSMITON1B (IN)
                         net (fo=0)                   0.000    12.000    TRANSMITON1B
    V18                  IBUF (Prop_ibuf_I_O)         1.405    13.405 r  TRANSMITON1B_IBUF_inst/O
                         net (fo=1, routed)           0.810    14.215    usb_control/TRANSMITON1B_IBUF
    SLICE_X0Y71          LUT3 (Prop_lut3_I0_O)        0.084    14.299 r  usb_control/TransmitOn_reg_i_1/O
                         net (fo=1, routed)           1.103    15.402    Microroc_u1/RAM_Read/TransmitOn
    SLICE_X8Y43          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532     5.948    Microroc_u1/RAM_Read/Clk
    SLICE_X8Y43          FDPE                                         r  Microroc_u1/RAM_Read/TransmitOn_reg_reg/C
                         clock pessimism              0.000     5.948    
                         clock uncertainty            0.135     6.083    
    SLICE_X8Y43          FDPE (Hold_fdpe_C_D)         0.201     6.284    Microroc_u1/RAM_Read/TransmitOn_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.284    
                         arrival time                          15.402    
  -------------------------------------------------------------------
                         slack                                  9.118    

Slack (MET) :             9.175ns  (arrival time - required time)
  Source:                 DOUT2B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/RAM_Read/Dout_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 1.497ns (47.008%)  route 1.688ns (52.992%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    W17                                               0.000    12.000 r  DOUT2B (IN)
                         net (fo=0)                   0.000    12.000    DOUT2B
    W17                  IBUF (Prop_ibuf_I_O)         1.400    13.400 r  DOUT2B_IBUF_inst/O
                         net (fo=2, routed)           0.851    14.251    usb_control/DOUT2B_IBUF
    SLICE_X0Y67          LUT3 (Prop_lut3_I2_O)        0.097    14.348 r  usb_control/Dout_reg_i_1/O
                         net (fo=1, routed)           0.837    15.185    Microroc_u1/RAM_Read/Dout
    SLICE_X10Y51         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.389     5.804    Microroc_u1/RAM_Read/Clk
    SLICE_X10Y51         FDPE                                         r  Microroc_u1/RAM_Read/Dout_reg_reg/C
                         clock pessimism              0.000     5.804    
                         clock uncertainty            0.135     5.940    
    SLICE_X10Y51         FDPE (Hold_fdpe_C_D)         0.070     6.010    Microroc_u1/RAM_Read/Dout_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.010    
                         arrival time                          15.185    
  -------------------------------------------------------------------
                         slack                                  9.175    

Slack (MET) :             9.295ns  (arrival time - required time)
  Source:                 OUT_TRIG0B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 1.434ns (39.978%)  route 2.153ns (60.022%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T18                                               0.000    12.000 r  OUT_TRIG0B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG0B
    T18                  IBUF (Prop_ibuf_I_O)         1.350    13.350 r  OUT_TRIG0B_IBUF_inst/O
                         net (fo=3, routed)           2.153    15.503    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_trigger0b
    SLICE_X16Y30         LUT6 (Prop_lut6_I5_O)        0.084    15.587 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000    15.587    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism              0.000     5.937    
                         clock uncertainty            0.135     6.072    
    SLICE_X16Y30         FDPE (Hold_fdpe_C_D)         0.220     6.292    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.292    
                         arrival time                          15.587    
  -------------------------------------------------------------------
                         slack                                  9.295    

Slack (MET) :             9.947ns  (arrival time - required time)
  Source:                 OUT_TRIG1B
                            (input port clocked by Clk_40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - Clk_40M rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.464ns (34.496%)  route 2.780ns (65.504%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        5.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_40M rise edge)    0.000     0.000 r  
                         input delay                 12.000    12.000    
    T20                                               0.000    12.000 r  OUT_TRIG1B (IN)
                         net (fo=0)                   0.000    12.000    OUT_TRIG1B
    T20                  IBUF (Prop_ibuf_I_O)         1.380    13.380 r  OUT_TRIG1B_IBUF_inst/O
                         net (fo=3, routed)           2.780    16.160    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_trigger1b
    SLICE_X16Y33         LUT6 (Prop_lut6_I5_O)        0.084    16.244 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000    16.244    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.524     5.940    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism              0.000     5.940    
                         clock uncertainty            0.135     6.075    
    SLICE_X16Y33         FDPE (Hold_fdpe_C_D)         0.222     6.297    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -6.297    
                         arrival time                          16.244    
  -------------------------------------------------------------------
                         slack                                  9.947    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       21.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.042ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.643ns (19.057%)  route 2.731ns (80.943%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.595ns = ( 30.595 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.691     8.074    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.105     8.179 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=17, routed)          0.481     8.660    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.105     8.765 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.559     9.324    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X29Y23         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.396    30.595    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X29Y23         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]/C
                         clock pessimism              0.132    30.727    
                         clock uncertainty           -0.194    30.533    
    SLICE_X29Y23         FDCE (Setup_fdce_C_CE)      -0.168    30.365    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.365    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 21.042    

Slack (MET) :             21.107ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.643ns (19.424%)  route 2.667ns (80.576%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.597ns = ( 30.597 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.516     7.899    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.105     8.004 f  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[15]_i_5/O
                         net (fo=17, routed)          0.271     8.275    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[15]_i_5_n_0
    SLICE_X26Y30         LUT5 (Prop_lut5_I3_O)        0.105     8.380 r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount[15]_i_1/O
                         net (fo=16, routed)          0.880     9.260    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount
    SLICE_X28Y28         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.398    30.597    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X28Y28         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]/C
                         clock pessimism              0.132    30.729    
                         clock uncertainty           -0.194    30.535    
    SLICE_X28Y28         FDCE (Setup_fdce_C_CE)      -0.168    30.367    Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount_reg[10]
  -------------------------------------------------------------------
                         required time                         30.367    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                 21.107    

Slack (MET) :             21.133ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.643ns (18.266%)  route 2.877ns (81.734%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 30.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.691     8.074    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.105     8.179 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=17, routed)          1.186     9.365    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.105     9.470 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.470    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[13]
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.394    30.593    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/C
                         clock pessimism              0.132    30.725    
                         clock uncertainty           -0.194    30.531    
    SLICE_X30Y25         FDCE (Setup_fdce_C_D)        0.072    30.603    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         30.603    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                 21.133    

Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.589ns (18.048%)  route 2.675ns (81.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.531     5.947    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.379     6.326 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.959     7.285    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.105     7.390 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           1.047     8.436    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X16Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.541 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1/O
                         net (fo=16, routed)          0.669     9.210    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1_n_0
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/C
                         clock pessimism              0.132    30.738    
                         clock uncertainty           -0.194    30.544    
    SLICE_X11Y30         FDCE (Setup_fdce_C_CE)      -0.168    30.376    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]
  -------------------------------------------------------------------
                         required time                         30.376    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.589ns (18.048%)  route 2.675ns (81.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.531     5.947    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.379     6.326 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.959     7.285    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.105     7.390 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           1.047     8.436    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X16Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.541 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1/O
                         net (fo=16, routed)          0.669     9.210    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1_n_0
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/C
                         clock pessimism              0.132    30.738    
                         clock uncertainty           -0.194    30.544    
    SLICE_X11Y30         FDCE (Setup_fdce_C_CE)      -0.168    30.376    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]
  -------------------------------------------------------------------
                         required time                         30.376    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.589ns (18.048%)  route 2.675ns (81.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.531     5.947    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.379     6.326 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.959     7.285    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.105     7.390 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           1.047     8.436    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X16Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.541 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1/O
                         net (fo=16, routed)          0.669     9.210    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1_n_0
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/C
                         clock pessimism              0.132    30.738    
                         clock uncertainty           -0.194    30.544    
    SLICE_X11Y30         FDCE (Setup_fdce_C_CE)      -0.168    30.376    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]
  -------------------------------------------------------------------
                         required time                         30.376    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.166ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 0.589ns (18.048%)  route 2.675ns (81.952%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.947ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.531     5.947    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.379     6.326 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.959     7.285    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.105     7.390 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           1.047     8.436    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X16Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.541 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1/O
                         net (fo=16, routed)          0.669     9.210    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER[0]_i_1__1_n_0
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/C
                         clock pessimism              0.132    30.738    
                         clock uncertainty           -0.194    30.544    
    SLICE_X11Y30         FDCE (Setup_fdce_C_CE)      -0.168    30.376    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]
  -------------------------------------------------------------------
                         required time                         30.376    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                 21.166    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.643ns (19.656%)  route 2.628ns (80.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 30.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.691     8.074    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.105     8.179 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=17, routed)          0.481     8.660    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.105     8.765 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.456     9.221    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.394    30.593    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]/C
                         clock pessimism              0.132    30.725    
                         clock uncertainty           -0.194    30.531    
    SLICE_X30Y25         FDCE (Setup_fdce_C_CE)      -0.136    30.395    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         30.395    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                 21.174    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.643ns (19.656%)  route 2.628ns (80.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 30.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.691     8.074    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.105     8.179 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=17, routed)          0.481     8.660    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.105     8.765 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.456     9.221    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.394    30.593    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]/C
                         clock pessimism              0.132    30.725    
                         clock uncertainty           -0.194    30.531    
    SLICE_X30Y25         FDCE (Setup_fdce_C_CE)      -0.136    30.395    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         30.395    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                 21.174    

Slack (MET) :             21.174ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.643ns (19.656%)  route 2.628ns (80.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.593ns = ( 30.593 - 25.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.433     6.383 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          1.691     8.074    Microroc_Control/Microroc_SCurveTest/SC_test_control/Microroc_Config_Done
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.105     8.179 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4/O
                         net (fo=17, routed)          0.481     8.660    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_4_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I4_O)        0.105     8.765 r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1/O
                         net (fo=16, routed)          0.456     9.221    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt[15]_i_1_n_0
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.394    30.593    Microroc_Control/Microroc_SCurveTest/SC_test_control/Clk
    SLICE_X30Y25         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]/C
                         clock pessimism              0.132    30.725    
                         clock uncertainty           -0.194    30.531    
    SLICE_X30Y25         FDCE (Setup_fdce_C_CE)      -0.136    30.395    Microroc_Control/Microroc_SCurveTest/SC_test_control/SC_Param_Load_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         30.395    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                 21.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.231ns (26.373%)  route 0.645ns (73.627%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.240     2.947    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X18Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.992 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1/O
                         net (fo=1, routed)           0.000     2.992    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_i_1__1_n_0
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.908     2.674    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X18Y34         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.442    
                         clock uncertainty            0.194     2.636    
    SLICE_X18Y34         FDPE (Hold_fdpe_C_D)         0.091     2.727    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.186ns (19.294%)  route 0.778ns (80.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.373     3.080    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X17Y31         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.905     2.671    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X17Y31         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.439    
                         clock uncertainty            0.194     2.633    
    SLICE_X17Y31         FDCE (Hold_fdce_C_D)         0.070     2.703    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.231ns (23.357%)  route 0.758ns (76.643%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.353     3.060    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CLK_EXT
    SLICE_X16Y33         LUT6 (Prop_lut6_I4_O)        0.045     3.105 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0/O
                         net (fo=1, routed)           0.000     3.105    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_i_1__0_n_0
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.907     2.673    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X16Y33         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.441    
                         clock uncertainty            0.194     2.635    
    SLICE_X16Y33         FDPE (Hold_fdpe_C_D)         0.092     2.727    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.727    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.231ns (20.956%)  route 0.871ns (79.044%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 f  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 f  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.466     3.174    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT
    SLICE_X16Y30         LUT6 (Prop_lut6_I4_O)        0.045     3.219 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1/O
                         net (fo=1, routed)           0.000     3.219    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_i_1_n_0
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.904     2.670    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X16Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg/C
                         clock pessimism             -0.231     2.438    
                         clock uncertainty            0.194     2.632    
    SLICE_X16Y30         FDPE (Hold_fdpe_C_D)         0.091     2.723    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/trigger_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.336%)  route 0.759ns (76.664%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.174     2.881    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.926 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1/O
                         net (fo=16, routed)          0.180     3.106    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X20Y32         FDCE (Hold_fdce_C_CE)       -0.039     2.595    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.336%)  route 0.759ns (76.664%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.174     2.881    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.926 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1/O
                         net (fo=16, routed)          0.180     3.106    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X20Y32         FDCE (Hold_fdce_C_CE)       -0.039     2.595    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.336%)  route 0.759ns (76.664%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.174     2.881    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.926 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1/O
                         net (fo=16, routed)          0.180     3.106    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X20Y32         FDCE (Hold_fdce_C_CE)       -0.039     2.595    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.336%)  route 0.759ns (76.664%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.637     2.116    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y40         FDCE (Prop_fdce_C_Q)         0.141     2.257 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.405     2.662    usb_control/Clk_1K_reg
    SLICE_X18Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.707 r  usb_control/SC_test_single_i_1/O
                         net (fo=7, routed)           0.174     2.881    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CLK_EXT
    SLICE_X18Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.926 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1/O
                         net (fo=16, routed)          0.180     3.106    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER[0]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.906     2.672    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/Clk
    SLICE_X20Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]/C
                         clock pessimism             -0.231     2.440    
                         clock uncertainty            0.194     2.634    
    SLICE_X20Y32         FDCE (Hold_fdce_C_CE)       -0.039     2.595    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger2/CPT_TRIGGER_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.595    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.254ns (22.676%)  route 0.866ns (77.324%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     2.283 r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.650     2.934    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.045     2.979 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_5/O
                         net (fo=2, routed)           0.216     3.194    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_5_n_0
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.045     3.239 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[4]_i_1/O
                         net (fo=1, routed)           0.000     3.239    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[4]_i_1_n_0
    SLICE_X27Y30         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.903     2.669    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X27Y30         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[4]/C
                         clock pessimism             -0.231     2.437    
                         clock uncertainty            0.194     2.631    
    SLICE_X27Y30         FDCE (Hold_fdce_C_D)         0.091     2.722    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.722    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             pll_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.254ns (22.635%)  route 0.868ns (77.365%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     2.283 f  Microroc_u1/SC_Readreg/BitShift/RunEnd_r_reg/Q
                         net (fo=12, routed)          0.650     2.934    Microroc_Control/SweepACQ/SweepACQ_Control/TP_OBUF[0]
    SLICE_X27Y29         LUT6 (Prop_lut6_I0_O)        0.045     2.979 f  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_5/O
                         net (fo=2, routed)           0.218     3.196    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_5_n_0
    SLICE_X27Y30         LUT6 (Prop_lut6_I4_O)        0.045     3.241 r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_1/O
                         net (fo=1, routed)           0.000     3.241    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State[5]_i_1_n_0
    SLICE_X27Y30         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.903     2.669    Microroc_Control/SweepACQ/SweepACQ_Control/Clk
    SLICE_X27Y30         FDCE                                         r  Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[5]/C
                         clock pessimism             -0.231     2.437    
                         clock uncertainty            0.194     2.631    
    SLICE_X27Y30         FDCE (Hold_fdce_C_D)         0.092     2.723    Microroc_Control/SweepACQ/SweepACQ_Control/FSM_onehot_State_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.518    





---------------------------------------------------------------------------------------------------
From Clock:  pll_40
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack       20.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.927ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.436ns  (logic 0.608ns (17.694%)  route 2.828ns (82.306%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.730   183.742    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124   183.866 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.518   184.384    Microroc_Control/Microroc_SCurveTest/p_1_in[0]
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X17Y42         FDCE (Setup_fdce_C_D)       -0.242   205.310    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.310    
                         arrival time                        -184.384    
  -------------------------------------------------------------------
                         slack                                 20.927    

Slack (MET) :             21.114ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.523ns  (logic 0.589ns (16.719%)  route 2.934ns (83.281%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.353   184.366    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105   184.471 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000   184.471    Microroc_Control/Microroc_SCurveTest/p_1_in[2]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.032   205.584    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.584    
                         arrival time                        -184.471    
  -------------------------------------------------------------------
                         slack                                 21.114    

Slack (MET) :             21.141ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.533ns  (logic 0.599ns (16.955%)  route 2.934ns (83.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.353   184.366    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.115   184.481 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[3]_i_1/O
                         net (fo=1, routed)           0.000   184.481    Microroc_Control/Microroc_SCurveTest/p_1_in[3]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.069   205.621    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.621    
                         arrival time                        -184.481    
  -------------------------------------------------------------------
                         slack                                 21.141    

Slack (MET) :             21.333ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.304ns  (logic 0.589ns (17.827%)  route 2.715ns (82.173%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.134   184.147    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.105   184.252 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000   184.252    Microroc_Control/Microroc_SCurveTest/p_1_in[8]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.032   205.584    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.584    
                         arrival time                        -184.252    
  -------------------------------------------------------------------
                         slack                                 21.333    

Slack (MET) :             21.367ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.307ns  (logic 0.592ns (17.901%)  route 2.715ns (82.099%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.134   184.147    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.108   184.255 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000   184.255    Microroc_Control/Microroc_SCurveTest/p_1_in[9]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.069   205.621    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        205.621    
                         arrival time                        -184.255    
  -------------------------------------------------------------------
                         slack                                 21.367    

Slack (MET) :             21.450ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.185ns  (logic 0.589ns (18.495%)  route 2.596ns (81.505%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.015   184.027    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.105   184.132 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000   184.132    Microroc_Control/Microroc_SCurveTest/p_1_in[6]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.030   205.582    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        205.582    
                         arrival time                        -184.132    
  -------------------------------------------------------------------
                         slack                                 21.450    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.199ns  (logic 0.603ns (18.852%)  route 2.596ns (81.148%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.015   184.027    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y43         LUT2 (Prop_lut2_I1_O)        0.119   184.146 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000   184.146    Microroc_Control/Microroc_SCurveTest/p_1_in[7]
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y43         FDCE (Setup_fdce_C_D)        0.069   205.621    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        205.621    
                         arrival time                        -184.146    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.587ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.050ns  (logic 0.589ns (19.311%)  route 2.461ns (80.689%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.880   183.893    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105   183.998 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   183.998    Microroc_Control/Microroc_SCurveTest/p_1_in[4]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.032   205.584    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.584    
                         arrival time                        -183.998    
  -------------------------------------------------------------------
                         slack                                 21.587    

Slack (MET) :             21.588ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.049ns  (logic 0.589ns (19.317%)  route 2.460ns (80.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.880   183.892    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.105   183.997 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   183.997    Microroc_Control/Microroc_SCurveTest/p_1_in[1]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.033   205.585    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.585    
                         arrival time                        -183.997    
  -------------------------------------------------------------------
                         slack                                 21.588    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_5 rise@200.000ns - pll_40 rise@175.000ns)
  Data Path Delay:        3.066ns  (logic 0.605ns (19.732%)  route 2.461ns (80.268%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.948ns = ( 180.948 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)   175.000   175.000 r  
    Y11                                               0.000   175.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   175.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479   176.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714   179.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   179.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.532   180.948    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.379   181.327 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          1.581   182.907    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105   183.012 f  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.880   183.893    Microroc_Control/Microroc_SCurveTest/Clk_1K0
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.121   184.014 r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000   184.014    Microroc_Control/Microroc_SCurveTest/p_1_in[5]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.132   205.746    
                         clock uncertainty           -0.194   205.552    
    SLICE_X16Y42         FDCE (Setup_fdce_C_D)        0.069   205.621    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.621    
                         arrival time                        -184.014    
  -------------------------------------------------------------------
                         slack                                 21.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.813%)  route 0.708ns (79.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    Microroc_u1/SC_Readreg/pulse_sync/Clk
    SLICE_X18Y45         FDCE                                         r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.141     2.258 r  Microroc_u1/SC_Readreg/pulse_sync/toggle_reg_reg/Q
                         net (fo=2, routed)           0.708     2.966    Microroc_u1/SC_Readreg/pulse_sync/toggle_reg
    SLICE_X18Y47         LUT2 (Prop_lut2_I0_O)        0.045     3.011 r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     3.011    Microroc_u1/SC_Readreg/pulse_sync/sync_reg[0]_i_1_n_0
    SLICE_X18Y47         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.915     2.681    Microroc_u1/SC_Readreg/pulse_sync/CLK
    SLICE_X18Y47         FDRE                                         r  Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]/C
                         clock pessimism             -0.231     2.449    
                         clock uncertainty            0.194     2.643    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.091     2.734    Microroc_u1/SC_Readreg/pulse_sync/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.186ns (18.625%)  route 0.813ns (81.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.813     3.071    Microroc_Control/Microroc_SCurveTest/TrigEffiOrCountEffi
    SLICE_X18Y40         LUT3 (Prop_lut3_I0_O)        0.045     3.116 r  Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     3.116    Microroc_Control/Microroc_SCurveTest/Clk_1K_i_1_n_0
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y40         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X18Y40         FDCE (Hold_fdce_C_D)         0.091     2.732    Microroc_Control/Microroc_SCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X17Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X17Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X16Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X16Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X16Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X16Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.186ns (18.740%)  route 0.807ns (81.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.281     3.110    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.913     2.679    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X16Y42         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.447    
                         clock uncertainty            0.194     2.641    
    SLICE_X16Y42         FDCE (Hold_fdce_C_CE)       -0.039     2.602    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.978%)  route 0.849ns (82.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.323     3.152    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X18Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.448    
                         clock uncertainty            0.194     2.642    
    SLICE_X18Y43         FDCE (Hold_fdce_C_CE)       -0.039     2.603    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 usb_control/TrigEffi_or_CountEffi_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             pll_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.978%)  route 0.849ns (82.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638     2.117    usb_control/Clk
    SLICE_X22Y45         FDPE                                         r  usb_control/TrigEffi_or_CountEffi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  usb_control/TrigEffi_or_CountEffi_reg/Q
                         net (fo=27, routed)          0.525     2.784    Clk_Gen/TrigEffiOrCountEffi
    SLICE_X18Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.829 r  Clk_Gen/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.323     3.152    Microroc_Control/Microroc_SCurveTest/TrigEffi_or_CountEffi_reg[0]
    SLICE_X18Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_Control/Microroc_SCurveTest/CLK
    SLICE_X18Y43         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.448    
                         clock uncertainty            0.194     2.642    
    SLICE_X18Y43         FDCE (Hold_fdce_C_CE)       -0.039     2.603    Microroc_Control/Microroc_SCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.549    





---------------------------------------------------------------------------------------------------
From Clock:  pll_5
  To Clock:  VIRTUAL_pll_5

Setup :            0  Failing Endpoints,  Worst Slack       86.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.827ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.670ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        7.232ns  (logic 4.164ns (57.581%)  route 3.068ns (42.419%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.534     5.950    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.398     6.348 r  Microroc_u1/SC_Readreg/BitShift/cnt_reg[1]/Q
                         net (fo=2, routed)           0.685     7.032    Microroc_u1/SC_Readreg/BitShift/sr_ck_temp
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.243     7.275 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.383     9.658    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.523    13.182 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000    13.182    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                 86.670    

Slack (MET) :             88.643ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Max at Slow Process Corner
  Requirement:            200.000ns  (VIRTUAL_pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 3.674ns (69.845%)  route 1.586ns (30.155%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           100.000ns
  Clock Path Skew:        -5.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 200.000 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y49          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.379     6.328 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           1.586     7.914    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.295    11.209 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000    11.209    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                    200.000   200.000 r  
                         ideal clock network latency
                                                      0.000   200.000    
                         clock pessimism              0.000   200.000    
                         clock uncertainty           -0.148   199.852    
                         output delay              -100.000    99.852    
  -------------------------------------------------------------------
                         required time                         99.852    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                 88.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.827ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_IN
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 1.391ns (74.976%)  route 0.464ns (25.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X9Y49          FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.141     2.260 r  Microroc_u1/SC_Readreg/BitShift/sr_in_r_reg/Q
                         net (fo=1, routed)           0.464     2.725    SR_IN_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.250     3.975 r  SR_IN_OBUF_inst/O
                         net (fo=0)                   0.000     3.975    SR_IN
    Y17                                                               r  SR_IN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  9.827    

Slack (MET) :             10.717ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            SR_CK
                            (output port clocked by VIRTUAL_pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             VIRTUAL_pll_5
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.582ns (57.618%)  route 1.164ns (42.382%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -2.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/BitShift/CLK
    SLICE_X10Y48         FDCE                                         r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.164     2.283 r  Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg/Q
                         net (fo=2, routed)           0.293     2.576    Microroc_u1/SC_Readreg/BitShift/sr_ck_en_reg_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.621 r  Microroc_u1/SC_Readreg/BitShift/SR_CK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.871     3.492    SR_CK_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.373     4.865 r  SR_CK_OBUF_inst/O
                         net (fo=0)                   0.000     4.865    SR_CK
    Y18                                                               r  SR_CK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_pll_5 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -6.000    -5.852    
  -------------------------------------------------------------------
                         required time                          5.852    
                         arrival time                           4.865    
  -------------------------------------------------------------------
                         slack                                 10.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_40
  To Clock:  pll_40

Setup :            0  Failing Endpoints,  Worst Slack       21.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.200ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.507ns (15.804%)  route 2.701ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.166     9.145    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y30         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]/C
                         clock pessimism              0.290    30.896    
                         clock uncertainty           -0.057    30.839    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.494    30.345    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[0]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 21.200    

Slack (MET) :             21.200ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.507ns (15.804%)  route 2.701ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.166     9.145    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y30         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]/C
                         clock pessimism              0.290    30.896    
                         clock uncertainty           -0.057    30.839    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.494    30.345    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[1]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 21.200    

Slack (MET) :             21.200ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.507ns (15.804%)  route 2.701ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.166     9.145    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y30         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]/C
                         clock pessimism              0.290    30.896    
                         clock uncertainty           -0.057    30.839    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.494    30.345    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[2]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 21.200    

Slack (MET) :             21.200ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.507ns (15.804%)  route 2.701ns (84.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 30.606 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         2.166     9.145    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y30         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.407    30.606    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]/C
                         clock pessimism              0.290    30.896    
                         clock uncertainty           -0.057    30.839    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.494    30.345    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[3]
  -------------------------------------------------------------------
                         required time                         30.345    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                 21.200    

Slack (MET) :             21.461ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.507ns (17.191%)  route 2.442ns (82.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.907     8.886    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y32         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[10]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 21.461    

Slack (MET) :             21.461ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.507ns (17.191%)  route 2.442ns (82.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.907     8.886    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y32         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[11]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 21.461    

Slack (MET) :             21.461ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.507ns (17.191%)  route 2.442ns (82.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.907     8.886    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y32         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[8]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 21.461    

Slack (MET) :             21.461ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.507ns (17.191%)  route 2.442ns (82.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.907     8.886    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg2_reg_0
    SLICE_X11Y32         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X11Y32         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CPT_TRIGGER_reg[9]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                 21.461    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[12]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.507ns (17.465%)  route 2.396ns (82.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.861     8.840    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_reset_n_reg
    SLICE_X15Y34         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X15Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[12]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[12]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 21.507    

Slack (MET) :             21.507ns  (required time - arrival time)
  Source:                 Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[13]/CLR
                            (recovery check against rising-edge clock pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (pll_40 rise@25.000ns - pll_40 rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.507ns (17.465%)  route 2.396ns (82.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.608ns = ( 30.608 - 25.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 rise edge)     0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.521     5.937    Microroc_Control/Microroc_SCurveTest/SC_test_single/Clk
    SLICE_X17Y30         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDCE (Prop_fdce_C_Q)         0.379     6.316 r  Microroc_Control/Microroc_SCurveTest/SC_test_single/out_reset_n_reg/Q
                         net (fo=6, routed)           0.535     6.850    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/out_reset_n_reg
    SLICE_X16Y30         LUT1 (Prop_lut1_I0_O)        0.128     6.978 f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=110, routed)         1.861     8.840    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/out_reset_n_reg
    SLICE_X15Y34         FDCE                                         f  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 rise edge)    25.000    25.000 r  
    Y11                                               0.000    25.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000    25.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412    26.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.633    29.122    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    29.199 r  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        1.409    30.608    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/Clk
    SLICE_X15Y34         FDCE                                         r  Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[13]/C
                         clock pessimism              0.290    30.898    
                         clock uncertainty           -0.057    30.841    
    SLICE_X15Y34         FDCE (Recov_fdce_C_CLR)     -0.494    30.347    Microroc_Control/Microroc_SCurveTest/SC_test_single/Trigger1/CPT_PULSE_reg[13]
  -------------------------------------------------------------------
                         required time                         30.347    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 21.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.030ns  (logic 0.232ns (22.514%)  route 0.798ns (77.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 15.940 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X26Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.133    14.742 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.267    15.009    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X26Y31         LUT2 (Prop_lut2_I1_O)        0.099    15.108 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.532    15.640    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X25Y30         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.649    15.940    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X25Y30         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.653    
    SLICE_X25Y30         FDPE (Remov_fdpe_C_PRE)     -0.095    15.558    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.558    
                         arrival time                          15.640    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.765ns  (logic 0.249ns (14.104%)  route 1.516ns (85.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 16.561 - 12.500 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 14.548 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.569    14.548    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y54         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.151    14.699 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.668    15.366    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.098    15.464 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.849    16.313    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y55         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          1.270    16.561    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X30Y55         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.287    16.274    
    SLICE_X30Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    16.203    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -16.203    
                         arrival time                          16.313    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.765ns  (logic 0.249ns (14.104%)  route 1.516ns (85.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 16.561 - 12.500 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 14.548 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.569    14.548    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y54         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.151    14.699 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.668    15.366    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.098    15.464 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.849    16.313    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y55         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          1.270    16.561    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X30Y55         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.287    16.274    
    SLICE_X30Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    16.203    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.203    
                         arrival time                          16.313    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.765ns  (logic 0.249ns (14.104%)  route 1.516ns (85.896%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 16.561 - 12.500 ) 
    Source Clock Delay      (SCD):    2.048ns = ( 14.548 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.569    14.548    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X30Y54         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.151    14.699 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.668    15.366    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X30Y54         LUT2 (Prop_lut2_I1_O)        0.098    15.464 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.849    16.313    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X30Y55         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          1.270    16.561    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X30Y55         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.287    16.274    
    SLICE_X30Y55         FDPE (Remov_fdpe_C_PRE)     -0.071    16.203    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -16.203    
                         arrival time                          16.313    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.837ns  (logic 0.133ns (15.892%)  route 0.704ns (84.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 15.769 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDPE (Prop_fdpe_C_Q)         0.133    14.742 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.704    15.446    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X16Y31         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.478    15.769    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/lopt
    SLICE_X16Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.287    15.482    
    SLICE_X16Y31         FDPE (Remov_fdpe_C_PRE)     -0.149    15.333    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        -15.333    
                         arrival time                          15.446    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.837ns  (logic 0.133ns (15.892%)  route 0.704ns (84.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 15.769 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDPE (Prop_fdpe_C_Q)         0.133    14.742 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.704    15.446    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X16Y31         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.478    15.769    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/lopt
    SLICE_X16Y31         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287    15.482    
    SLICE_X16Y31         FDPE (Remov_fdpe_C_PRE)     -0.149    15.333    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        -15.333    
                         arrival time                          15.446    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.130ns  (logic 0.231ns (20.451%)  route 0.899ns (79.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 16.003 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X26Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.133    14.742 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.452    15.194    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X26Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.292 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.446    15.739    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X25Y29         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.712    16.003    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X25Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.716    
    SLICE_X25Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    15.621    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.621    
                         arrival time                          15.739    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.130ns  (logic 0.231ns (20.451%)  route 0.899ns (79.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 16.003 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X26Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.133    14.742 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.452    15.194    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X26Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.292 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.446    15.739    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X25Y29         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.712    16.003    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X25Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.287    15.716    
    SLICE_X25Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    15.621    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -15.621    
                         arrival time                          15.739    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        1.130ns  (logic 0.231ns (20.451%)  route 0.899ns (79.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 16.003 - 12.500 ) 
    Source Clock Delay      (SCD):    2.109ns = ( 14.609 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.630    14.609    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X26Y31         FDRE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.133    14.742 r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.452    15.194    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X26Y31         LUT2 (Prop_lut2_I1_O)        0.098    15.292 f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.446    15.739    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X25Y29         FDPE                                         f  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.712    16.003    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X25Y29         FDPE                                         r  Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.287    15.716    
    SLICE_X25Y29         FDPE (Remov_fdpe_C_PRE)     -0.095    15.621    Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -15.621    
                         arrival time                          15.739    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by pll_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_40'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_40 fall@12.500ns - pll_40 fall@12.500ns)
  Data Path Delay:        0.808ns  (logic 0.191ns (23.626%)  route 0.617ns (76.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.052ns = ( 15.552 - 12.500 ) 
    Source Clock Delay      (SCD):    2.117ns = ( 14.617 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315    12.815 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.255    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.305 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648    13.953    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    13.979 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.638    14.617    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X15Y41         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDPE (Prop_fdpe_C_Q)         0.146    14.763 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.219    14.982    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X15Y40         LUT2 (Prop_lut2_I0_O)        0.045    15.027 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398    15.426    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X9Y34          FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_40 fall edge)    12.500    12.500 f  
    Y11                                               0.000    12.500 f  Clk_40M (IN)
                         net (fo=0)                   0.000    12.500    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504    13.004 f  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.484    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.537 f  Clk_Gen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.237    Clk_Gen/pll_40
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    14.266 f  Clk_Gen/BUFG_gclk/O
                         net (fo=2757, routed)        0.969    15.235    Clk
    SLICE_X9Y34          LUT1 (Prop_lut1_I0_O)        0.056    15.291 r  usbcmdfifo_16depth_i_3/O
                         net (fo=20, routed)          0.261    15.552    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt_1
    SLICE_X9Y34          FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.287    15.265    
    SLICE_X9Y34          FDPE (Remov_fdpe_C_PRE)     -0.095    15.170    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -15.170    
                         arrival time                          15.426    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_5
  To Clock:  pll_5

Setup :            0  Failing Endpoints,  Worst Slack      197.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.919ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.590ns (35.312%)  route 1.081ns (64.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 205.615 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.348     6.297 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.982    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.242     7.224 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     7.619    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.416   205.615    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.290   205.905    
                         clock uncertainty           -0.074   205.831    
    SLICE_X11Y46         FDPE (Recov_fdpe_C_PRE)     -0.292   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        205.539    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                197.919    

Slack (MET) :             197.919ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.590ns (35.312%)  route 1.081ns (64.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 205.615 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.348     6.297 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.982    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.242     7.224 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     7.619    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.416   205.615    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.290   205.905    
                         clock uncertainty           -0.074   205.831    
    SLICE_X11Y46         FDPE (Recov_fdpe_C_PRE)     -0.292   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        205.539    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                197.919    

Slack (MET) :             197.919ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.590ns (35.312%)  route 1.081ns (64.688%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 205.615 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X13Y46         FDRE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.348     6.297 r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.685     6.982    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X13Y46         LUT2 (Prop_lut2_I1_O)        0.242     7.224 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.396     7.619    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.416   205.615    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.290   205.905    
                         clock uncertainty           -0.074   205.831    
    SLICE_X11Y46         FDPE (Recov_fdpe_C_PRE)     -0.292   205.539    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        205.539    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                197.919    

Slack (MET) :             198.559ns  (required time - arrival time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (pll_5 rise@200.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.398ns (43.260%)  route 0.522ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 205.614 - 200.000 ) 
    Source Clock Delay      (SCD):    5.949ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.544    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.621 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.714     4.335    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.416 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.533     5.949    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.398     6.347 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.522     6.869    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)    200.000   200.000 r  
    Y11                                               0.000   200.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000   200.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         1.412   201.412 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.416    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.489 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.633   204.122    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077   204.199 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         1.415   205.614    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.307   205.921    
                         clock uncertainty           -0.074   205.847    
    SLICE_X14Y46         FDPE (Recov_fdpe_C_PRE)     -0.419   205.428    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        205.428    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                198.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.151%)  route 0.230ns (60.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.640     2.119    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.148     2.267 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.230     2.497    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.545     2.134    
    SLICE_X14Y46         FDPE (Remov_fdpe_C_PRE)     -0.124     2.010    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.808%)  route 0.359ns (63.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDPE (Prop_fdpe_C_Q)         0.164     2.282 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.189     2.471    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.516 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.170     2.686    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.524     2.155    
    SLICE_X11Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.808%)  route 0.359ns (63.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDPE (Prop_fdpe_C_Q)         0.164     2.282 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.189     2.471    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.516 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.170     2.686    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.524     2.155    
    SLICE_X11Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock pll_5  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_5 rise@0.000ns - pll_5 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.209ns (36.808%)  route 0.359ns (63.192%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.315     0.315 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.755    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.805 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.648     1.453    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.479 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.639     2.118    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDPE (Prop_fdpe_C_Q)         0.164     2.282 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.189     2.471    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X13Y46         LUT2 (Prop_lut2_I0_O)        0.045     2.516 f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.170     2.686    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X11Y46         FDPE                                         f  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock pll_5 rise edge)      0.000     0.000 r  
    Y11                                               0.000     0.000 r  Clk_40M (IN)
                         net (fo=0)                   0.000     0.000    Clk_40M
    Y11                  IBUF (Prop_ibuf_I_O)         0.504     0.504 r  Clk_40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.984    Clk_Gen/Clk_40M_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.037 r  Clk_Gen/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.737    Clk_Gen/pll_5
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.766 r  Clk_Gen/BUFG_Clk_5M/O
                         net (fo=109, routed)         0.914     2.680    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X11Y46         FDPE                                         r  Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.524     2.155    
    SLICE_X11Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     2.060    Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.626    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  usb_clkout
  To Clock:  usb_clkout

Setup :            0  Failing Endpoints,  Worst Slack       17.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.182ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.796ns  (logic 0.489ns (10.195%)  route 4.307ns (89.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 37.164 - 31.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 15.016 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.385    15.016    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDPE (Prop_fdpe_C_Q)         0.384    15.400 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           2.363    17.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.105    17.868 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.945    19.813    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.923    37.164    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.159    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X31Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    36.995    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                         -19.813    
  -------------------------------------------------------------------
                         slack                                 17.182    

Slack (MET) :             17.182ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.796ns  (logic 0.489ns (10.195%)  route 4.307ns (89.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 37.164 - 31.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 15.016 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.385    15.016    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDPE (Prop_fdpe_C_Q)         0.384    15.400 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           2.363    17.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.105    17.868 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.945    19.813    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.923    37.164    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.159    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X31Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    36.995    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                         -19.813    
  -------------------------------------------------------------------
                         slack                                 17.182    

Slack (MET) :             17.182ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        4.796ns  (logic 0.489ns (10.195%)  route 4.307ns (89.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 37.164 - 31.250 ) 
    Source Clock Delay      (SCD):    4.599ns = ( 15.016 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.385    15.016    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDPE (Prop_fdpe_C_Q)         0.384    15.400 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           2.363    17.763    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X32Y57         LUT2 (Prop_lut2_I0_O)        0.105    17.868 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.945    19.813    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.923    37.164    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.159    37.322    
                         clock uncertainty           -0.035    37.287    
    SLICE_X31Y57         FDPE (Recov_fdpe_C_PRE)     -0.292    36.995    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                         -19.813    
  -------------------------------------------------------------------
                         slack                                 17.182    

Slack (MET) :             18.189ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.565ns  (logic 0.489ns (13.717%)  route 3.076ns (86.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 37.087 - 31.250 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 15.165 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.533    15.165    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y39         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDPE (Prop_fdpe_C_Q)         0.384    15.549 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.568    17.116    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.105    17.221 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.508    18.729    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.846    37.087    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.159    37.246    
                         clock uncertainty           -0.035    37.210    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.292    36.918    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 18.189    

Slack (MET) :             18.189ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.565ns  (logic 0.489ns (13.717%)  route 3.076ns (86.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 37.087 - 31.250 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 15.165 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.533    15.165    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y39         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDPE (Prop_fdpe_C_Q)         0.384    15.549 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.568    17.116    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.105    17.221 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.508    18.729    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.846    37.087    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.159    37.246    
                         clock uncertainty           -0.035    37.210    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.292    36.918    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 18.189    

Slack (MET) :             18.189ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        3.565ns  (logic 0.489ns (13.717%)  route 3.076ns (86.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 37.087 - 31.250 ) 
    Source Clock Delay      (SCD):    4.748ns = ( 15.165 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.533    15.165    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y39         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDPE (Prop_fdpe_C_Q)         0.384    15.549 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           1.568    17.116    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.105    17.221 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.508    18.729    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.851    36.157    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.084    36.241 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.846    37.087    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.159    37.246    
                         clock uncertainty           -0.035    37.210    
    SLICE_X13Y36         FDPE (Recov_fdpe_C_PRE)     -0.292    36.918    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.918    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 18.189    

Slack (MET) :             19.606ns  (required time - arrival time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.739ns  (logic 0.353ns (47.760%)  route 0.386ns (52.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 35.721 - 31.250 ) 
    Source Clock Delay      (SCD):    4.749ns = ( 15.166 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.534    15.166    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y40         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDPE (Prop_fdpe_C_Q)         0.353    15.519 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.386    15.905    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y39         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.415    35.721    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y39         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.250    35.971    
                         clock uncertainty           -0.035    35.935    
    SLICE_X16Y39         FDPE (Recov_fdpe_C_PRE)     -0.425    35.510    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.510    
                         arrival time                         -15.905    
  -------------------------------------------------------------------
                         slack                                 19.606    

Slack (MET) :             19.611ns  (required time - arrival time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (usb_clkout fall@31.250ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.735ns  (logic 0.353ns (48.003%)  route 0.382ns (51.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.330ns = ( 35.580 - 31.250 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 15.015 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.384    15.015    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y58         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.353    15.368 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.382    15.751    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     31.250    31.250 f  
    H4                                                0.000    31.250 f  usb_clkout (IN)
                         net (fo=0)                   0.000    31.250    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         1.351    32.601 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           1.628    34.229    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.306 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.274    35.580    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism              0.243    35.822    
                         clock uncertainty           -0.035    35.787    
    SLICE_X33Y57         FDPE (Recov_fdpe_C_PRE)     -0.425    35.362    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         35.362    
                         arrival time                         -15.751    
  -------------------------------------------------------------------
                         slack                                 19.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.171ns  (logic 0.232ns (19.816%)  route 0.939ns (80.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 13.396 - 10.417 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.980 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.639    11.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y39         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.133    12.113 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.327    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.099    12.426 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.725    13.151    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.569    13.396    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.246    13.150    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    13.055    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.055    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.171ns  (logic 0.232ns (19.816%)  route 0.939ns (80.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 13.396 - 10.417 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.980 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.639    11.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y39         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.133    12.113 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.327    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.099    12.426 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.725    13.151    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.569    13.396    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.246    13.150    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    13.055    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.055    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.171ns  (logic 0.232ns (19.816%)  route 0.939ns (80.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 13.396 - 10.417 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.980 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.639    11.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X15Y39         FDRE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.133    12.113 r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214    12.327    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X15Y39         LUT2 (Prop_lut2_I1_O)        0.099    12.426 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.725    13.151    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X13Y36         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.569    13.396    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X13Y36         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.246    13.150    
    SLICE_X13Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    13.055    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.055    
                         arrival time                          13.151    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.481ns  (logic 0.232ns (15.667%)  route 1.249ns (84.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 13.447 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.570    11.910    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X32Y57         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.133    12.043 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.406    12.449    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.099    12.548 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.843    13.391    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.620    13.447    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.246    13.201    
    SLICE_X31Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    13.106    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.391    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.481ns  (logic 0.232ns (15.667%)  route 1.249ns (84.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 13.447 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.570    11.910    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X32Y57         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.133    12.043 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.406    12.449    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.099    12.548 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.843    13.391    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.620    13.447    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.246    13.201    
    SLICE_X31Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    13.106    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.391    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock usb_clkout'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        1.481ns  (logic 0.232ns (15.667%)  route 1.249ns (84.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns = ( 13.447 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.570    11.910    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X32Y57         FDRE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.133    12.043 r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.406    12.449    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.099    12.548 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.843    13.391    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X31Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         1.185    12.771    usb_ifclk_OBUF
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.056    12.827 r  usbcmdfifo_16depth_i_2/O
                         net (fo=10, routed)          0.620    13.447    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X31Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.246    13.201    
    SLICE_X31Y57         FDPE (Remov_fdpe_C_PRE)     -0.095    13.106    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -13.106    
                         arrival time                          13.391    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.307ns  (logic 0.133ns (43.269%)  route 0.174ns (56.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.427 - 10.417 ) 
    Source Clock Delay      (SCD):    1.493ns = ( 11.910 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.570    11.910    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y58         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDPE (Prop_fdpe_C_Q)         0.133    12.043 f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.174    12.218    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X33Y57         FDPE                                         f  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.841    12.427    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X33Y57         FDPE                                         r  usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501    11.926    
    SLICE_X33Y57         FDPE (Remov_fdpe_C_PRE)     -0.142    11.784    usb_control/usbcmdfifo_16depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.784    
                         arrival time                          12.218    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (falling edge-triggered cell FDPE clocked by usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock usb_clkout  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clkout fall@10.417ns - usb_clkout fall@10.417ns)
  Data Path Delay:        0.311ns  (logic 0.133ns (42.750%)  route 0.178ns (57.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 12.500 - 10.417 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.980 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.341 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.639    11.980    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y40         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDPE (Prop_fdpe_C_Q)         0.133    12.113 f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178    12.291    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X16Y39         FDPE                                         f  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock usb_clkout fall edge)
                                                     10.417    10.417 f  
    H4                                                0.000    10.417 f  usb_clkout (IN)
                         net (fo=0)                   0.000    10.417    usb_clkout
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  usb_clkout_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    Clk_Gen/usb_clkout_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.586 f  Clk_Gen/BUFG_IFCLK/O
                         net (fo=161, routed)         0.914    12.500    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X16Y39         FDPE                                         r  usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C  (IS_INVERTED)
                         clock pessimism             -0.505    11.995    
    SLICE_X16Y39         FDPE (Remov_fdpe_C_PRE)     -0.142    11.853    usb_data_fifo_8192depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                        -11.853    
                         arrival time                          12.291    
  -------------------------------------------------------------------
                         slack                                  0.438    





