[ActiveSupport TRCE]
; Setup Analysis
Fmax_0 = 162.707 MHz (50.000 MHz);
Fmax_1 = 177.054 MHz (150.000 MHz);
Fmax_2 = 67.737 MHz (100.000 MHz);
Fmax_3 = 192.827 MHz (50.000 MHz);
Fmax_4 = 177.557 MHz (50.000 MHz);
Fmax_5 = - (-);
Fmax_6 = - (-);
Fmax_7 = 314.268 MHz (100.000 MHz);
Fmax_8 = 350.877 MHz (300.000 MHz);
Fmax_9 = 200.000 MHz (50.000 MHz);
Fmax_10 = 350.877 MHz (100.000 MHz);
Fmax_11 = 200.000 MHz (50.000 MHz);
Fmax_12 = 400.000 MHz (300.000 MHz);
Fmax_13 = 400.000 MHz (300.000 MHz);
Fmax_14 = 52.938 MHz (50.000 MHz);
Maxdelay_15 = 2.494 ns (4.500 ns);
Maxdelay_16 = 1.889 ns (4.400 ns);
Maxdelay_17 = 340.136 MHz (222.222 MHz);
Maxdelay_18 = 333.333 MHz (222.222 MHz);
Maxdelay_19 = 2.323 ns (4.500 ns);
Maxdelay_20 = 2.484 ns (4.500 ns);
Maxdelay_21 = 2.326 ns (4.500 ns);
Maxdelay_22 = 2.353 ns (4.500 ns);
Maxdelay_23 = 1.052 ns (4.500 ns);
Other_24 = - (-);
Fmax_25 = 199.243 MHz (150.000 MHz);
Fmax_26 = 199.641 MHz (150.000 MHz);
Fmax_27 = 87.489 MHz (50.000 MHz);
Failed = 1 (Total 28);
Clock_ports = 7;
Clock_nets = 25;
; Hold Analysis
Fmax_0 = 0.270 ns (0.000 ns);
Fmax_1 = 0.171 ns (0.000 ns);
Fmax_2 = 0.131 ns (0.000 ns);
Fmax_3 = 0.171 ns (0.000 ns);
Fmax_4 = 0.171 ns (0.000 ns);
Fmax_5 = - (-);
Fmax_6 = - (-);
Fmax_7 = 0.171 ns (0.000 ns);
Fmax_8 = - (-);
Fmax_9 = - (-);
Fmax_10 = - (-);
Fmax_11 = - (-);
Fmax_12 = - (-);
Fmax_13 = - (-);
Fmax_14 = 0.170 ns (0.000 ns);
Maxdelay_15 = 0.488 ns (0.000 ns);
Maxdelay_16 = 0.795 ns (0.000 ns);
Fmax_17 = 0.174 ns (0.000 ns);
Fmax_18 = 0.170 ns (0.000 ns);
Fmax_19 = 0.170 ns (0.000 ns);
Other_20 = - (-);
Failed = 0 (Total 21);
Clock_ports = 7;
Clock_nets = 25;
