verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../DFT_v.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DFT_v.gen/sources_1/bd/design_1/ipshared/f42d/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_4/sim/design_1_processing_system7_0_4.v" \
"../../../bd/design_1/ip/design_1_xbar_2_1/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"/mnt/c/Xilinx/Projects/DFT_v/DFT_v.gen/sources_1/bd/design_1/ip/design_1_dft_0_4/design_1_dft_0_4_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0_1/design_1_auto_pc_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1_1/design_1_auto_pc_1_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_us_2_1/design_1_auto_us_2_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_us_3_1/design_1_auto_us_3_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2_1/design_1_auto_pc_2_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
