Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Wed Sep 20 17:39:45 2023


Cell Usage:
GTP_DFF_C                    28 uses
GTP_DFF_CE                   99 uses
GTP_DFF_P                     3 uses
GTP_DFF_PE                    2 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     27 uses
GTP_LUT3                     15 uses
GTP_LUT4                     13 uses
GTP_LUT5                     58 uses
GTP_LUT5CARRY                60 uses
GTP_LUT5M                    21 uses
GTP_MUX2LUT6                  3 uses
GTP_ROM32X1                   2 uses

I/O ports: 5
GTP_INBUF                   2 uses
GTP_IOBUF                   1 use
GTP_OUTBUF                  2 uses

Mapping Summary:
Total LUTs: 200 of 22560 (0.89%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 200
Total Registers: 132 of 33840 (0.39%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 5 of 226 (2.21%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 10       | 0                 10
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 2        | 0                 2
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 1        | 0                 1
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 25
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                31
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                101
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_e2prom_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_e2prom           | 200     | 132     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 5      | 0           | 0           | 0            | 0        | 60            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_e2prom_rw        | 68      | 45      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_i2c_dri          | 103     | 68      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 6             | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rw_result_led    | 29      | 19      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared          6           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    500.2501 MHz        20.0000         1.9990         18.001
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.001       0.000              0              6
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.184       0.000              0              6
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0              6
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/dri_clk/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N555_5/I0 (GTP_LUT5)
                                   td                    0.312       5.749 f       u_i2c_dri/N555_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.213         u_i2c_dri/N555   
                                                                                   u_i2c_dri/dri_clk_ce_mux/I1 (GTP_LUT2)
                                   td                    0.185       6.398 r       u_i2c_dri/dri_clk_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.398         u_i2c_dri/_N485  
                                                                           r       u_i2c_dri/dri_clk/D (GTP_DFF_C)

 Data arrival time                                                   6.398         Logic Levels: 2  
                                                                                   Logic: 0.826ns(41.654%), Route: 1.157ns(58.346%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204      24.415         nt_sys_clk       
                                                                           r       u_i2c_dri/dri_clk/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N780[0]/I0 (GTP_LUT5)
                                   td                    0.312       5.749 f       u_i2c_dri/N780[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.749         u_i2c_dri/N780 [0]
                                                                           f       u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.749         Logic Levels: 1  
                                                                                   Logic: 0.641ns(48.051%), Route: 0.693ns(51.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204      24.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[3]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.437         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N780[1]/I0 (GTP_LUT5)
                                   td                    0.312       5.749 f       u_i2c_dri/N780[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.749         u_i2c_dri/N780 [3]
                                                                           f       u_i2c_dri/clk_cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.749         Logic Levels: 1  
                                                                                   Logic: 0.641ns(48.051%), Route: 0.693ns(51.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204      24.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_i2c_dri/clk_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=6)        0.693       5.431         u_i2c_dri/clk_cnt [0]
                                                                                   u_i2c_dri/N9_sum1/I0 (GTP_LUT2)
                                   td                    0.215       5.646 f       u_i2c_dri/N9_sum1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.646         u_i2c_dri/N9 [1] 
                                                                           f       u_i2c_dri/clk_cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.646         Logic Levels: 1  
                                                                                   Logic: 0.538ns(43.704%), Route: 0.693ns(56.296%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.646                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.184                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[2]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_i2c_dri/clk_cnt[2]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.408         u_i2c_dri/clk_cnt [2]
                                                                                   u_i2c_dri/N9_sum2/I2 (GTP_LUT3)
                                   td                    0.246       5.654 f       u_i2c_dri/N9_sum2/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       5.654         u_i2c_dri/N9 [2] 
                                                                           f       u_i2c_dri/clk_cnt[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.654         Logic Levels: 1  
                                                                                   Logic: 0.569ns(45.924%), Route: 0.670ns(54.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.654                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)
Endpoint    : u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_i2c_dri/clk_cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641       5.379         u_i2c_dri/clk_cnt [3]
                                                                                   u_i2c_dri/N780[0]/I3 (GTP_LUT5)
                                   td                    0.324       5.703 f       u_i2c_dri/N780[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.703         u_i2c_dri/N780 [0]
                                                                           f       u_i2c_dri/clk_cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.703         Logic Levels: 1  
                                                                                   Logic: 0.647ns(50.233%), Route: 0.641ns(49.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        3.204       4.415         nt_sys_clk       
                                                                           r       u_i2c_dri/clk_cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.241                          
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.312 r       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.882         u_e2prom_rw/N0   
                                                                           r       u_i2c_dri/clk_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.882         Logic Levels: 2  
                                                                                   Logic: 1.312ns(45.524%), Route: 1.570ns(54.476%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.312 r       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.882         u_e2prom_rw/N0   
                                                                           r       u_i2c_dri/clk_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.882         Logic Levels: 2  
                                                                                   Logic: 1.312ns(45.524%), Route: 1.570ns(54.476%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.312 r       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.882         u_e2prom_rw/N0   
                                                                           r       u_i2c_dri/clk_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.882         Logic Levels: 2  
                                                                                   Logic: 1.312ns(45.524%), Route: 1.570ns(54.476%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.781         u_e2prom_rw/N0   
                                                                           f       u_i2c_dri/clk_cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.781         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.545%), Route: 1.570ns(56.455%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[1]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.781         u_e2prom_rw/N0   
                                                                           f       u_i2c_dri/clk_cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.781         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.545%), Route: 1.570ns(56.455%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_i2c_dri/clk_cnt[2]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   u_e2prom_rw/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_e2prom_rw/N0/Z (GTP_INV)
                                   net (fanout=132)      1.570       2.781         u_e2prom_rw/N0   
                                                                           f       u_i2c_dri/clk_cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.781         Logic Levels: 2  
                                                                                   Logic: 1.211ns(43.545%), Route: 1.570ns(56.455%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           u_i2c_dri/clk_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          u_i2c_dri/clk_cnt[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------+
| Type       | File Name                                                                 
+-----------------------------------------------------------------------------------------+
| Input      | D:/ywd/dmdps1/23_top_e2prom/prj/compile/top_e2prom_comp.adf               
|            | D:/ywd/dmdps1/23_top_e2prom/prj/top_e2prom.fdc                            
| Output     | D:/ywd/dmdps1/23_top_e2prom/prj/synthesize/top_e2prom_syn.adf             
|            | D:/ywd/dmdps1/23_top_e2prom/prj/synthesize/top_e2prom_syn.vm              
|            | D:/ywd/dmdps1/23_top_e2prom/prj/synthesize/top_e2prom_controlsets.txt     
|            | D:/ywd/dmdps1/23_top_e2prom/prj/synthesize/snr.db                         
|            | D:/ywd/dmdps1/23_top_e2prom/prj/synthesize/top_e2prom.snr                 
+-----------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 244 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:6s
