
SPI_example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a50  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08004be0  08004be0  00014be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004cdc  08004cdc  00014cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004ce4  08004ce4  00014ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004ce8  08004ce8  00014ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08004cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          00003e1c  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20003e90  20003e90  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001293d  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002745  00000000  00000000  000329e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c40  00000000  00000000  00035128  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b38  00000000  00000000  00035d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00005ba3  00000000  00000000  000368a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004085  00000000  00000000  0003c443  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000404c8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000038f4  00000000  00000000  00040544  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  00043e38  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  00043ebc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004bc8 	.word	0x08004bc8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004bc8 	.word	0x08004bc8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000584:	4a0e      	ldr	r2, [pc, #56]	; (80005c0 <HAL_Init+0x40>)
 8000586:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_Init+0x40>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800058e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000590:	4a0b      	ldr	r2, [pc, #44]	; (80005c0 <HAL_Init+0x40>)
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <HAL_Init+0x40>)
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800059c:	4a08      	ldr	r2, [pc, #32]	; (80005c0 <HAL_Init+0x40>)
 800059e:	4b08      	ldr	r3, [pc, #32]	; (80005c0 <HAL_Init+0x40>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f90b 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ae:	200f      	movs	r0, #15
 80005b0:	f000 f808 	bl	80005c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b4:	f003 fa64 	bl	8003a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b8:	2300      	movs	r3, #0
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	40023c00 	.word	0x40023c00

080005c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005cc:	4b12      	ldr	r3, [pc, #72]	; (8000618 <HAL_InitTick+0x54>)
 80005ce:	681a      	ldr	r2, [r3, #0]
 80005d0:	4b12      	ldr	r3, [pc, #72]	; (800061c <HAL_InitTick+0x58>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	4619      	mov	r1, r3
 80005d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005da:	fbb3 f3f1 	udiv	r3, r3, r1
 80005de:	fbb2 f3f3 	udiv	r3, r2, r3
 80005e2:	4618      	mov	r0, r3
 80005e4:	f000 f915 	bl	8000812 <HAL_SYSTICK_Config>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005ee:	2301      	movs	r3, #1
 80005f0:	e00e      	b.n	8000610 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2b0f      	cmp	r3, #15
 80005f6:	d80a      	bhi.n	800060e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f8:	2200      	movs	r2, #0
 80005fa:	6879      	ldr	r1, [r7, #4]
 80005fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000600:	f000 f8eb 	bl	80007da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000604:	4a06      	ldr	r2, [pc, #24]	; (8000620 <HAL_InitTick+0x5c>)
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800060a:	2300      	movs	r3, #0
 800060c:	e000      	b.n	8000610 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800060e:	2301      	movs	r3, #1
}
 8000610:	4618      	mov	r0, r3
 8000612:	3708      	adds	r7, #8
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}
 8000618:	2000000c 	.word	0x2000000c
 800061c:	20000004 	.word	0x20000004
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000628:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x20>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	461a      	mov	r2, r3
 800062e:	4b06      	ldr	r3, [pc, #24]	; (8000648 <HAL_IncTick+0x24>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4413      	add	r3, r2
 8000634:	4a04      	ldr	r2, [pc, #16]	; (8000648 <HAL_IncTick+0x24>)
 8000636:	6013      	str	r3, [r2, #0]
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20000004 	.word	0x20000004
 8000648:	20003de8 	.word	0x20003de8

0800064c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  return uwTick;
 8000650:	4b03      	ldr	r3, [pc, #12]	; (8000660 <HAL_GetTick+0x14>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	4618      	mov	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20003de8 	.word	0x20003de8

08000664 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000664:	b480      	push	{r7}
 8000666:	b085      	sub	sp, #20
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f003 0307 	and.w	r3, r3, #7
 8000672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000674:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <NVIC_SetPriorityGrouping+0x44>)
 8000676:	68db      	ldr	r3, [r3, #12]
 8000678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800067a:	68ba      	ldr	r2, [r7, #8]
 800067c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000680:	4013      	ands	r3, r2
 8000682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000688:	68bb      	ldr	r3, [r7, #8]
 800068a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800068c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000696:	4a04      	ldr	r2, [pc, #16]	; (80006a8 <NVIC_SetPriorityGrouping+0x44>)
 8000698:	68bb      	ldr	r3, [r7, #8]
 800069a:	60d3      	str	r3, [r2, #12]
}
 800069c:	bf00      	nop
 800069e:	3714      	adds	r7, #20
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b0:	4b04      	ldr	r3, [pc, #16]	; (80006c4 <NVIC_GetPriorityGrouping+0x18>)
 80006b2:	68db      	ldr	r3, [r3, #12]
 80006b4:	0a1b      	lsrs	r3, r3, #8
 80006b6:	f003 0307 	and.w	r3, r3, #7
}
 80006ba:	4618      	mov	r0, r3
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00

080006c8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	4603      	mov	r3, r0
 80006d0:	6039      	str	r1, [r7, #0]
 80006d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	da0b      	bge.n	80006f4 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006dc:	490d      	ldr	r1, [pc, #52]	; (8000714 <NVIC_SetPriority+0x4c>)
 80006de:	79fb      	ldrb	r3, [r7, #7]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	3b04      	subs	r3, #4
 80006e6:	683a      	ldr	r2, [r7, #0]
 80006e8:	b2d2      	uxtb	r2, r2
 80006ea:	0112      	lsls	r2, r2, #4
 80006ec:	b2d2      	uxtb	r2, r2
 80006ee:	440b      	add	r3, r1
 80006f0:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006f2:	e009      	b.n	8000708 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	4908      	ldr	r1, [pc, #32]	; (8000718 <NVIC_SetPriority+0x50>)
 80006f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fa:	683a      	ldr	r2, [r7, #0]
 80006fc:	b2d2      	uxtb	r2, r2
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	440b      	add	r3, r1
 8000704:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000708:	bf00      	nop
 800070a:	370c      	adds	r7, #12
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	e000ed00 	.word	0xe000ed00
 8000718:	e000e100 	.word	0xe000e100

0800071c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800071c:	b480      	push	{r7}
 800071e:	b089      	sub	sp, #36	; 0x24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000730:	69fb      	ldr	r3, [r7, #28]
 8000732:	f1c3 0307 	rsb	r3, r3, #7
 8000736:	2b04      	cmp	r3, #4
 8000738:	bf28      	it	cs
 800073a:	2304      	movcs	r3, #4
 800073c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800073e:	69fb      	ldr	r3, [r7, #28]
 8000740:	3304      	adds	r3, #4
 8000742:	2b06      	cmp	r3, #6
 8000744:	d902      	bls.n	800074c <NVIC_EncodePriority+0x30>
 8000746:	69fb      	ldr	r3, [r7, #28]
 8000748:	3b03      	subs	r3, #3
 800074a:	e000      	b.n	800074e <NVIC_EncodePriority+0x32>
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000750:	2201      	movs	r2, #1
 8000752:	69bb      	ldr	r3, [r7, #24]
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
 8000758:	1e5a      	subs	r2, r3, #1
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	401a      	ands	r2, r3
 800075e:	697b      	ldr	r3, [r7, #20]
 8000760:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000762:	2101      	movs	r1, #1
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	fa01 f303 	lsl.w	r3, r1, r3
 800076a:	1e59      	subs	r1, r3, #1
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000770:	4313      	orrs	r3, r2
         );
}
 8000772:	4618      	mov	r0, r3
 8000774:	3724      	adds	r7, #36	; 0x24
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
	...

08000780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	3b01      	subs	r3, #1
 800078c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000790:	d301      	bcc.n	8000796 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000792:	2301      	movs	r3, #1
 8000794:	e00f      	b.n	80007b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <SysTick_Config+0x40>)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	3b01      	subs	r3, #1
 800079c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800079e:	210f      	movs	r1, #15
 80007a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007a4:	f7ff ff90 	bl	80006c8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <SysTick_Config+0x40>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007ae:	4b04      	ldr	r3, [pc, #16]	; (80007c0 <SysTick_Config+0x40>)
 80007b0:	2207      	movs	r2, #7
 80007b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007b4:	2300      	movs	r3, #0
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3708      	adds	r7, #8
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	e000e010 	.word	0xe000e010

080007c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff ff49 	bl	8000664 <NVIC_SetPriorityGrouping>
}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}

080007da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80007da:	b580      	push	{r7, lr}
 80007dc:	b086      	sub	sp, #24
 80007de:	af00      	add	r7, sp, #0
 80007e0:	4603      	mov	r3, r0
 80007e2:	60b9      	str	r1, [r7, #8]
 80007e4:	607a      	str	r2, [r7, #4]
 80007e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80007ec:	f7ff ff5e 	bl	80006ac <NVIC_GetPriorityGrouping>
 80007f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007f2:	687a      	ldr	r2, [r7, #4]
 80007f4:	68b9      	ldr	r1, [r7, #8]
 80007f6:	6978      	ldr	r0, [r7, #20]
 80007f8:	f7ff ff90 	bl	800071c <NVIC_EncodePriority>
 80007fc:	4602      	mov	r2, r0
 80007fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000802:	4611      	mov	r1, r2
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff5f 	bl	80006c8 <NVIC_SetPriority>
}
 800080a:	bf00      	nop
 800080c:	3718      	adds	r7, #24
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000812:	b580      	push	{r7, lr}
 8000814:	b082      	sub	sp, #8
 8000816:	af00      	add	r7, sp, #0
 8000818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff ffb0 	bl	8000780 <SysTick_Config>
 8000820:	4603      	mov	r3, r0
}
 8000822:	4618      	mov	r0, r3
 8000824:	3708      	adds	r7, #8
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2b04      	cmp	r3, #4
 8000838:	d106      	bne.n	8000848 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800083a:	4a09      	ldr	r2, [pc, #36]	; (8000860 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800083c:	4b08      	ldr	r3, [pc, #32]	; (8000860 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000846:	e005      	b.n	8000854 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000848:	4a05      	ldr	r2, [pc, #20]	; (8000860 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800084a:	4b05      	ldr	r3, [pc, #20]	; (8000860 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	f023 0304 	bic.w	r3, r3, #4
 8000852:	6013      	str	r3, [r2, #0]
}
 8000854:	bf00      	nop
 8000856:	370c      	adds	r7, #12
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr
 8000860:	e000e010 	.word	0xe000e010

08000864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
 800086c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000876:	2300      	movs	r3, #0
 8000878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800087a:	2300      	movs	r3, #0
 800087c:	61fb      	str	r3, [r7, #28]
 800087e:	e16b      	b.n	8000b58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000880:	2201      	movs	r2, #1
 8000882:	69fb      	ldr	r3, [r7, #28]
 8000884:	fa02 f303 	lsl.w	r3, r2, r3
 8000888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	681a      	ldr	r2, [r3, #0]
 800088e:	697b      	ldr	r3, [r7, #20]
 8000890:	4013      	ands	r3, r2
 8000892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000894:	693a      	ldr	r2, [r7, #16]
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	429a      	cmp	r2, r3
 800089a:	f040 815a 	bne.w	8000b52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	685b      	ldr	r3, [r3, #4]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d003      	beq.n	80008ae <HAL_GPIO_Init+0x4a>
 80008a6:	683b      	ldr	r3, [r7, #0]
 80008a8:	685b      	ldr	r3, [r3, #4]
 80008aa:	2b12      	cmp	r3, #18
 80008ac:	d123      	bne.n	80008f6 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80008ae:	69fb      	ldr	r3, [r7, #28]
 80008b0:	08da      	lsrs	r2, r3, #3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	3208      	adds	r2, #8
 80008b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80008bc:	69fb      	ldr	r3, [r7, #28]
 80008be:	f003 0307 	and.w	r3, r3, #7
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	220f      	movs	r2, #15
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	43db      	mvns	r3, r3
 80008cc:	69ba      	ldr	r2, [r7, #24]
 80008ce:	4013      	ands	r3, r2
 80008d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	691a      	ldr	r2, [r3, #16]
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	f003 0307 	and.w	r3, r3, #7
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	fa02 f303 	lsl.w	r3, r2, r3
 80008e2:	69ba      	ldr	r2, [r7, #24]
 80008e4:	4313      	orrs	r3, r2
 80008e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	08da      	lsrs	r2, r3, #3
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3208      	adds	r2, #8
 80008f0:	69b9      	ldr	r1, [r7, #24]
 80008f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80008fc:	69fb      	ldr	r3, [r7, #28]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	2203      	movs	r2, #3
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	43db      	mvns	r3, r3
 8000908:	69ba      	ldr	r2, [r7, #24]
 800090a:	4013      	ands	r3, r2
 800090c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f003 0203 	and.w	r2, r3, #3
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	69ba      	ldr	r2, [r7, #24]
 8000920:	4313      	orrs	r3, r2
 8000922:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	69ba      	ldr	r2, [r7, #24]
 8000928:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800092a:	683b      	ldr	r3, [r7, #0]
 800092c:	685b      	ldr	r3, [r3, #4]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d00b      	beq.n	800094a <HAL_GPIO_Init+0xe6>
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	685b      	ldr	r3, [r3, #4]
 8000936:	2b02      	cmp	r3, #2
 8000938:	d007      	beq.n	800094a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800093e:	2b11      	cmp	r3, #17
 8000940:	d003      	beq.n	800094a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	2b12      	cmp	r3, #18
 8000948:	d130      	bne.n	80009ac <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	689b      	ldr	r3, [r3, #8]
 800094e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	005b      	lsls	r3, r3, #1
 8000954:	2203      	movs	r2, #3
 8000956:	fa02 f303 	lsl.w	r3, r2, r3
 800095a:	43db      	mvns	r3, r3
 800095c:	69ba      	ldr	r2, [r7, #24]
 800095e:	4013      	ands	r3, r2
 8000960:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	68da      	ldr	r2, [r3, #12]
 8000966:	69fb      	ldr	r3, [r7, #28]
 8000968:	005b      	lsls	r3, r3, #1
 800096a:	fa02 f303 	lsl.w	r3, r2, r3
 800096e:	69ba      	ldr	r2, [r7, #24]
 8000970:	4313      	orrs	r3, r2
 8000972:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	69ba      	ldr	r2, [r7, #24]
 8000978:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000980:	2201      	movs	r2, #1
 8000982:	69fb      	ldr	r3, [r7, #28]
 8000984:	fa02 f303 	lsl.w	r3, r2, r3
 8000988:	43db      	mvns	r3, r3
 800098a:	69ba      	ldr	r2, [r7, #24]
 800098c:	4013      	ands	r3, r2
 800098e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	091b      	lsrs	r3, r3, #4
 8000996:	f003 0201 	and.w	r2, r3, #1
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	fa02 f303 	lsl.w	r3, r2, r3
 80009a0:	69ba      	ldr	r2, [r7, #24]
 80009a2:	4313      	orrs	r3, r2
 80009a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	69ba      	ldr	r2, [r7, #24]
 80009aa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	68db      	ldr	r3, [r3, #12]
 80009b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	005b      	lsls	r3, r3, #1
 80009b6:	2203      	movs	r2, #3
 80009b8:	fa02 f303 	lsl.w	r3, r2, r3
 80009bc:	43db      	mvns	r3, r3
 80009be:	69ba      	ldr	r2, [r7, #24]
 80009c0:	4013      	ands	r3, r2
 80009c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	689a      	ldr	r2, [r3, #8]
 80009c8:	69fb      	ldr	r3, [r7, #28]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	fa02 f303 	lsl.w	r3, r2, r3
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	f000 80b4 	beq.w	8000b52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4a5f      	ldr	r2, [pc, #380]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009f0:	4b5e      	ldr	r3, [pc, #376]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009f8:	6453      	str	r3, [r2, #68]	; 0x44
 80009fa:	4b5c      	ldr	r3, [pc, #368]	; (8000b6c <HAL_GPIO_Init+0x308>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a06:	4a5a      	ldr	r2, [pc, #360]	; (8000b70 <HAL_GPIO_Init+0x30c>)
 8000a08:	69fb      	ldr	r3, [r7, #28]
 8000a0a:	089b      	lsrs	r3, r3, #2
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	f003 0303 	and.w	r3, r3, #3
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	220f      	movs	r2, #15
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43db      	mvns	r3, r3
 8000a24:	69ba      	ldr	r2, [r7, #24]
 8000a26:	4013      	ands	r3, r2
 8000a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	4a51      	ldr	r2, [pc, #324]	; (8000b74 <HAL_GPIO_Init+0x310>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d02b      	beq.n	8000a8a <HAL_GPIO_Init+0x226>
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	4a50      	ldr	r2, [pc, #320]	; (8000b78 <HAL_GPIO_Init+0x314>)
 8000a36:	4293      	cmp	r3, r2
 8000a38:	d025      	beq.n	8000a86 <HAL_GPIO_Init+0x222>
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4a4f      	ldr	r2, [pc, #316]	; (8000b7c <HAL_GPIO_Init+0x318>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d01f      	beq.n	8000a82 <HAL_GPIO_Init+0x21e>
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	4a4e      	ldr	r2, [pc, #312]	; (8000b80 <HAL_GPIO_Init+0x31c>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d019      	beq.n	8000a7e <HAL_GPIO_Init+0x21a>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a4d      	ldr	r2, [pc, #308]	; (8000b84 <HAL_GPIO_Init+0x320>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d013      	beq.n	8000a7a <HAL_GPIO_Init+0x216>
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a4c      	ldr	r2, [pc, #304]	; (8000b88 <HAL_GPIO_Init+0x324>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d00d      	beq.n	8000a76 <HAL_GPIO_Init+0x212>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4a4b      	ldr	r2, [pc, #300]	; (8000b8c <HAL_GPIO_Init+0x328>)
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	d007      	beq.n	8000a72 <HAL_GPIO_Init+0x20e>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4a4a      	ldr	r2, [pc, #296]	; (8000b90 <HAL_GPIO_Init+0x32c>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d101      	bne.n	8000a6e <HAL_GPIO_Init+0x20a>
 8000a6a:	2307      	movs	r3, #7
 8000a6c:	e00e      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a6e:	2308      	movs	r3, #8
 8000a70:	e00c      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a72:	2306      	movs	r3, #6
 8000a74:	e00a      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a76:	2305      	movs	r3, #5
 8000a78:	e008      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a7a:	2304      	movs	r3, #4
 8000a7c:	e006      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a7e:	2303      	movs	r3, #3
 8000a80:	e004      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a82:	2302      	movs	r3, #2
 8000a84:	e002      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a86:	2301      	movs	r3, #1
 8000a88:	e000      	b.n	8000a8c <HAL_GPIO_Init+0x228>
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	69fa      	ldr	r2, [r7, #28]
 8000a8e:	f002 0203 	and.w	r2, r2, #3
 8000a92:	0092      	lsls	r2, r2, #2
 8000a94:	4093      	lsls	r3, r2
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a9c:	4934      	ldr	r1, [pc, #208]	; (8000b70 <HAL_GPIO_Init+0x30c>)
 8000a9e:	69fb      	ldr	r3, [r7, #28]
 8000aa0:	089b      	lsrs	r3, r3, #2
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aaa:	4b3a      	ldr	r3, [pc, #232]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	69ba      	ldr	r2, [r7, #24]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d003      	beq.n	8000ace <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000ac6:	69ba      	ldr	r2, [r7, #24]
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ace:	4a31      	ldr	r2, [pc, #196]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ad4:	4b2f      	ldr	r3, [pc, #188]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d003      	beq.n	8000af8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000af8:	4a26      	ldr	r2, [pc, #152]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000afe:	4b25      	ldr	r3, [pc, #148]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	43db      	mvns	r3, r3
 8000b08:	69ba      	ldr	r2, [r7, #24]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000b1a:	69ba      	ldr	r2, [r7, #24]
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b22:	4a1c      	ldr	r2, [pc, #112]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b28:	4b1a      	ldr	r3, [pc, #104]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b2e:	693b      	ldr	r3, [r7, #16]
 8000b30:	43db      	mvns	r3, r3
 8000b32:	69ba      	ldr	r2, [r7, #24]
 8000b34:	4013      	ands	r3, r2
 8000b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d003      	beq.n	8000b4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000b44:	69ba      	ldr	r2, [r7, #24]
 8000b46:	693b      	ldr	r3, [r7, #16]
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b4c:	4a11      	ldr	r2, [pc, #68]	; (8000b94 <HAL_GPIO_Init+0x330>)
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	3301      	adds	r3, #1
 8000b56:	61fb      	str	r3, [r7, #28]
 8000b58:	69fb      	ldr	r3, [r7, #28]
 8000b5a:	2b0f      	cmp	r3, #15
 8000b5c:	f67f ae90 	bls.w	8000880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000b60:	bf00      	nop
 8000b62:	3724      	adds	r7, #36	; 0x24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40013800 	.word	0x40013800
 8000b74:	40020000 	.word	0x40020000
 8000b78:	40020400 	.word	0x40020400
 8000b7c:	40020800 	.word	0x40020800
 8000b80:	40020c00 	.word	0x40020c00
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40021400 	.word	0x40021400
 8000b8c:	40021800 	.word	0x40021800
 8000b90:	40021c00 	.word	0x40021c00
 8000b94:	40013c00 	.word	0x40013c00

08000b98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	807b      	strh	r3, [r7, #2]
 8000ba4:	4613      	mov	r3, r2
 8000ba6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ba8:	787b      	ldrb	r3, [r7, #1]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bae:	887a      	ldrh	r2, [r7, #2]
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000bb4:	e003      	b.n	8000bbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000bb6:	887b      	ldrh	r3, [r7, #2]
 8000bb8:	041a      	lsls	r2, r3, #16
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	619a      	str	r2, [r3, #24]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d101      	bne.n	8000bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e22d      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f003 0301 	and.w	r3, r3, #1
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d075      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bea:	4ba3      	ldr	r3, [pc, #652]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000bec:	689b      	ldr	r3, [r3, #8]
 8000bee:	f003 030c 	and.w	r3, r3, #12
 8000bf2:	2b04      	cmp	r3, #4
 8000bf4:	d00c      	beq.n	8000c10 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bf6:	4ba0      	ldr	r3, [pc, #640]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000bfe:	2b08      	cmp	r3, #8
 8000c00:	d112      	bne.n	8000c28 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c02:	4b9d      	ldr	r3, [pc, #628]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000c0e:	d10b      	bne.n	8000c28 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c10:	4b99      	ldr	r3, [pc, #612]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d05b      	beq.n	8000cd4 <HAL_RCC_OscConfig+0x108>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d157      	bne.n	8000cd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c24:	2301      	movs	r3, #1
 8000c26:	e208      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c30:	d106      	bne.n	8000c40 <HAL_RCC_OscConfig+0x74>
 8000c32:	4a91      	ldr	r2, [pc, #580]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c34:	4b90      	ldr	r3, [pc, #576]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c3c:	6013      	str	r3, [r2, #0]
 8000c3e:	e01d      	b.n	8000c7c <HAL_RCC_OscConfig+0xb0>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c48:	d10c      	bne.n	8000c64 <HAL_RCC_OscConfig+0x98>
 8000c4a:	4a8b      	ldr	r2, [pc, #556]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c4c:	4b8a      	ldr	r3, [pc, #552]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	4a88      	ldr	r2, [pc, #544]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c58:	4b87      	ldr	r3, [pc, #540]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	e00b      	b.n	8000c7c <HAL_RCC_OscConfig+0xb0>
 8000c64:	4a84      	ldr	r2, [pc, #528]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c66:	4b84      	ldr	r3, [pc, #528]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c6e:	6013      	str	r3, [r2, #0]
 8000c70:	4a81      	ldr	r2, [pc, #516]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c72:	4b81      	ldr	r3, [pc, #516]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d013      	beq.n	8000cac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c84:	f7ff fce2 	bl	800064c <HAL_GetTick>
 8000c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c8a:	e008      	b.n	8000c9e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c8c:	f7ff fcde 	bl	800064c <HAL_GetTick>
 8000c90:	4602      	mov	r2, r0
 8000c92:	693b      	ldr	r3, [r7, #16]
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	2b64      	cmp	r3, #100	; 0x64
 8000c98:	d901      	bls.n	8000c9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	e1cd      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c9e:	4b76      	ldr	r3, [pc, #472]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d0f0      	beq.n	8000c8c <HAL_RCC_OscConfig+0xc0>
 8000caa:	e014      	b.n	8000cd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cac:	f7ff fcce 	bl	800064c <HAL_GetTick>
 8000cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cb2:	e008      	b.n	8000cc6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cb4:	f7ff fcca 	bl	800064c <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b64      	cmp	r3, #100	; 0x64
 8000cc0:	d901      	bls.n	8000cc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e1b9      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cc6:	4b6c      	ldr	r3, [pc, #432]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d1f0      	bne.n	8000cb4 <HAL_RCC_OscConfig+0xe8>
 8000cd2:	e000      	b.n	8000cd6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d063      	beq.n	8000daa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ce2:	4b65      	ldr	r3, [pc, #404]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	f003 030c 	and.w	r3, r3, #12
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d00b      	beq.n	8000d06 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cee:	4b62      	ldr	r3, [pc, #392]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000cf6:	2b08      	cmp	r3, #8
 8000cf8:	d11c      	bne.n	8000d34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000cfa:	4b5f      	ldr	r3, [pc, #380]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d116      	bne.n	8000d34 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d06:	4b5c      	ldr	r3, [pc, #368]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f003 0302 	and.w	r3, r3, #2
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d005      	beq.n	8000d1e <HAL_RCC_OscConfig+0x152>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	68db      	ldr	r3, [r3, #12]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d001      	beq.n	8000d1e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e18d      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d1e:	4956      	ldr	r1, [pc, #344]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d20:	4b55      	ldr	r3, [pc, #340]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	691b      	ldr	r3, [r3, #16]
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d32:	e03a      	b.n	8000daa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d020      	beq.n	8000d7e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d3c:	4b4f      	ldr	r3, [pc, #316]	; (8000e7c <HAL_RCC_OscConfig+0x2b0>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d42:	f7ff fc83 	bl	800064c <HAL_GetTick>
 8000d46:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d48:	e008      	b.n	8000d5c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d4a:	f7ff fc7f 	bl	800064c <HAL_GetTick>
 8000d4e:	4602      	mov	r2, r0
 8000d50:	693b      	ldr	r3, [r7, #16]
 8000d52:	1ad3      	subs	r3, r2, r3
 8000d54:	2b02      	cmp	r3, #2
 8000d56:	d901      	bls.n	8000d5c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	e16e      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d5c:	4b46      	ldr	r3, [pc, #280]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f003 0302 	and.w	r3, r3, #2
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0f0      	beq.n	8000d4a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d68:	4943      	ldr	r1, [pc, #268]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d6a:	4b43      	ldr	r3, [pc, #268]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	691b      	ldr	r3, [r3, #16]
 8000d76:	00db      	lsls	r3, r3, #3
 8000d78:	4313      	orrs	r3, r2
 8000d7a:	600b      	str	r3, [r1, #0]
 8000d7c:	e015      	b.n	8000daa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d7e:	4b3f      	ldr	r3, [pc, #252]	; (8000e7c <HAL_RCC_OscConfig+0x2b0>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d84:	f7ff fc62 	bl	800064c <HAL_GetTick>
 8000d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d8a:	e008      	b.n	8000d9e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d8c:	f7ff fc5e 	bl	800064c <HAL_GetTick>
 8000d90:	4602      	mov	r2, r0
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d901      	bls.n	8000d9e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	e14d      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d9e:	4b36      	ldr	r3, [pc, #216]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d1f0      	bne.n	8000d8c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0308 	and.w	r3, r3, #8
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d030      	beq.n	8000e18 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	695b      	ldr	r3, [r3, #20]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d016      	beq.n	8000dec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dbe:	4b30      	ldr	r3, [pc, #192]	; (8000e80 <HAL_RCC_OscConfig+0x2b4>)
 8000dc0:	2201      	movs	r2, #1
 8000dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000dc4:	f7ff fc42 	bl	800064c <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dca:	e008      	b.n	8000dde <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fc3e 	bl	800064c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e12d      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dde:	4b26      	ldr	r3, [pc, #152]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000de0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d0f0      	beq.n	8000dcc <HAL_RCC_OscConfig+0x200>
 8000dea:	e015      	b.n	8000e18 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000dec:	4b24      	ldr	r3, [pc, #144]	; (8000e80 <HAL_RCC_OscConfig+0x2b4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df2:	f7ff fc2b 	bl	800064c <HAL_GetTick>
 8000df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000df8:	e008      	b.n	8000e0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dfa:	f7ff fc27 	bl	800064c <HAL_GetTick>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e116      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d1f0      	bne.n	8000dfa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f003 0304 	and.w	r3, r3, #4
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	f000 80a0 	beq.w	8000f66 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e26:	2300      	movs	r3, #0
 8000e28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e2a:	4b13      	ldr	r3, [pc, #76]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d10f      	bne.n	8000e56 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60fb      	str	r3, [r7, #12]
 8000e3a:	4a0f      	ldr	r2, [pc, #60]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000e3c:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e44:	6413      	str	r3, [r2, #64]	; 0x40
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <HAL_RCC_OscConfig+0x2ac>)
 8000e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000e52:	2301      	movs	r3, #1
 8000e54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e56:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <HAL_RCC_OscConfig+0x2b8>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d121      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e62:	4a08      	ldr	r2, [pc, #32]	; (8000e84 <HAL_RCC_OscConfig+0x2b8>)
 8000e64:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <HAL_RCC_OscConfig+0x2b8>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fbed 	bl	800064c <HAL_GetTick>
 8000e72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e74:	e011      	b.n	8000e9a <HAL_RCC_OscConfig+0x2ce>
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	42470000 	.word	0x42470000
 8000e80:	42470e80 	.word	0x42470e80
 8000e84:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e88:	f7ff fbe0 	bl	800064c <HAL_GetTick>
 8000e8c:	4602      	mov	r2, r0
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e0cf      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9a:	4b6a      	ldr	r3, [pc, #424]	; (8001044 <HAL_RCC_OscConfig+0x478>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d0f0      	beq.n	8000e88 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d106      	bne.n	8000ebc <HAL_RCC_OscConfig+0x2f0>
 8000eae:	4a66      	ldr	r2, [pc, #408]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000eb0:	4b65      	ldr	r3, [pc, #404]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6713      	str	r3, [r2, #112]	; 0x70
 8000eba:	e01c      	b.n	8000ef6 <HAL_RCC_OscConfig+0x32a>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	2b05      	cmp	r3, #5
 8000ec2:	d10c      	bne.n	8000ede <HAL_RCC_OscConfig+0x312>
 8000ec4:	4a60      	ldr	r2, [pc, #384]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ec6:	4b60      	ldr	r3, [pc, #384]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000eca:	f043 0304 	orr.w	r3, r3, #4
 8000ece:	6713      	str	r3, [r2, #112]	; 0x70
 8000ed0:	4a5d      	ldr	r2, [pc, #372]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ed2:	4b5d      	ldr	r3, [pc, #372]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ed4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6713      	str	r3, [r2, #112]	; 0x70
 8000edc:	e00b      	b.n	8000ef6 <HAL_RCC_OscConfig+0x32a>
 8000ede:	4a5a      	ldr	r2, [pc, #360]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ee0:	4b59      	ldr	r3, [pc, #356]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ee2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ee4:	f023 0301 	bic.w	r3, r3, #1
 8000ee8:	6713      	str	r3, [r2, #112]	; 0x70
 8000eea:	4a57      	ldr	r2, [pc, #348]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000eec:	4b56      	ldr	r3, [pc, #344]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ef0:	f023 0304 	bic.w	r3, r3, #4
 8000ef4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d015      	beq.n	8000f2a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000efe:	f7ff fba5 	bl	800064c <HAL_GetTick>
 8000f02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f04:	e00a      	b.n	8000f1c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f06:	f7ff fba1 	bl	800064c <HAL_GetTick>
 8000f0a:	4602      	mov	r2, r0
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	1ad3      	subs	r3, r2, r3
 8000f10:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d901      	bls.n	8000f1c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	e08e      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f1c:	4b4a      	ldr	r3, [pc, #296]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f20:	f003 0302 	and.w	r3, r3, #2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d0ee      	beq.n	8000f06 <HAL_RCC_OscConfig+0x33a>
 8000f28:	e014      	b.n	8000f54 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f2a:	f7ff fb8f 	bl	800064c <HAL_GetTick>
 8000f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f30:	e00a      	b.n	8000f48 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f32:	f7ff fb8b 	bl	800064c <HAL_GetTick>
 8000f36:	4602      	mov	r2, r0
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	1ad3      	subs	r3, r2, r3
 8000f3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d901      	bls.n	8000f48 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8000f44:	2303      	movs	r3, #3
 8000f46:	e078      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f48:	4b3f      	ldr	r3, [pc, #252]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f4c:	f003 0302 	and.w	r3, r3, #2
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d1ee      	bne.n	8000f32 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d105      	bne.n	8000f66 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f5a:	4a3b      	ldr	r2, [pc, #236]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000f5c:	4b3a      	ldr	r3, [pc, #232]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f64:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d064      	beq.n	8001038 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f6e:	4b36      	ldr	r3, [pc, #216]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	f003 030c 	and.w	r3, r3, #12
 8000f76:	2b08      	cmp	r3, #8
 8000f78:	d05c      	beq.n	8001034 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	699b      	ldr	r3, [r3, #24]
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d141      	bne.n	8001006 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f82:	4b32      	ldr	r3, [pc, #200]	; (800104c <HAL_RCC_OscConfig+0x480>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f88:	f7ff fb60 	bl	800064c <HAL_GetTick>
 8000f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f90:	f7ff fb5c 	bl	800064c <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e04b      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fa2:	4b29      	ldr	r3, [pc, #164]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1f0      	bne.n	8000f90 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fae:	4926      	ldr	r1, [pc, #152]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	69da      	ldr	r2, [r3, #28]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6a1b      	ldr	r3, [r3, #32]
 8000fb8:	431a      	orrs	r2, r3
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbe:	019b      	lsls	r3, r3, #6
 8000fc0:	431a      	orrs	r2, r3
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fc6:	085b      	lsrs	r3, r3, #1
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	041b      	lsls	r3, r3, #16
 8000fcc:	431a      	orrs	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd2:	061b      	lsls	r3, r3, #24
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	; (800104c <HAL_RCC_OscConfig+0x480>)
 8000fda:	2201      	movs	r2, #1
 8000fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fde:	f7ff fb35 	bl	800064c <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff fb31 	bl	800064c <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e020      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d0f0      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x41a>
 8001004:	e018      	b.n	8001038 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001006:	4b11      	ldr	r3, [pc, #68]	; (800104c <HAL_RCC_OscConfig+0x480>)
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fb1e 	bl	800064c <HAL_GetTick>
 8001010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001012:	e008      	b.n	8001026 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001014:	f7ff fb1a 	bl	800064c <HAL_GetTick>
 8001018:	4602      	mov	r2, r0
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b02      	cmp	r3, #2
 8001020:	d901      	bls.n	8001026 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e009      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001026:	4b08      	ldr	r3, [pc, #32]	; (8001048 <HAL_RCC_OscConfig+0x47c>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f0      	bne.n	8001014 <HAL_RCC_OscConfig+0x448>
 8001032:	e001      	b.n	8001038 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001034:	2301      	movs	r3, #1
 8001036:	e000      	b.n	800103a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	3718      	adds	r7, #24
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	40007000 	.word	0x40007000
 8001048:	40023800 	.word	0x40023800
 800104c:	42470060 	.word	0x42470060

08001050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e0ca      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001064:	4b67      	ldr	r3, [pc, #412]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 020f 	and.w	r2, r3, #15
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	429a      	cmp	r2, r3
 8001070:	d20c      	bcs.n	800108c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001072:	4b64      	ldr	r3, [pc, #400]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 8001074:	683a      	ldr	r2, [r7, #0]
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800107a:	4b62      	ldr	r3, [pc, #392]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f003 020f 	and.w	r2, r3, #15
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d001      	beq.n	800108c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e0b6      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d020      	beq.n	80010da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f003 0304 	and.w	r3, r3, #4
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d005      	beq.n	80010b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010a4:	4a58      	ldr	r2, [pc, #352]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010a6:	4b58      	ldr	r3, [pc, #352]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0308 	and.w	r3, r3, #8
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d005      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010bc:	4a52      	ldr	r2, [pc, #328]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010be:	4b52      	ldr	r3, [pc, #328]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010c8:	494f      	ldr	r1, [pc, #316]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010ca:	4b4f      	ldr	r3, [pc, #316]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d044      	beq.n	8001170 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d107      	bne.n	80010fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ee:	4b46      	ldr	r3, [pc, #280]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d119      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e07d      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b02      	cmp	r3, #2
 8001104:	d003      	beq.n	800110e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800110a:	2b03      	cmp	r3, #3
 800110c:	d107      	bne.n	800111e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800110e:	4b3e      	ldr	r3, [pc, #248]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d109      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e06d      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111e:	4b3a      	ldr	r3, [pc, #232]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0302 	and.w	r3, r3, #2
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e065      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800112e:	4936      	ldr	r1, [pc, #216]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001130:	4b35      	ldr	r3, [pc, #212]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f023 0203 	bic.w	r2, r3, #3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	4313      	orrs	r3, r2
 800113e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001140:	f7ff fa84 	bl	800064c <HAL_GetTick>
 8001144:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001146:	e00a      	b.n	800115e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001148:	f7ff fa80 	bl	800064c <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	f241 3288 	movw	r2, #5000	; 0x1388
 8001156:	4293      	cmp	r3, r2
 8001158:	d901      	bls.n	800115e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e04d      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115e:	4b2a      	ldr	r3, [pc, #168]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 8001160:	689b      	ldr	r3, [r3, #8]
 8001162:	f003 020c 	and.w	r2, r3, #12
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	429a      	cmp	r2, r3
 800116e:	d1eb      	bne.n	8001148 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001170:	4b24      	ldr	r3, [pc, #144]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f003 020f 	and.w	r2, r3, #15
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	429a      	cmp	r2, r3
 800117c:	d90c      	bls.n	8001198 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800117e:	4b21      	ldr	r3, [pc, #132]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	b2d2      	uxtb	r2, r2
 8001184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001186:	4b1f      	ldr	r3, [pc, #124]	; (8001204 <HAL_RCC_ClockConfig+0x1b4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 020f 	and.w	r2, r3, #15
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	429a      	cmp	r2, r3
 8001192:	d001      	beq.n	8001198 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e030      	b.n	80011fa <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0304 	and.w	r3, r3, #4
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d008      	beq.n	80011b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011a4:	4918      	ldr	r1, [pc, #96]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80011a6:	4b18      	ldr	r3, [pc, #96]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f003 0308 	and.w	r3, r3, #8
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d009      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011c2:	4911      	ldr	r1, [pc, #68]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	691b      	ldr	r3, [r3, #16]
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	4313      	orrs	r3, r2
 80011d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011d6:	f000 f81d 	bl	8001214 <HAL_RCC_GetSysClockFreq>
 80011da:	4601      	mov	r1, r0
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_RCC_ClockConfig+0x1b8>)
 80011de:	689b      	ldr	r3, [r3, #8]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	4a09      	ldr	r2, [pc, #36]	; (800120c <HAL_RCC_ClockConfig+0x1bc>)
 80011e8:	5cd3      	ldrb	r3, [r2, r3]
 80011ea:	fa21 f303 	lsr.w	r3, r1, r3
 80011ee:	4a08      	ldr	r2, [pc, #32]	; (8001210 <HAL_RCC_ClockConfig+0x1c0>)
 80011f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80011f2:	200f      	movs	r0, #15
 80011f4:	f7ff f9e6 	bl	80005c4 <HAL_InitTick>

  return HAL_OK;
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	40023c00 	.word	0x40023c00
 8001208:	40023800 	.word	0x40023800
 800120c:	08004c2c 	.word	0x08004c2c
 8001210:	2000000c 	.word	0x2000000c

08001214 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001218:	b087      	sub	sp, #28
 800121a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800121c:	2200      	movs	r2, #0
 800121e:	60fa      	str	r2, [r7, #12]
 8001220:	2200      	movs	r2, #0
 8001222:	617a      	str	r2, [r7, #20]
 8001224:	2200      	movs	r2, #0
 8001226:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0U;
 8001228:	2200      	movs	r2, #0
 800122a:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800122c:	4a51      	ldr	r2, [pc, #324]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800122e:	6892      	ldr	r2, [r2, #8]
 8001230:	f002 020c 	and.w	r2, r2, #12
 8001234:	2a04      	cmp	r2, #4
 8001236:	d007      	beq.n	8001248 <HAL_RCC_GetSysClockFreq+0x34>
 8001238:	2a08      	cmp	r2, #8
 800123a:	d008      	beq.n	800124e <HAL_RCC_GetSysClockFreq+0x3a>
 800123c:	2a00      	cmp	r2, #0
 800123e:	f040 8090 	bne.w	8001362 <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001242:	4b4d      	ldr	r3, [pc, #308]	; (8001378 <HAL_RCC_GetSysClockFreq+0x164>)
 8001244:	613b      	str	r3, [r7, #16]
       break;
 8001246:	e08f      	b.n	8001368 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001248:	4b4c      	ldr	r3, [pc, #304]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 800124a:	613b      	str	r3, [r7, #16]
      break;
 800124c:	e08c      	b.n	8001368 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800124e:	4a49      	ldr	r2, [pc, #292]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 8001250:	6852      	ldr	r2, [r2, #4]
 8001252:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001256:	60fa      	str	r2, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001258:	4a46      	ldr	r2, [pc, #280]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 800125a:	6852      	ldr	r2, [r2, #4]
 800125c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001260:	2a00      	cmp	r2, #0
 8001262:	d023      	beq.n	80012ac <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001264:	4b43      	ldr	r3, [pc, #268]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	099b      	lsrs	r3, r3, #6
 800126a:	f04f 0400 	mov.w	r4, #0
 800126e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	ea03 0301 	and.w	r3, r3, r1
 800127a:	ea04 0402 	and.w	r4, r4, r2
 800127e:	4a3f      	ldr	r2, [pc, #252]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 8001280:	fb02 f104 	mul.w	r1, r2, r4
 8001284:	2200      	movs	r2, #0
 8001286:	fb02 f203 	mul.w	r2, r2, r3
 800128a:	440a      	add	r2, r1
 800128c:	493b      	ldr	r1, [pc, #236]	; (800137c <HAL_RCC_GetSysClockFreq+0x168>)
 800128e:	fba3 0101 	umull	r0, r1, r3, r1
 8001292:	1853      	adds	r3, r2, r1
 8001294:	4619      	mov	r1, r3
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f04f 0400 	mov.w	r4, #0
 800129c:	461a      	mov	r2, r3
 800129e:	4623      	mov	r3, r4
 80012a0:	f7fe ffe6 	bl	8000270 <__aeabi_uldivmod>
 80012a4:	4603      	mov	r3, r0
 80012a6:	460c      	mov	r4, r1
 80012a8:	617b      	str	r3, [r7, #20]
 80012aa:	e04c      	b.n	8001346 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80012ac:	4a31      	ldr	r2, [pc, #196]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 80012ae:	6852      	ldr	r2, [r2, #4]
 80012b0:	0992      	lsrs	r2, r2, #6
 80012b2:	4611      	mov	r1, r2
 80012b4:	f04f 0200 	mov.w	r2, #0
 80012b8:	f240 15ff 	movw	r5, #511	; 0x1ff
 80012bc:	f04f 0600 	mov.w	r6, #0
 80012c0:	ea05 0501 	and.w	r5, r5, r1
 80012c4:	ea06 0602 	and.w	r6, r6, r2
 80012c8:	4629      	mov	r1, r5
 80012ca:	4632      	mov	r2, r6
 80012cc:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 80012d0:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 80012d4:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 80012d8:	4651      	mov	r1, sl
 80012da:	465a      	mov	r2, fp
 80012dc:	46aa      	mov	sl, r5
 80012de:	46b3      	mov	fp, r6
 80012e0:	4655      	mov	r5, sl
 80012e2:	465e      	mov	r6, fp
 80012e4:	1b4d      	subs	r5, r1, r5
 80012e6:	eb62 0606 	sbc.w	r6, r2, r6
 80012ea:	4629      	mov	r1, r5
 80012ec:	4632      	mov	r2, r6
 80012ee:	0194      	lsls	r4, r2, #6
 80012f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80012f4:	018b      	lsls	r3, r1, #6
 80012f6:	1a5b      	subs	r3, r3, r1
 80012f8:	eb64 0402 	sbc.w	r4, r4, r2
 80012fc:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001300:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001304:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001308:	4643      	mov	r3, r8
 800130a:	464c      	mov	r4, r9
 800130c:	4655      	mov	r5, sl
 800130e:	465e      	mov	r6, fp
 8001310:	18ed      	adds	r5, r5, r3
 8001312:	eb46 0604 	adc.w	r6, r6, r4
 8001316:	462b      	mov	r3, r5
 8001318:	4634      	mov	r4, r6
 800131a:	02a2      	lsls	r2, r4, #10
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001324:	607a      	str	r2, [r7, #4]
 8001326:	029b      	lsls	r3, r3, #10
 8001328:	603b      	str	r3, [r7, #0]
 800132a:	e897 0018 	ldmia.w	r7, {r3, r4}
 800132e:	4618      	mov	r0, r3
 8001330:	4621      	mov	r1, r4
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f04f 0400 	mov.w	r4, #0
 8001338:	461a      	mov	r2, r3
 800133a:	4623      	mov	r3, r4
 800133c:	f7fe ff98 	bl	8000270 <__aeabi_uldivmod>
 8001340:	4603      	mov	r3, r0
 8001342:	460c      	mov	r4, r1
 8001344:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <HAL_RCC_GetSysClockFreq+0x160>)
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	0c1b      	lsrs	r3, r3, #16
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	3301      	adds	r3, #1
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	613b      	str	r3, [r7, #16]
      break;
 8001360:	e002      	b.n	8001368 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001362:	4b05      	ldr	r3, [pc, #20]	; (8001378 <HAL_RCC_GetSysClockFreq+0x164>)
 8001364:	613b      	str	r3, [r7, #16]
      break;
 8001366:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001368:	693b      	ldr	r3, [r7, #16]
}
 800136a:	4618      	mov	r0, r3
 800136c:	371c      	adds	r7, #28
 800136e:	46bd      	mov	sp, r7
 8001370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001374:	40023800 	.word	0x40023800
 8001378:	00f42400 	.word	0x00f42400
 800137c:	017d7840 	.word	0x017d7840

08001380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001384:	4b03      	ldr	r3, [pc, #12]	; (8001394 <HAL_RCC_GetHCLKFreq+0x14>)
 8001386:	681b      	ldr	r3, [r3, #0]
}
 8001388:	4618      	mov	r0, r3
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	2000000c 	.word	0x2000000c

08001398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800139c:	f7ff fff0 	bl	8001380 <HAL_RCC_GetHCLKFreq>
 80013a0:	4601      	mov	r1, r0
 80013a2:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	0a9b      	lsrs	r3, r3, #10
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	4a03      	ldr	r2, [pc, #12]	; (80013bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ae:	5cd3      	ldrb	r3, [r2, r3]
 80013b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40023800 	.word	0x40023800
 80013bc:	08004c3c 	.word	0x08004c3c

080013c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80013c4:	f7ff ffdc 	bl	8001380 <HAL_RCC_GetHCLKFreq>
 80013c8:	4601      	mov	r1, r0
 80013ca:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	0b5b      	lsrs	r3, r3, #13
 80013d0:	f003 0307 	and.w	r3, r3, #7
 80013d4:	4a03      	ldr	r2, [pc, #12]	; (80013e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013d6:	5cd3      	ldrb	r3, [r2, r3]
 80013d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80013dc:	4618      	mov	r0, r3
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40023800 	.word	0x40023800
 80013e4:	08004c3c 	.word	0x08004c3c

080013e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d101      	bne.n	80013fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80013f6:	2301      	movs	r3, #1
 80013f8:	e055      	b.n	80014a6 <HAL_SPI_Init+0xbe>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001406:	b2db      	uxtb	r3, r3
 8001408:	2b00      	cmp	r3, #0
 800140a:	d106      	bne.n	800141a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2200      	movs	r2, #0
 8001410:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f002 fb85 	bl	8003b24 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2202      	movs	r2, #2
 800141e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001430:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	6851      	ldr	r1, [r2, #4]
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6892      	ldr	r2, [r2, #8]
 800143e:	4311      	orrs	r1, r2
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	68d2      	ldr	r2, [r2, #12]
 8001444:	4311      	orrs	r1, r2
 8001446:	687a      	ldr	r2, [r7, #4]
 8001448:	6912      	ldr	r2, [r2, #16]
 800144a:	4311      	orrs	r1, r2
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	6952      	ldr	r2, [r2, #20]
 8001450:	4311      	orrs	r1, r2
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6992      	ldr	r2, [r2, #24]
 8001456:	f402 7200 	and.w	r2, r2, #512	; 0x200
 800145a:	4311      	orrs	r1, r2
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	69d2      	ldr	r2, [r2, #28]
 8001460:	4311      	orrs	r1, r2
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6a12      	ldr	r2, [r2, #32]
 8001466:	4311      	orrs	r1, r2
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800146c:	430a      	orrs	r2, r1
 800146e:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6992      	ldr	r2, [r2, #24]
 8001478:	0c12      	lsrs	r2, r2, #16
 800147a:	f002 0104 	and.w	r1, r2, #4
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001482:	430a      	orrs	r2, r1
 8001484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	6812      	ldr	r2, [r2, #0]
 800148e:	69d2      	ldr	r2, [r2, #28]
 8001490:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001494:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2200      	movs	r2, #0
 800149a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2201      	movs	r2, #1
 80014a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b08a      	sub	sp, #40	; 0x28
 80014b2:	af02      	add	r7, sp, #8
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	4613      	mov	r3, r2
 80014bc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d101      	bne.n	80014d4 <HAL_SPI_Transmit+0x26>
 80014d0:	2302      	movs	r3, #2
 80014d2:	e123      	b.n	800171c <HAL_SPI_Transmit+0x26e>
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2201      	movs	r2, #1
 80014d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80014dc:	f7ff f8b6 	bl	800064c <HAL_GetTick>
 80014e0:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b01      	cmp	r3, #1
 80014ec:	d002      	beq.n	80014f4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80014ee:	2302      	movs	r3, #2
 80014f0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80014f2:	e10a      	b.n	800170a <HAL_SPI_Transmit+0x25c>
  }

  if((pData == NULL ) || (Size == 0))
 80014f4:	68bb      	ldr	r3, [r7, #8]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d002      	beq.n	8001500 <HAL_SPI_Transmit+0x52>
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001504:	e101      	b.n	800170a <HAL_SPI_Transmit+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	2203      	movs	r2, #3
 800150a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	2200      	movs	r2, #0
 8001512:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	88fa      	ldrh	r2, [r7, #6]
 800151e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	88fa      	ldrh	r2, [r7, #6]
 8001524:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	2200      	movs	r2, #0
 800152a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2200      	movs	r2, #0
 8001530:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	2200      	movs	r2, #0
 8001536:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2200      	movs	r2, #0
 800153c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	2200      	movs	r2, #0
 8001542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800154c:	d107      	bne.n	800155e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	6812      	ldr	r2, [r2, #0]
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800155c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001568:	2b40      	cmp	r3, #64	; 0x40
 800156a:	d007      	beq.n	800157c <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	68fa      	ldr	r2, [r7, #12]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800157a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001584:	d147      	bne.n	8001616 <HAL_SPI_Transmit+0x168>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d004      	beq.n	8001598 <HAL_SPI_Transmit+0xea>
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001592:	b29b      	uxth	r3, r3
 8001594:	2b01      	cmp	r3, #1
 8001596:	d138      	bne.n	800160a <HAL_SPI_Transmit+0x15c>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	68ba      	ldr	r2, [r7, #8]
 800159e:	8812      	ldrh	r2, [r2, #0]
 80015a0:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	3302      	adds	r3, #2
 80015a6:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	3b01      	subs	r3, #1
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80015b6:	e028      	b.n	800160a <HAL_SPI_Transmit+0x15c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b02      	cmp	r3, #2
 80015c4:	d10f      	bne.n	80015e6 <HAL_SPI_Transmit+0x138>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	8812      	ldrh	r2, [r2, #0]
 80015ce:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	3302      	adds	r3, #2
 80015d4:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80015da:	b29b      	uxth	r3, r3
 80015dc:	3b01      	subs	r3, #1
 80015de:	b29a      	uxth	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	86da      	strh	r2, [r3, #54]	; 0x36
 80015e4:	e011      	b.n	800160a <HAL_SPI_Transmit+0x15c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d00b      	beq.n	8001604 <HAL_SPI_Transmit+0x156>
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015f2:	d00a      	beq.n	800160a <HAL_SPI_Transmit+0x15c>
 80015f4:	f7ff f82a 	bl	800064c <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	1ad2      	subs	r2, r2, r3
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	429a      	cmp	r2, r3
 8001602:	d302      	bcc.n	800160a <HAL_SPI_Transmit+0x15c>
        {
          errorcode = HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001608:	e07f      	b.n	800170a <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800160e:	b29b      	uxth	r3, r3
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1d1      	bne.n	80015b8 <HAL_SPI_Transmit+0x10a>
 8001614:	e048      	b.n	80016a8 <HAL_SPI_Transmit+0x1fa>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d004      	beq.n	8001628 <HAL_SPI_Transmit+0x17a>
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001622:	b29b      	uxth	r3, r3
 8001624:	2b01      	cmp	r3, #1
 8001626:	d13a      	bne.n	800169e <HAL_SPI_Transmit+0x1f0>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	330c      	adds	r3, #12
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	7812      	ldrb	r2, [r2, #0]
 8001632:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	3301      	adds	r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800163e:	b29b      	uxth	r3, r3
 8001640:	3b01      	subs	r3, #1
 8001642:	b29a      	uxth	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001648:	e029      	b.n	800169e <HAL_SPI_Transmit+0x1f0>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b02      	cmp	r3, #2
 8001656:	d110      	bne.n	800167a <HAL_SPI_Transmit+0x1cc>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	330c      	adds	r3, #12
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	3301      	adds	r3, #1
 8001668:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800166e:	b29b      	uxth	r3, r3
 8001670:	3b01      	subs	r3, #1
 8001672:	b29a      	uxth	r2, r3
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	86da      	strh	r2, [r3, #54]	; 0x36
 8001678:	e011      	b.n	800169e <HAL_SPI_Transmit+0x1f0>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00b      	beq.n	8001698 <HAL_SPI_Transmit+0x1ea>
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001686:	d00a      	beq.n	800169e <HAL_SPI_Transmit+0x1f0>
 8001688:	f7fe ffe0 	bl	800064c <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	1ad2      	subs	r2, r2, r3
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	429a      	cmp	r2, r3
 8001696:	d302      	bcc.n	800169e <HAL_SPI_Transmit+0x1f0>
        {
          errorcode = HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800169c:	e035      	b.n	800170a <HAL_SPI_Transmit+0x25c>
    while (hspi->TxXferCount > 0U)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d1d0      	bne.n	800164a <HAL_SPI_Transmit+0x19c>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	2201      	movs	r2, #1
 80016b0:	2102      	movs	r1, #2
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f000 fae3 	bl	8001c7e <SPI_WaitFlagStateUntilTimeout>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d002      	beq.n	80016c4 <HAL_SPI_Transmit+0x216>
  {
    errorcode = HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80016c2:	e022      	b.n	800170a <HAL_SPI_Transmit+0x25c>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	6839      	ldr	r1, [r7, #0]
 80016c8:	68f8      	ldr	r0, [r7, #12]
 80016ca:	f000 fb41 	bl	8001d50 <SPI_CheckFlag_BSY>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d005      	beq.n	80016e0 <HAL_SPI_Transmit+0x232>
  {
    errorcode = HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2220      	movs	r2, #32
 80016dc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80016de:	e014      	b.n	800170a <HAL_SPI_Transmit+0x25c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10a      	bne.n	80016fe <HAL_SPI_Transmit+0x250>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80016e8:	2300      	movs	r3, #0
 80016ea:	617b      	str	r3, [r7, #20]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	617b      	str	r3, [r7, #20]
 80016fc:	697b      	ldr	r3, [r7, #20]
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	2201      	movs	r2, #1
 800170e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	2200      	movs	r2, #0
 8001716:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800171a:	7ffb      	ldrb	r3, [r7, #31]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3720      	adds	r7, #32
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af02      	add	r7, sp, #8
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	603b      	str	r3, [r7, #0]
 8001730:	4613      	mov	r3, r2
 8001732:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001738:	2300      	movs	r3, #0
 800173a:	75fb      	strb	r3, [r7, #23]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001744:	d112      	bne.n	800176c <HAL_SPI_Receive+0x48>
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10e      	bne.n	800176c <HAL_SPI_Receive+0x48>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	2204      	movs	r2, #4
 8001752:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 8001756:	88fa      	ldrh	r2, [r7, #6]
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	4613      	mov	r3, r2
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	68b9      	ldr	r1, [r7, #8]
 8001762:	68f8      	ldr	r0, [r7, #12]
 8001764:	f000 f8ec 	bl	8001940 <HAL_SPI_TransmitReceive>
 8001768:	4603      	mov	r3, r0
 800176a:	e0e5      	b.n	8001938 <HAL_SPI_Receive+0x214>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001772:	2b01      	cmp	r3, #1
 8001774:	d101      	bne.n	800177a <HAL_SPI_Receive+0x56>
 8001776:	2302      	movs	r3, #2
 8001778:	e0de      	b.n	8001938 <HAL_SPI_Receive+0x214>
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2201      	movs	r2, #1
 800177e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001782:	f7fe ff63 	bl	800064c <HAL_GetTick>
 8001786:	6138      	str	r0, [r7, #16]

  if(hspi->State != HAL_SPI_STATE_READY)
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800178e:	b2db      	uxtb	r3, r3
 8001790:	2b01      	cmp	r3, #1
 8001792:	d002      	beq.n	800179a <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8001794:	2302      	movs	r3, #2
 8001796:	75fb      	strb	r3, [r7, #23]
    goto error;
 8001798:	e0c5      	b.n	8001926 <HAL_SPI_Receive+0x202>
  }

  if((pData == NULL ) || (Size == 0))
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d002      	beq.n	80017a6 <HAL_SPI_Receive+0x82>
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d102      	bne.n	80017ac <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80017aa:	e0bc      	b.n	8001926 <HAL_SPI_Receive+0x202>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2204      	movs	r2, #4
 80017b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2200      	movs	r2, #0
 80017b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	88fa      	ldrh	r2, [r7, #6]
 80017c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	88fa      	ldrh	r2, [r7, #6]
 80017ca:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2200      	movs	r2, #0
 80017d0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2200      	movs	r2, #0
 80017d6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	2200      	movs	r2, #0
 80017dc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	2200      	movs	r2, #0
 80017e2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	2200      	movs	r2, #0
 80017e8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	689b      	ldr	r3, [r3, #8]
 80017ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017f2:	d107      	bne.n	8001804 <HAL_SPI_Receive+0xe0>
  {
    SPI_1LINE_RX(hspi);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	6812      	ldr	r2, [r2, #0]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001802:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800180e:	2b40      	cmp	r3, #64	; 0x40
 8001810:	d007      	beq.n	8001822 <HAL_SPI_Receive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68fa      	ldr	r2, [r7, #12]
 8001818:	6812      	ldr	r2, [r2, #0]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001820:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d15b      	bne.n	80018e2 <HAL_SPI_Receive+0x1be>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 800182a:	e02a      	b.n	8001882 <HAL_SPI_Receive+0x15e>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b01      	cmp	r3, #1
 8001838:	d111      	bne.n	800185e <HAL_SPI_Receive+0x13a>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	330c      	adds	r3, #12
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	b2da      	uxtb	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	3301      	adds	r3, #1
 800184c:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001852:	b29b      	uxth	r3, r3
 8001854:	3b01      	subs	r3, #1
 8001856:	b29a      	uxth	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800185c:	e011      	b.n	8001882 <HAL_SPI_Receive+0x15e>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d00b      	beq.n	800187c <HAL_SPI_Receive+0x158>
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800186a:	d00a      	beq.n	8001882 <HAL_SPI_Receive+0x15e>
 800186c:	f7fe feee 	bl	800064c <HAL_GetTick>
 8001870:	4602      	mov	r2, r0
 8001872:	693b      	ldr	r3, [r7, #16]
 8001874:	1ad2      	subs	r2, r2, r3
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	429a      	cmp	r2, r3
 800187a:	d302      	bcc.n	8001882 <HAL_SPI_Receive+0x15e>
        {
          errorcode = HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001880:	e051      	b.n	8001926 <HAL_SPI_Receive+0x202>
    while(hspi->RxXferCount > 0U)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001886:	b29b      	uxth	r3, r3
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1cf      	bne.n	800182c <HAL_SPI_Receive+0x108>
 800188c:	e02e      	b.n	80018ec <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b01      	cmp	r3, #1
 800189a:	d110      	bne.n	80018be <HAL_SPI_Receive+0x19a>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68db      	ldr	r3, [r3, #12]
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	3302      	adds	r3, #2
 80018ac:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	3b01      	subs	r3, #1
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	87da      	strh	r2, [r3, #62]	; 0x3e
 80018bc:	e011      	b.n	80018e2 <HAL_SPI_Receive+0x1be>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d00b      	beq.n	80018dc <HAL_SPI_Receive+0x1b8>
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018ca:	d00a      	beq.n	80018e2 <HAL_SPI_Receive+0x1be>
 80018cc:	f7fe febe 	bl	800064c <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad2      	subs	r2, r2, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d302      	bcc.n	80018e2 <HAL_SPI_Receive+0x1be>
        {
          errorcode = HAL_TIMEOUT;
 80018dc:	2303      	movs	r3, #3
 80018de:	75fb      	strb	r3, [r7, #23]
          goto error;
 80018e0:	e021      	b.n	8001926 <HAL_SPI_Receive+0x202>
    while(hspi->RxXferCount > 0U)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80018e6:	b29b      	uxth	r3, r3
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1d0      	bne.n	800188e <HAL_SPI_Receive+0x16a>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80018f4:	d111      	bne.n	800191a <HAL_SPI_Receive+0x1f6>
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80018fe:	d004      	beq.n	800190a <HAL_SPI_Receive+0x1e6>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001908:	d107      	bne.n	800191a <HAL_SPI_Receive+0x1f6>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	6812      	ldr	r2, [r2, #0]
 8001912:	6812      	ldr	r2, [r2, #0]
 8001914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001918:	601a      	str	r2, [r3, #0]
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <HAL_SPI_Receive+0x202>
  {
    errorcode = HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2201      	movs	r2, #1
 800192a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001936:	7dfb      	ldrb	r3, [r7, #23]
}
 8001938:	4618      	mov	r0, r3
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <HAL_SPI_TransmitReceive>:
  * @param  Size amount of data to be sent and received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08c      	sub	sp, #48	; 0x30
 8001944:	af02      	add	r7, sp, #8
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
 800194c:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8001956:	2300      	movs	r3, #0
 8001958:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 800195a:	2301      	movs	r3, #1
 800195c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800196a:	2b01      	cmp	r3, #1
 800196c:	d101      	bne.n	8001972 <HAL_SPI_TransmitReceive+0x32>
 800196e:	2302      	movs	r3, #2
 8001970:	e181      	b.n	8001c76 <HAL_SPI_TransmitReceive+0x336>
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2201      	movs	r2, #1
 8001976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800197a:	f7fe fe67 	bl	800064c <HAL_GetTick>
 800197e:	6178      	str	r0, [r7, #20]
  
  tmp  = hspi->State;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001986:	b2db      	uxtb	r3, r3
 8001988:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	61bb      	str	r3, [r7, #24]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d00e      	beq.n	80019b4 <HAL_SPI_TransmitReceive+0x74>
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800199c:	d106      	bne.n	80019ac <HAL_SPI_TransmitReceive+0x6c>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d102      	bne.n	80019ac <HAL_SPI_TransmitReceive+0x6c>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	2b04      	cmp	r3, #4
 80019aa:	d003      	beq.n	80019b4 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 80019ac:	2302      	movs	r3, #2
 80019ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80019b2:	e156      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d005      	beq.n	80019c6 <HAL_SPI_TransmitReceive+0x86>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d002      	beq.n	80019c6 <HAL_SPI_TransmitReceive+0x86>
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d103      	bne.n	80019ce <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80019cc:	e149      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d103      	bne.n	80019e2 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2205      	movs	r2, #5
 80019de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2200      	movs	r2, #0
 80019e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	887a      	ldrh	r2, [r7, #2]
 80019f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	887a      	ldrh	r2, [r7, #2]
 80019f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	68ba      	ldr	r2, [r7, #8]
 80019fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	887a      	ldrh	r2, [r7, #2]
 8001a04:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	887a      	ldrh	r2, [r7, #2]
 8001a0a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2200      	movs	r2, #0
 8001a16:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a22:	2b40      	cmp	r3, #64	; 0x40
 8001a24:	d007      	beq.n	8001a36 <HAL_SPI_TransmitReceive+0xf6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	6812      	ldr	r2, [r2, #0]
 8001a2e:	6812      	ldr	r2, [r2, #0]
 8001a30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a3e:	d171      	bne.n	8001b24 <HAL_SPI_TransmitReceive+0x1e4>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d004      	beq.n	8001a52 <HAL_SPI_TransmitReceive+0x112>
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d15d      	bne.n	8001b0e <HAL_SPI_TransmitReceive+0x1ce>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	68ba      	ldr	r2, [r7, #8]
 8001a58:	8812      	ldrh	r2, [r2, #0]
 8001a5a:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	3302      	adds	r3, #2
 8001a60:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001a70:	e04d      	b.n	8001b0e <HAL_SPI_TransmitReceive+0x1ce>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d01c      	beq.n	8001ab2 <HAL_SPI_TransmitReceive+0x172>
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d017      	beq.n	8001ab2 <HAL_SPI_TransmitReceive+0x172>
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	689b      	ldr	r3, [r3, #8]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d110      	bne.n	8001ab2 <HAL_SPI_TransmitReceive+0x172>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	8812      	ldrh	r2, [r2, #0]
 8001a98:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	3302      	adds	r3, #2
 8001a9e:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	3b01      	subs	r3, #1
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ab6:	b29b      	uxth	r3, r3
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d018      	beq.n	8001aee <HAL_SPI_TransmitReceive+0x1ae>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	689b      	ldr	r3, [r3, #8]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b01      	cmp	r3, #1
 8001ac8:	d111      	bne.n	8001aee <HAL_SPI_TransmitReceive+0x1ae>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	b29a      	uxth	r2, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	3302      	adds	r3, #2
 8001ada:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ae0:	b29b      	uxth	r3, r3
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8001aea:	2301      	movs	r3, #1
 8001aec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001af4:	d00b      	beq.n	8001b0e <HAL_SPI_TransmitReceive+0x1ce>
 8001af6:	f7fe fda9 	bl	800064c <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	1ad2      	subs	r2, r2, r3
 8001b00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d303      	bcc.n	8001b0e <HAL_SPI_TransmitReceive+0x1ce>
      {
        errorcode = HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001b0c:	e0a9      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d1ac      	bne.n	8001a72 <HAL_SPI_TransmitReceive+0x132>
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1a7      	bne.n	8001a72 <HAL_SPI_TransmitReceive+0x132>
 8001b22:	e071      	b.n	8001c08 <HAL_SPI_TransmitReceive+0x2c8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d004      	beq.n	8001b36 <HAL_SPI_TransmitReceive+0x1f6>
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d15e      	bne.n	8001bf4 <HAL_SPI_TransmitReceive+0x2b4>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	330c      	adds	r3, #12
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	3301      	adds	r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	3b01      	subs	r3, #1
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001b56:	e04d      	b.n	8001bf4 <HAL_SPI_TransmitReceive+0x2b4>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8001b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d01d      	beq.n	8001b9a <HAL_SPI_TransmitReceive+0x25a>
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d018      	beq.n	8001b9a <HAL_SPI_TransmitReceive+0x25a>
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d111      	bne.n	8001b9a <HAL_SPI_TransmitReceive+0x25a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f103 020c 	add.w	r2, r3, #12
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1c59      	adds	r1, r3, #1
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b8c:	b29b      	uxth	r3, r3
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	b29a      	uxth	r2, r3
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d017      	beq.n	8001bd4 <HAL_SPI_TransmitReceive+0x294>
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d110      	bne.n	8001bd4 <HAL_SPI_TransmitReceive+0x294>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	1c5a      	adds	r2, r3, #1
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	68d2      	ldr	r2, [r2, #12]
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8001bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bda:	d00b      	beq.n	8001bf4 <HAL_SPI_TransmitReceive+0x2b4>
 8001bdc:	f7fe fd36 	bl	800064c <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	1ad2      	subs	r2, r2, r3
 8001be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d303      	bcc.n	8001bf4 <HAL_SPI_TransmitReceive+0x2b4>
      {
        errorcode = HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8001bf2:	e036      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1ac      	bne.n	8001b58 <HAL_SPI_TransmitReceive+0x218>
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d1a7      	bne.n	8001b58 <HAL_SPI_TransmitReceive+0x218>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c0e:	2201      	movs	r2, #1
 8001c10:	2102      	movs	r1, #2
 8001c12:	68f8      	ldr	r0, [r7, #12]
 8001c14:	f000 f833 	bl	8001c7e <SPI_WaitFlagStateUntilTimeout>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d003      	beq.n	8001c26 <HAL_SPI_TransmitReceive+0x2e6>
  {
    errorcode = HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8001c24:	e01d      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001c2a:	68f8      	ldr	r0, [r7, #12]
 8001c2c:	f000 f890 	bl	8001d50 <SPI_CheckFlag_BSY>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d006      	beq.n	8001c44 <HAL_SPI_TransmitReceive+0x304>
  {
    errorcode = HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001c42:	e00e      	b.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d10a      	bne.n	8001c62 <HAL_SPI_TransmitReceive+0x322>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
  }
  
error :
  hspi->State = HAL_SPI_STATE_READY;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2201      	movs	r2, #1
 8001c66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001c72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3728      	adds	r7, #40	; 0x28
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b084      	sub	sp, #16
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	60f8      	str	r0, [r7, #12]
 8001c86:	60b9      	str	r1, [r7, #8]
 8001c88:	607a      	str	r2, [r7, #4]
 8001c8a:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001c8c:	e04d      	b.n	8001d2a <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c94:	d049      	beq.n	8001d2a <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d007      	beq.n	8001cac <SPI_WaitFlagStateUntilTimeout+0x2e>
 8001c9c:	f7fe fcd6 	bl	800064c <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	69bb      	ldr	r3, [r7, #24]
 8001ca4:	1ad2      	subs	r2, r2, r3
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d33e      	bcc.n	8001d2a <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	6852      	ldr	r2, [r2, #4]
 8001cb6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001cba:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001cc4:	d111      	bne.n	8001cea <SPI_WaitFlagStateUntilTimeout+0x6c>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cce:	d004      	beq.n	8001cda <SPI_WaitFlagStateUntilTimeout+0x5c>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd8:	d107      	bne.n	8001cea <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	6812      	ldr	r2, [r2, #0]
 8001ce2:	6812      	ldr	r2, [r2, #0]
 8001ce4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ce8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cf2:	d110      	bne.n	8001d16 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	6819      	ldr	r1, [r3, #0]
 8001cfe:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8001d02:	400b      	ands	r3, r1
 8001d04:	6013      	str	r3, [r2, #0]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	6812      	ldr	r2, [r2, #0]
 8001d0e:	6812      	ldr	r2, [r2, #0]
 8001d10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d14:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e00e      	b.n	8001d48 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	401a      	ands	r2, r3
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d101      	bne.n	8001d3e <SPI_WaitFlagStateUntilTimeout+0xc0>
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	e000      	b.n	8001d40 <SPI_WaitFlagStateUntilTimeout+0xc2>
 8001d3e:	2200      	movs	r2, #0
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d1a3      	bne.n	8001c8e <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af02      	add	r7, sp, #8
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	2200      	movs	r2, #0
 8001d64:	2180      	movs	r1, #128	; 0x80
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f7ff ff89 	bl	8001c7e <SPI_WaitFlagStateUntilTimeout>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d007      	beq.n	8001d82 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d76:	f043 0220 	orr.w	r2, r3, #32
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e000      	b.n	8001d84 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8001d82:	2300      	movs	r3, #0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e03f      	b.n	8001e1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d106      	bne.n	8001db8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f001 fefa 	bl	8003bac <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2224      	movs	r2, #36	; 0x24
 8001dbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	6812      	ldr	r2, [r2, #0]
 8001dc8:	68d2      	ldr	r2, [r2, #12]
 8001dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dce:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f000 f90b 	bl	8001fec <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	6912      	ldr	r2, [r2, #16]
 8001de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001de4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6812      	ldr	r2, [r2, #0]
 8001dee:	6952      	ldr	r2, [r2, #20]
 8001df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001df4:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6812      	ldr	r2, [r2, #0]
 8001dfe:	68d2      	ldr	r2, [r2, #12]
 8001e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e04:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2220      	movs	r2, #32
 8001e10:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2220      	movs	r2, #32
 8001e18:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}

08001e26 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	b088      	sub	sp, #32
 8001e2a:	af02      	add	r7, sp, #8
 8001e2c:	60f8      	str	r0, [r7, #12]
 8001e2e:	60b9      	str	r1, [r7, #8]
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	2b20      	cmp	r3, #32
 8001e44:	f040 8082 	bne.w	8001f4c <HAL_UART_Transmit+0x126>
  {
    if((pData == NULL ) || (Size == 0)) 
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d002      	beq.n	8001e54 <HAL_UART_Transmit+0x2e>
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e07a      	b.n	8001f4e <HAL_UART_Transmit+0x128>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d101      	bne.n	8001e66 <HAL_UART_Transmit+0x40>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e073      	b.n	8001f4e <HAL_UART_Transmit+0x128>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2221      	movs	r2, #33	; 0x21
 8001e78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001e7c:	f7fe fbe6 	bl	800064c <HAL_GetTick>
 8001e80:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	88fa      	ldrh	r2, [r7, #6]
 8001e86:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	88fa      	ldrh	r2, [r7, #6]
 8001e8c:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001e8e:	e041      	b.n	8001f14 <HAL_UART_Transmit+0xee>
    {
      huart->TxXferCount--;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	3b01      	subs	r3, #1
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ea6:	d121      	bne.n	8001eec <HAL_UART_Transmit+0xc6>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2180      	movs	r1, #128	; 0x80
 8001eb2:	68f8      	ldr	r0, [r7, #12]
 8001eb4:	f000 f84f 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e045      	b.n	8001f4e <HAL_UART_Transmit+0x128>
        }
        tmp = (uint16_t*) pData;
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	8812      	ldrh	r2, [r2, #0]
 8001ece:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ed2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	691b      	ldr	r3, [r3, #16]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d103      	bne.n	8001ee4 <HAL_UART_Transmit+0xbe>
        {
          pData +=2U;
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	3302      	adds	r3, #2
 8001ee0:	60bb      	str	r3, [r7, #8]
 8001ee2:	e017      	b.n	8001f14 <HAL_UART_Transmit+0xee>
        }
        else
        { 
          pData +=1U;
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	e013      	b.n	8001f14 <HAL_UART_Transmit+0xee>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	9300      	str	r3, [sp, #0]
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2180      	movs	r1, #128	; 0x80
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f000 f82d 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <HAL_UART_Transmit+0xe0>
        {
          return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e023      	b.n	8001f4e <HAL_UART_Transmit+0x128>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	1c59      	adds	r1, r3, #1
 8001f0e:	60b9      	str	r1, [r7, #8]
 8001f10:	781b      	ldrb	r3, [r3, #0]
 8001f12:	6053      	str	r3, [r2, #4]
    while(huart->TxXferCount > 0U)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d1b8      	bne.n	8001e90 <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	2200      	movs	r2, #0
 8001f26:	2140      	movs	r1, #64	; 0x40
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 f814 	bl	8001f56 <UART_WaitOnFlagUntilTimeout>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_UART_Transmit+0x112>
    { 
      return HAL_TIMEOUT;
 8001f34:	2303      	movs	r3, #3
 8001f36:	e00a      	b.n	8001f4e <HAL_UART_Transmit+0x128>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	e000      	b.n	8001f4e <HAL_UART_Transmit+0x128>
  }
  else
  {
    return HAL_BUSY;
 8001f4c:	2302      	movs	r3, #2
  }
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3718      	adds	r7, #24
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b084      	sub	sp, #16
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	603b      	str	r3, [r7, #0]
 8001f62:	4613      	mov	r3, r2
 8001f64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001f66:	e02c      	b.n	8001fc2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001f6e:	d028      	beq.n	8001fc2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d007      	beq.n	8001f86 <UART_WaitOnFlagUntilTimeout+0x30>
 8001f76:	f7fe fb69 	bl	800064c <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	1ad2      	subs	r2, r2, r3
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d91d      	bls.n	8001fc2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	68d2      	ldr	r2, [r2, #12]
 8001f90:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001f94:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	6952      	ldr	r2, [r2, #20]
 8001fa0:	f022 0201 	bic.w	r2, r2, #1
 8001fa4:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2220      	movs	r2, #32
 8001fb2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e00f      	b.n	8001fe2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	401a      	ands	r2, r3
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	429a      	cmp	r2, r3
 8001fd0:	bf0c      	ite	eq
 8001fd2:	2301      	moveq	r3, #1
 8001fd4:	2300      	movne	r3, #0
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d0c3      	beq.n	8001f68 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002006:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	68fa      	ldr	r2, [r7, #12]
 800200e:	4313      	orrs	r3, r2
 8002010:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002028:	f023 030c 	bic.w	r3, r3, #12
 800202c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	689a      	ldr	r2, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	691b      	ldr	r3, [r3, #16]
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	695b      	ldr	r3, [r3, #20]
 800203c:	431a      	orrs	r2, r3
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	69db      	ldr	r3, [r3, #28]
 8002042:	4313      	orrs	r3, r2
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	4313      	orrs	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002060:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4313      	orrs	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	68fa      	ldr	r2, [r7, #12]
 8002072:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800207c:	f040 80e4 	bne.w	8002248 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4aab      	ldr	r2, [pc, #684]	; (8002334 <UART_SetConfig+0x348>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d004      	beq.n	8002094 <UART_SetConfig+0xa8>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4aaa      	ldr	r2, [pc, #680]	; (8002338 <UART_SetConfig+0x34c>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d16c      	bne.n	800216e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	f7ff f992 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 800209c:	4602      	mov	r2, r0
 800209e:	4613      	mov	r3, r2
 80020a0:	009b      	lsls	r3, r3, #2
 80020a2:	4413      	add	r3, r2
 80020a4:	009a      	lsls	r2, r3, #2
 80020a6:	441a      	add	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b2:	4aa2      	ldr	r2, [pc, #648]	; (800233c <UART_SetConfig+0x350>)
 80020b4:	fba2 2303 	umull	r2, r3, r2, r3
 80020b8:	095b      	lsrs	r3, r3, #5
 80020ba:	011d      	lsls	r5, r3, #4
 80020bc:	f7ff f980 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 80020c0:	4602      	mov	r2, r0
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	009a      	lsls	r2, r3, #2
 80020ca:	441a      	add	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	fbb2 f6f3 	udiv	r6, r2, r3
 80020d6:	f7ff f973 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 80020da:	4602      	mov	r2, r0
 80020dc:	4613      	mov	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	009a      	lsls	r2, r3, #2
 80020e4:	441a      	add	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f0:	4a92      	ldr	r2, [pc, #584]	; (800233c <UART_SetConfig+0x350>)
 80020f2:	fba2 2303 	umull	r2, r3, r2, r3
 80020f6:	095b      	lsrs	r3, r3, #5
 80020f8:	2264      	movs	r2, #100	; 0x64
 80020fa:	fb02 f303 	mul.w	r3, r2, r3
 80020fe:	1af3      	subs	r3, r6, r3
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	3332      	adds	r3, #50	; 0x32
 8002104:	4a8d      	ldr	r2, [pc, #564]	; (800233c <UART_SetConfig+0x350>)
 8002106:	fba2 2303 	umull	r2, r3, r2, r3
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	005b      	lsls	r3, r3, #1
 800210e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002112:	441d      	add	r5, r3
 8002114:	f7ff f954 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 8002118:	4602      	mov	r2, r0
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	009a      	lsls	r2, r3, #2
 8002122:	441a      	add	r2, r3
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	fbb2 f6f3 	udiv	r6, r2, r3
 800212e:	f7ff f947 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 8002132:	4602      	mov	r2, r0
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	009a      	lsls	r2, r3, #2
 800213c:	441a      	add	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	fbb2 f3f3 	udiv	r3, r2, r3
 8002148:	4a7c      	ldr	r2, [pc, #496]	; (800233c <UART_SetConfig+0x350>)
 800214a:	fba2 2303 	umull	r2, r3, r2, r3
 800214e:	095b      	lsrs	r3, r3, #5
 8002150:	2264      	movs	r2, #100	; 0x64
 8002152:	fb02 f303 	mul.w	r3, r2, r3
 8002156:	1af3      	subs	r3, r6, r3
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	3332      	adds	r3, #50	; 0x32
 800215c:	4a77      	ldr	r2, [pc, #476]	; (800233c <UART_SetConfig+0x350>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	095b      	lsrs	r3, r3, #5
 8002164:	f003 0307 	and.w	r3, r3, #7
 8002168:	442b      	add	r3, r5
 800216a:	60a3      	str	r3, [r4, #8]
 800216c:	e154      	b.n	8002418 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681c      	ldr	r4, [r3, #0]
 8002172:	f7ff f911 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 8002176:	4602      	mov	r2, r0
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	009a      	lsls	r2, r3, #2
 8002180:	441a      	add	r2, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fbb2 f3f3 	udiv	r3, r2, r3
 800218c:	4a6b      	ldr	r2, [pc, #428]	; (800233c <UART_SetConfig+0x350>)
 800218e:	fba2 2303 	umull	r2, r3, r2, r3
 8002192:	095b      	lsrs	r3, r3, #5
 8002194:	011d      	lsls	r5, r3, #4
 8002196:	f7ff f8ff 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 800219a:	4602      	mov	r2, r0
 800219c:	4613      	mov	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	4413      	add	r3, r2
 80021a2:	009a      	lsls	r2, r3, #2
 80021a4:	441a      	add	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80021b0:	f7ff f8f2 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 80021b4:	4602      	mov	r2, r0
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	009a      	lsls	r2, r3, #2
 80021be:	441a      	add	r2, r3
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ca:	4a5c      	ldr	r2, [pc, #368]	; (800233c <UART_SetConfig+0x350>)
 80021cc:	fba2 2303 	umull	r2, r3, r2, r3
 80021d0:	095b      	lsrs	r3, r3, #5
 80021d2:	2264      	movs	r2, #100	; 0x64
 80021d4:	fb02 f303 	mul.w	r3, r2, r3
 80021d8:	1af3      	subs	r3, r6, r3
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	3332      	adds	r3, #50	; 0x32
 80021de:	4a57      	ldr	r2, [pc, #348]	; (800233c <UART_SetConfig+0x350>)
 80021e0:	fba2 2303 	umull	r2, r3, r2, r3
 80021e4:	095b      	lsrs	r3, r3, #5
 80021e6:	005b      	lsls	r3, r3, #1
 80021e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021ec:	441d      	add	r5, r3
 80021ee:	f7ff f8d3 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 80021f2:	4602      	mov	r2, r0
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	009a      	lsls	r2, r3, #2
 80021fc:	441a      	add	r2, r3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	fbb2 f6f3 	udiv	r6, r2, r3
 8002208:	f7ff f8c6 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 800220c:	4602      	mov	r2, r0
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	009a      	lsls	r2, r3, #2
 8002216:	441a      	add	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	005b      	lsls	r3, r3, #1
 800221e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002222:	4a46      	ldr	r2, [pc, #280]	; (800233c <UART_SetConfig+0x350>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	095b      	lsrs	r3, r3, #5
 800222a:	2264      	movs	r2, #100	; 0x64
 800222c:	fb02 f303 	mul.w	r3, r2, r3
 8002230:	1af3      	subs	r3, r6, r3
 8002232:	00db      	lsls	r3, r3, #3
 8002234:	3332      	adds	r3, #50	; 0x32
 8002236:	4a41      	ldr	r2, [pc, #260]	; (800233c <UART_SetConfig+0x350>)
 8002238:	fba2 2303 	umull	r2, r3, r2, r3
 800223c:	095b      	lsrs	r3, r3, #5
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	442b      	add	r3, r5
 8002244:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002246:	e0e7      	b.n	8002418 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a39      	ldr	r2, [pc, #228]	; (8002334 <UART_SetConfig+0x348>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d004      	beq.n	800225c <UART_SetConfig+0x270>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4a38      	ldr	r2, [pc, #224]	; (8002338 <UART_SetConfig+0x34c>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d171      	bne.n	8002340 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681c      	ldr	r4, [r3, #0]
 8002260:	f7ff f8ae 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 8002264:	4602      	mov	r2, r0
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	009a      	lsls	r2, r3, #2
 800226e:	441a      	add	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	fbb2 f3f3 	udiv	r3, r2, r3
 800227a:	4a30      	ldr	r2, [pc, #192]	; (800233c <UART_SetConfig+0x350>)
 800227c:	fba2 2303 	umull	r2, r3, r2, r3
 8002280:	095b      	lsrs	r3, r3, #5
 8002282:	011d      	lsls	r5, r3, #4
 8002284:	f7ff f89c 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 8002288:	4602      	mov	r2, r0
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	009a      	lsls	r2, r3, #2
 8002292:	441a      	add	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	009b      	lsls	r3, r3, #2
 800229a:	fbb2 f6f3 	udiv	r6, r2, r3
 800229e:	f7ff f88f 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 80022a2:	4602      	mov	r2, r0
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	009a      	lsls	r2, r3, #2
 80022ac:	441a      	add	r2, r3
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b8:	4a20      	ldr	r2, [pc, #128]	; (800233c <UART_SetConfig+0x350>)
 80022ba:	fba2 2303 	umull	r2, r3, r2, r3
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2264      	movs	r2, #100	; 0x64
 80022c2:	fb02 f303 	mul.w	r3, r2, r3
 80022c6:	1af3      	subs	r3, r6, r3
 80022c8:	011b      	lsls	r3, r3, #4
 80022ca:	3332      	adds	r3, #50	; 0x32
 80022cc:	4a1b      	ldr	r2, [pc, #108]	; (800233c <UART_SetConfig+0x350>)
 80022ce:	fba2 2303 	umull	r2, r3, r2, r3
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022d8:	441d      	add	r5, r3
 80022da:	f7ff f871 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 80022de:	4602      	mov	r2, r0
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	009a      	lsls	r2, r3, #2
 80022e8:	441a      	add	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80022f4:	f7ff f864 	bl	80013c0 <HAL_RCC_GetPCLK2Freq>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	009a      	lsls	r2, r3, #2
 8002302:	441a      	add	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	fbb2 f3f3 	udiv	r3, r2, r3
 800230e:	4a0b      	ldr	r2, [pc, #44]	; (800233c <UART_SetConfig+0x350>)
 8002310:	fba2 2303 	umull	r2, r3, r2, r3
 8002314:	095b      	lsrs	r3, r3, #5
 8002316:	2264      	movs	r2, #100	; 0x64
 8002318:	fb02 f303 	mul.w	r3, r2, r3
 800231c:	1af3      	subs	r3, r6, r3
 800231e:	011b      	lsls	r3, r3, #4
 8002320:	3332      	adds	r3, #50	; 0x32
 8002322:	4a06      	ldr	r2, [pc, #24]	; (800233c <UART_SetConfig+0x350>)
 8002324:	fba2 2303 	umull	r2, r3, r2, r3
 8002328:	095b      	lsrs	r3, r3, #5
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	442b      	add	r3, r5
 8002330:	60a3      	str	r3, [r4, #8]
 8002332:	e071      	b.n	8002418 <UART_SetConfig+0x42c>
 8002334:	40011000 	.word	0x40011000
 8002338:	40011400 	.word	0x40011400
 800233c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681c      	ldr	r4, [r3, #0]
 8002344:	f7ff f828 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 8002348:	4602      	mov	r2, r0
 800234a:	4613      	mov	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	009a      	lsls	r2, r3, #2
 8002352:	441a      	add	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	fbb2 f3f3 	udiv	r3, r2, r3
 800235e:	4a30      	ldr	r2, [pc, #192]	; (8002420 <UART_SetConfig+0x434>)
 8002360:	fba2 2303 	umull	r2, r3, r2, r3
 8002364:	095b      	lsrs	r3, r3, #5
 8002366:	011d      	lsls	r5, r3, #4
 8002368:	f7ff f816 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 800236c:	4602      	mov	r2, r0
 800236e:	4613      	mov	r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	4413      	add	r3, r2
 8002374:	009a      	lsls	r2, r3, #2
 8002376:	441a      	add	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	fbb2 f6f3 	udiv	r6, r2, r3
 8002382:	f7ff f809 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 8002386:	4602      	mov	r2, r0
 8002388:	4613      	mov	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	4413      	add	r3, r2
 800238e:	009a      	lsls	r2, r3, #2
 8002390:	441a      	add	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	fbb2 f3f3 	udiv	r3, r2, r3
 800239c:	4a20      	ldr	r2, [pc, #128]	; (8002420 <UART_SetConfig+0x434>)
 800239e:	fba2 2303 	umull	r2, r3, r2, r3
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	2264      	movs	r2, #100	; 0x64
 80023a6:	fb02 f303 	mul.w	r3, r2, r3
 80023aa:	1af3      	subs	r3, r6, r3
 80023ac:	011b      	lsls	r3, r3, #4
 80023ae:	3332      	adds	r3, #50	; 0x32
 80023b0:	4a1b      	ldr	r2, [pc, #108]	; (8002420 <UART_SetConfig+0x434>)
 80023b2:	fba2 2303 	umull	r2, r3, r2, r3
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023bc:	441d      	add	r5, r3
 80023be:	f7fe ffeb 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 80023c2:	4602      	mov	r2, r0
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	009a      	lsls	r2, r3, #2
 80023cc:	441a      	add	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80023d8:	f7fe ffde 	bl	8001398 <HAL_RCC_GetPCLK1Freq>
 80023dc:	4602      	mov	r2, r0
 80023de:	4613      	mov	r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	4413      	add	r3, r2
 80023e4:	009a      	lsls	r2, r3, #2
 80023e6:	441a      	add	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f2:	4a0b      	ldr	r2, [pc, #44]	; (8002420 <UART_SetConfig+0x434>)
 80023f4:	fba2 2303 	umull	r2, r3, r2, r3
 80023f8:	095b      	lsrs	r3, r3, #5
 80023fa:	2264      	movs	r2, #100	; 0x64
 80023fc:	fb02 f303 	mul.w	r3, r2, r3
 8002400:	1af3      	subs	r3, r6, r3
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	3332      	adds	r3, #50	; 0x32
 8002406:	4a06      	ldr	r2, [pc, #24]	; (8002420 <UART_SetConfig+0x434>)
 8002408:	fba2 2303 	umull	r2, r3, r2, r3
 800240c:	095b      	lsrs	r3, r3, #5
 800240e:	f003 030f 	and.w	r3, r3, #15
 8002412:	442b      	add	r3, r5
 8002414:	60a3      	str	r3, [r4, #8]
}
 8002416:	e7ff      	b.n	8002418 <UART_SetConfig+0x42c>
 8002418:	bf00      	nop
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002420:	51eb851f 	.word	0x51eb851f

08002424 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002424:	b480      	push	{r7}
 8002426:	b085      	sub	sp, #20
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002432:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002436:	2b84      	cmp	r3, #132	; 0x84
 8002438:	d005      	beq.n	8002446 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800243a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	4413      	add	r3, r2
 8002442:	3303      	adds	r3, #3
 8002444:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002446:	68fb      	ldr	r3, [r7, #12]
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002458:	f000 fe08 	bl	800306c <vTaskStartScheduler>
  
  return osOK;
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	bd80      	pop	{r7, pc}

08002462 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002462:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002464:	b087      	sub	sp, #28
 8002466:	af02      	add	r7, sp, #8
 8002468:	6078      	str	r0, [r7, #4]
 800246a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685c      	ldr	r4, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002478:	b29e      	uxth	r6, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff ffcf 	bl	8002424 <makeFreeRtosPriority>
 8002486:	4602      	mov	r2, r0
 8002488:	f107 030c 	add.w	r3, r7, #12
 800248c:	9301      	str	r3, [sp, #4]
 800248e:	9200      	str	r2, [sp, #0]
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	4632      	mov	r2, r6
 8002494:	4629      	mov	r1, r5
 8002496:	4620      	mov	r0, r4
 8002498:	f000 fc8a 	bl	8002db0 <xTaskCreate>
 800249c:	4603      	mov	r3, r0
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d001      	beq.n	80024a6 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e000      	b.n	80024a8 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80024a6:	68fb      	ldr	r3, [r7, #12]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024b0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <osDelay+0x16>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	e000      	b.n	80024c8 <osDelay+0x18>
 80024c6:	2301      	movs	r3, #1
 80024c8:	4618      	mov	r0, r3
 80024ca:	f000 fd9b 	bl	8003004 <vTaskDelay>
  
  return osOK;
 80024ce:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80024dc:	f001 f896 	bl	800360c <xTaskGetSchedulerState>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d001      	beq.n	80024ea <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80024e6:	f000 fa47 	bl	8002978 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}

080024ee <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f103 0208 	add.w	r2, r3, #8
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002506:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f103 0208 	add.w	r2, r3, #8
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f103 0208 	add.w	r2, r3, #8
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002522:	bf00      	nop
 8002524:	370c      	adds	r7, #12
 8002526:	46bd      	mov	sp, r7
 8002528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252c:	4770      	bx	lr

0800252e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800252e:	b480      	push	{r7}
 8002530:	b083      	sub	sp, #12
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	689a      	ldr	r2, [r3, #8]
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	1c5a      	adds	r2, r3, #1
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	601a      	str	r2, [r3, #0]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025a6:	d103      	bne.n	80025b0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	e00c      	b.n	80025ca <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3308      	adds	r3, #8
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	e002      	b.n	80025be <vListInsert+0x2e>
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d9f6      	bls.n	80025b8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	685a      	ldr	r2, [r3, #4]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	1c5a      	adds	r2, r3, #1
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	601a      	str	r2, [r3, #0]
}
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002602:	b480      	push	{r7}
 8002604:	b085      	sub	sp, #20
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	691b      	ldr	r3, [r3, #16]
 800260e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6892      	ldr	r2, [r2, #8]
 8002618:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6852      	ldr	r2, [r2, #4]
 8002622:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	685a      	ldr	r2, [r3, #4]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	429a      	cmp	r2, r3
 800262c:	d103      	bne.n	8002636 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689a      	ldr	r2, [r3, #8]
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	1e5a      	subs	r2, r3, #1
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
}
 800264a:	4618      	mov	r0, r3
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
	...

08002658 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	3b04      	subs	r3, #4
 8002668:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002670:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	3b04      	subs	r3, #4
 8002676:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	f023 0201 	bic.w	r2, r3, #1
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	3b04      	subs	r3, #4
 8002686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002688:	4a0c      	ldr	r2, [pc, #48]	; (80026bc <pxPortInitialiseStack+0x64>)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	3b14      	subs	r3, #20
 8002692:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	3b04      	subs	r3, #4
 800269e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f06f 0202 	mvn.w	r2, #2
 80026a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3b20      	subs	r3, #32
 80026ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80026ae:	68fb      	ldr	r3, [r7, #12]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	080026c1 	.word	0x080026c1

080026c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80026c6:	4b0c      	ldr	r3, [pc, #48]	; (80026f8 <prvTaskExitError+0x38>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ce:	d009      	beq.n	80026e4 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80026d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	607b      	str	r3, [r7, #4]
 80026e2:	e7fe      	b.n	80026e2 <prvTaskExitError+0x22>
 80026e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026e8:	f383 8811 	msr	BASEPRI, r3
 80026ec:	f3bf 8f6f 	isb	sy
 80026f0:	f3bf 8f4f 	dsb	sy
 80026f4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80026f6:	e7fe      	b.n	80026f6 <prvTaskExitError+0x36>
 80026f8:	20000008 	.word	0x20000008
 80026fc:	00000000 	.word	0x00000000

08002700 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002700:	4b07      	ldr	r3, [pc, #28]	; (8002720 <pxCurrentTCBConst2>)
 8002702:	6819      	ldr	r1, [r3, #0]
 8002704:	6808      	ldr	r0, [r1, #0]
 8002706:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800270a:	f380 8809 	msr	PSP, r0
 800270e:	f3bf 8f6f 	isb	sy
 8002712:	f04f 0000 	mov.w	r0, #0
 8002716:	f380 8811 	msr	BASEPRI, r0
 800271a:	4770      	bx	lr
 800271c:	f3af 8000 	nop.w

08002720 <pxCurrentTCBConst2>:
 8002720:	20003cb0 	.word	0x20003cb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002724:	bf00      	nop
 8002726:	bf00      	nop

08002728 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8002728:	4806      	ldr	r0, [pc, #24]	; (8002744 <prvPortStartFirstTask+0x1c>)
 800272a:	6800      	ldr	r0, [r0, #0]
 800272c:	6800      	ldr	r0, [r0, #0]
 800272e:	f380 8808 	msr	MSP, r0
 8002732:	b662      	cpsie	i
 8002734:	b661      	cpsie	f
 8002736:	f3bf 8f4f 	dsb	sy
 800273a:	f3bf 8f6f 	isb	sy
 800273e:	df00      	svc	0
 8002740:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002742:	bf00      	nop
 8002744:	e000ed08 	.word	0xe000ed08

08002748 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800274e:	4b3b      	ldr	r3, [pc, #236]	; (800283c <xPortStartScheduler+0xf4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a3b      	ldr	r2, [pc, #236]	; (8002840 <xPortStartScheduler+0xf8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d109      	bne.n	800276c <xPortStartScheduler+0x24>
 8002758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800275c:	f383 8811 	msr	BASEPRI, r3
 8002760:	f3bf 8f6f 	isb	sy
 8002764:	f3bf 8f4f 	dsb	sy
 8002768:	613b      	str	r3, [r7, #16]
 800276a:	e7fe      	b.n	800276a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800276c:	4b33      	ldr	r3, [pc, #204]	; (800283c <xPortStartScheduler+0xf4>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a34      	ldr	r2, [pc, #208]	; (8002844 <xPortStartScheduler+0xfc>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d109      	bne.n	800278a <xPortStartScheduler+0x42>
 8002776:	f04f 0350 	mov.w	r3, #80	; 0x50
 800277a:	f383 8811 	msr	BASEPRI, r3
 800277e:	f3bf 8f6f 	isb	sy
 8002782:	f3bf 8f4f 	dsb	sy
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	e7fe      	b.n	8002788 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800278a:	4b2f      	ldr	r3, [pc, #188]	; (8002848 <xPortStartScheduler+0x100>)
 800278c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	22ff      	movs	r2, #255	; 0xff
 800279a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80027ac:	b2da      	uxtb	r2, r3
 80027ae:	4b27      	ldr	r3, [pc, #156]	; (800284c <xPortStartScheduler+0x104>)
 80027b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80027b2:	4b27      	ldr	r3, [pc, #156]	; (8002850 <xPortStartScheduler+0x108>)
 80027b4:	2207      	movs	r2, #7
 80027b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027b8:	e009      	b.n	80027ce <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 80027ba:	4b25      	ldr	r3, [pc, #148]	; (8002850 <xPortStartScheduler+0x108>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	3b01      	subs	r3, #1
 80027c0:	4a23      	ldr	r2, [pc, #140]	; (8002850 <xPortStartScheduler+0x108>)
 80027c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027d6:	2b80      	cmp	r3, #128	; 0x80
 80027d8:	d0ef      	beq.n	80027ba <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <xPortStartScheduler+0x108>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	021b      	lsls	r3, r3, #8
 80027e0:	4a1b      	ldr	r2, [pc, #108]	; (8002850 <xPortStartScheduler+0x108>)
 80027e2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80027e4:	4b1a      	ldr	r3, [pc, #104]	; (8002850 <xPortStartScheduler+0x108>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80027ec:	4a18      	ldr	r2, [pc, #96]	; (8002850 <xPortStartScheduler+0x108>)
 80027ee:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80027f8:	4a16      	ldr	r2, [pc, #88]	; (8002854 <xPortStartScheduler+0x10c>)
 80027fa:	4b16      	ldr	r3, [pc, #88]	; (8002854 <xPortStartScheduler+0x10c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002802:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002804:	4a13      	ldr	r2, [pc, #76]	; (8002854 <xPortStartScheduler+0x10c>)
 8002806:	4b13      	ldr	r3, [pc, #76]	; (8002854 <xPortStartScheduler+0x10c>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800280e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002810:	f000 f8d2 	bl	80029b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002814:	4b10      	ldr	r3, [pc, #64]	; (8002858 <xPortStartScheduler+0x110>)
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800281a:	f000 f8e9 	bl	80029f0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800281e:	4a0f      	ldr	r2, [pc, #60]	; (800285c <xPortStartScheduler+0x114>)
 8002820:	4b0e      	ldr	r3, [pc, #56]	; (800285c <xPortStartScheduler+0x114>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002828:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800282a:	f7ff ff7d 	bl	8002728 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800282e:	f7ff ff47 	bl	80026c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3718      	adds	r7, #24
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	e000ed00 	.word	0xe000ed00
 8002840:	410fc271 	.word	0x410fc271
 8002844:	410fc270 	.word	0x410fc270
 8002848:	e000e400 	.word	0xe000e400
 800284c:	20000090 	.word	0x20000090
 8002850:	20000094 	.word	0x20000094
 8002854:	e000ed20 	.word	0xe000ed20
 8002858:	20000008 	.word	0x20000008
 800285c:	e000ef34 	.word	0xe000ef34

08002860 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800286a:	f383 8811 	msr	BASEPRI, r3
 800286e:	f3bf 8f6f 	isb	sy
 8002872:	f3bf 8f4f 	dsb	sy
 8002876:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <vPortEnterCritical+0x54>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	3301      	adds	r3, #1
 800287e:	4a0d      	ldr	r2, [pc, #52]	; (80028b4 <vPortEnterCritical+0x54>)
 8002880:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002882:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <vPortEnterCritical+0x54>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d10e      	bne.n	80028a8 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800288a:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <vPortEnterCritical+0x58>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	b2db      	uxtb	r3, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d009      	beq.n	80028a8 <vPortEnterCritical+0x48>
 8002894:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002898:	f383 8811 	msr	BASEPRI, r3
 800289c:	f3bf 8f6f 	isb	sy
 80028a0:	f3bf 8f4f 	dsb	sy
 80028a4:	603b      	str	r3, [r7, #0]
 80028a6:	e7fe      	b.n	80028a6 <vPortEnterCritical+0x46>
	}
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	20000008 	.word	0x20000008
 80028b8:	e000ed04 	.word	0xe000ed04

080028bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80028c2:	4b11      	ldr	r3, [pc, #68]	; (8002908 <vPortExitCritical+0x4c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d109      	bne.n	80028de <vPortExitCritical+0x22>
 80028ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028ce:	f383 8811 	msr	BASEPRI, r3
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	f3bf 8f4f 	dsb	sy
 80028da:	607b      	str	r3, [r7, #4]
 80028dc:	e7fe      	b.n	80028dc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80028de:	4b0a      	ldr	r3, [pc, #40]	; (8002908 <vPortExitCritical+0x4c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	4a08      	ldr	r2, [pc, #32]	; (8002908 <vPortExitCritical+0x4c>)
 80028e6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80028e8:	4b07      	ldr	r3, [pc, #28]	; (8002908 <vPortExitCritical+0x4c>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d104      	bne.n	80028fa <vPortExitCritical+0x3e>
 80028f0:	2300      	movs	r3, #0
 80028f2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	20000008 	.word	0x20000008
 800290c:	00000000 	.word	0x00000000

08002910 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002910:	f3ef 8009 	mrs	r0, PSP
 8002914:	f3bf 8f6f 	isb	sy
 8002918:	4b15      	ldr	r3, [pc, #84]	; (8002970 <pxCurrentTCBConst>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	f01e 0f10 	tst.w	lr, #16
 8002920:	bf08      	it	eq
 8002922:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002926:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800292a:	6010      	str	r0, [r2, #0]
 800292c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8002930:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002934:	f380 8811 	msr	BASEPRI, r0
 8002938:	f3bf 8f4f 	dsb	sy
 800293c:	f3bf 8f6f 	isb	sy
 8002940:	f000 fd40 	bl	80033c4 <vTaskSwitchContext>
 8002944:	f04f 0000 	mov.w	r0, #0
 8002948:	f380 8811 	msr	BASEPRI, r0
 800294c:	bc08      	pop	{r3}
 800294e:	6819      	ldr	r1, [r3, #0]
 8002950:	6808      	ldr	r0, [r1, #0]
 8002952:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002956:	f01e 0f10 	tst.w	lr, #16
 800295a:	bf08      	it	eq
 800295c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002960:	f380 8809 	msr	PSP, r0
 8002964:	f3bf 8f6f 	isb	sy
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	f3af 8000 	nop.w

08002970 <pxCurrentTCBConst>:
 8002970:	20003cb0 	.word	0x20003cb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop

08002978 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
	__asm volatile
 800297e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002982:	f383 8811 	msr	BASEPRI, r3
 8002986:	f3bf 8f6f 	isb	sy
 800298a:	f3bf 8f4f 	dsb	sy
 800298e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002990:	f000 fc5c 	bl	800324c <xTaskIncrementTick>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d003      	beq.n	80029a2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800299a:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <xPortSysTickHandler+0x3c>)
 800299c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	2300      	movs	r3, #0
 80029a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	e000ed04 	.word	0xe000ed04

080029b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80029bc:	4a08      	ldr	r2, [pc, #32]	; (80029e0 <vPortSetupTimerInterrupt+0x28>)
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <vPortSetupTimerInterrupt+0x2c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4909      	ldr	r1, [pc, #36]	; (80029e8 <vPortSetupTimerInterrupt+0x30>)
 80029c4:	fba1 1303 	umull	r1, r3, r1, r3
 80029c8:	099b      	lsrs	r3, r3, #6
 80029ca:	3b01      	subs	r3, #1
 80029cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80029ce:	4b07      	ldr	r3, [pc, #28]	; (80029ec <vPortSetupTimerInterrupt+0x34>)
 80029d0:	2207      	movs	r2, #7
 80029d2:	601a      	str	r2, [r3, #0]
}
 80029d4:	bf00      	nop
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
 80029de:	bf00      	nop
 80029e0:	e000e014 	.word	0xe000e014
 80029e4:	2000000c 	.word	0x2000000c
 80029e8:	10624dd3 	.word	0x10624dd3
 80029ec:	e000e010 	.word	0xe000e010

080029f0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80029f0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002a00 <vPortEnableVFP+0x10>
 80029f4:	6801      	ldr	r1, [r0, #0]
 80029f6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80029fa:	6001      	str	r1, [r0, #0]
 80029fc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80029fe:	bf00      	nop
 8002a00:	e000ed88 	.word	0xe000ed88

08002a04 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08a      	sub	sp, #40	; 0x28
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002a10:	f000 fb72 	bl	80030f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002a14:	4b57      	ldr	r3, [pc, #348]	; (8002b74 <pvPortMalloc+0x170>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002a1c:	f000 f90c 	bl	8002c38 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002a20:	4b55      	ldr	r3, [pc, #340]	; (8002b78 <pvPortMalloc+0x174>)
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	4013      	ands	r3, r2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	f040 808c 	bne.w	8002b46 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01c      	beq.n	8002a6e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8002a34:	2208      	movs	r2, #8
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d013      	beq.n	8002a6e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f023 0307 	bic.w	r3, r3, #7
 8002a4c:	3308      	adds	r3, #8
 8002a4e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d009      	beq.n	8002a6e <pvPortMalloc+0x6a>
	__asm volatile
 8002a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5e:	f383 8811 	msr	BASEPRI, r3
 8002a62:	f3bf 8f6f 	isb	sy
 8002a66:	f3bf 8f4f 	dsb	sy
 8002a6a:	617b      	str	r3, [r7, #20]
 8002a6c:	e7fe      	b.n	8002a6c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d068      	beq.n	8002b46 <pvPortMalloc+0x142>
 8002a74:	4b41      	ldr	r3, [pc, #260]	; (8002b7c <pvPortMalloc+0x178>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d863      	bhi.n	8002b46 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002a7e:	4b40      	ldr	r3, [pc, #256]	; (8002b80 <pvPortMalloc+0x17c>)
 8002a80:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002a82:	4b3f      	ldr	r3, [pc, #252]	; (8002b80 <pvPortMalloc+0x17c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a88:	e004      	b.n	8002a94 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d203      	bcs.n	8002aa6 <pvPortMalloc+0xa2>
 8002a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f1      	bne.n	8002a8a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002aa6:	4b33      	ldr	r3, [pc, #204]	; (8002b74 <pvPortMalloc+0x170>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d04a      	beq.n	8002b46 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002ab0:	6a3b      	ldr	r3, [r7, #32]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	2208      	movs	r2, #8
 8002ab6:	4413      	add	r3, r2
 8002ab8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	6a3b      	ldr	r3, [r7, #32]
 8002ac0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	685a      	ldr	r2, [r3, #4]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	1ad2      	subs	r2, r2, r3
 8002aca:	2308      	movs	r3, #8
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d91e      	bls.n	8002b10 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d009      	beq.n	8002af8 <pvPortMalloc+0xf4>
 8002ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ae8:	f383 8811 	msr	BASEPRI, r3
 8002aec:	f3bf 8f6f 	isb	sy
 8002af0:	f3bf 8f4f 	dsb	sy
 8002af4:	613b      	str	r3, [r7, #16]
 8002af6:	e7fe      	b.n	8002af6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	1ad2      	subs	r2, r2, r3
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002b0a:	69b8      	ldr	r0, [r7, #24]
 8002b0c:	f000 f8f6 	bl	8002cfc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002b10:	4b1a      	ldr	r3, [pc, #104]	; (8002b7c <pvPortMalloc+0x178>)
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	4a18      	ldr	r2, [pc, #96]	; (8002b7c <pvPortMalloc+0x178>)
 8002b1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002b1e:	4b17      	ldr	r3, [pc, #92]	; (8002b7c <pvPortMalloc+0x178>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	4b18      	ldr	r3, [pc, #96]	; (8002b84 <pvPortMalloc+0x180>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d203      	bcs.n	8002b32 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <pvPortMalloc+0x178>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a15      	ldr	r2, [pc, #84]	; (8002b84 <pvPortMalloc+0x180>)
 8002b30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <pvPortMalloc+0x174>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	431a      	orrs	r2, r3
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002b46:	f000 fae5 	bl	8003114 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f003 0307 	and.w	r3, r3, #7
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d009      	beq.n	8002b68 <pvPortMalloc+0x164>
 8002b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b58:	f383 8811 	msr	BASEPRI, r3
 8002b5c:	f3bf 8f6f 	isb	sy
 8002b60:	f3bf 8f4f 	dsb	sy
 8002b64:	60fb      	str	r3, [r7, #12]
 8002b66:	e7fe      	b.n	8002b66 <pvPortMalloc+0x162>
	return pvReturn;
 8002b68:	69fb      	ldr	r3, [r7, #28]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3728      	adds	r7, #40	; 0x28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20003ca0 	.word	0x20003ca0
 8002b78:	20003cac 	.word	0x20003cac
 8002b7c:	20003ca4 	.word	0x20003ca4
 8002b80:	20003c98 	.word	0x20003c98
 8002b84:	20003ca8 	.word	0x20003ca8

08002b88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d046      	beq.n	8002c28 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002b9a:	2308      	movs	r3, #8
 8002b9c:	425b      	negs	r3, r3
 8002b9e:	697a      	ldr	r2, [r7, #20]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	685a      	ldr	r2, [r3, #4]
 8002bac:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <vPortFree+0xa8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d109      	bne.n	8002bca <vPortFree+0x42>
 8002bb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bba:	f383 8811 	msr	BASEPRI, r3
 8002bbe:	f3bf 8f6f 	isb	sy
 8002bc2:	f3bf 8f4f 	dsb	sy
 8002bc6:	60fb      	str	r3, [r7, #12]
 8002bc8:	e7fe      	b.n	8002bc8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d009      	beq.n	8002be6 <vPortFree+0x5e>
 8002bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd6:	f383 8811 	msr	BASEPRI, r3
 8002bda:	f3bf 8f6f 	isb	sy
 8002bde:	f3bf 8f4f 	dsb	sy
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	e7fe      	b.n	8002be4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <vPortFree+0xa8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d019      	beq.n	8002c28 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d115      	bne.n	8002c28 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <vPortFree+0xa8>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	43db      	mvns	r3, r3
 8002c06:	401a      	ands	r2, r3
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002c0c:	f000 fa74 	bl	80030f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <vPortFree+0xac>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4413      	add	r3, r2
 8002c1a:	4a06      	ldr	r2, [pc, #24]	; (8002c34 <vPortFree+0xac>)
 8002c1c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002c1e:	6938      	ldr	r0, [r7, #16]
 8002c20:	f000 f86c 	bl	8002cfc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8002c24:	f000 fa76 	bl	8003114 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002c28:	bf00      	nop
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20003cac 	.word	0x20003cac
 8002c34:	20003ca4 	.word	0x20003ca4

08002c38 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002c3e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002c42:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002c44:	4b27      	ldr	r3, [pc, #156]	; (8002ce4 <prvHeapInit+0xac>)
 8002c46:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f003 0307 	and.w	r3, r3, #7
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00c      	beq.n	8002c6c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	3307      	adds	r3, #7
 8002c56:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f023 0307 	bic.w	r3, r3, #7
 8002c5e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	4a1f      	ldr	r2, [pc, #124]	; (8002ce4 <prvHeapInit+0xac>)
 8002c68:	4413      	add	r3, r2
 8002c6a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002c70:	4a1d      	ldr	r2, [pc, #116]	; (8002ce8 <prvHeapInit+0xb0>)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002c76:	4b1c      	ldr	r3, [pc, #112]	; (8002ce8 <prvHeapInit+0xb0>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	4413      	add	r3, r2
 8002c82:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002c84:	2208      	movs	r2, #8
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	1a9b      	subs	r3, r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f023 0307 	bic.w	r3, r3, #7
 8002c92:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4a15      	ldr	r2, [pc, #84]	; (8002cec <prvHeapInit+0xb4>)
 8002c98:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <prvHeapInit+0xb4>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002ca2:	4b12      	ldr	r3, [pc, #72]	; (8002cec <prvHeapInit+0xb4>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	1ad2      	subs	r2, r2, r3
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	; (8002cec <prvHeapInit+0xb4>)
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <prvHeapInit+0xb8>)
 8002cc6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	4a09      	ldr	r2, [pc, #36]	; (8002cf4 <prvHeapInit+0xbc>)
 8002cce:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <prvHeapInit+0xc0>)
 8002cd2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002cd6:	601a      	str	r2, [r3, #0]
}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	20000098 	.word	0x20000098
 8002ce8:	20003c98 	.word	0x20003c98
 8002cec:	20003ca0 	.word	0x20003ca0
 8002cf0:	20003ca8 	.word	0x20003ca8
 8002cf4:	20003ca4 	.word	0x20003ca4
 8002cf8:	20003cac 	.word	0x20003cac

08002cfc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002d04:	4b28      	ldr	r3, [pc, #160]	; (8002da8 <prvInsertBlockIntoFreeList+0xac>)
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	e002      	b.n	8002d10 <prvInsertBlockIntoFreeList+0x14>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	60fb      	str	r3, [r7, #12]
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	429a      	cmp	r2, r3
 8002d18:	d3f7      	bcc.n	8002d0a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	441a      	add	r2, r3
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d108      	bne.n	8002d3e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	441a      	add	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	68ba      	ldr	r2, [r7, #8]
 8002d48:	441a      	add	r2, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d118      	bne.n	8002d84 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <prvInsertBlockIntoFreeList+0xb0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	d00d      	beq.n	8002d7a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685a      	ldr	r2, [r3, #4]
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	441a      	add	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	e008      	b.n	8002d8c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002d7a:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <prvInsertBlockIntoFreeList+0xb0>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	601a      	str	r2, [r3, #0]
 8002d82:	e003      	b.n	8002d8c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d002      	beq.n	8002d9a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	687a      	ldr	r2, [r7, #4]
 8002d98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d9a:	bf00      	nop
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	20003c98 	.word	0x20003c98
 8002dac:	20003ca0 	.word	0x20003ca0

08002db0 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08c      	sub	sp, #48	; 0x30
 8002db4:	af04      	add	r7, sp, #16
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dc0:	88fb      	ldrh	r3, [r7, #6]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fe1d 	bl	8002a04 <pvPortMalloc>
 8002dca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00e      	beq.n	8002df0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8002dd2:	2054      	movs	r0, #84	; 0x54
 8002dd4:	f7ff fe16 	bl	8002a04 <pvPortMalloc>
 8002dd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002de0:	69fb      	ldr	r3, [r7, #28]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	631a      	str	r2, [r3, #48]	; 0x30
 8002de6:	e005      	b.n	8002df4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002de8:	6978      	ldr	r0, [r7, #20]
 8002dea:	f7ff fecd 	bl	8002b88 <vPortFree>
 8002dee:	e001      	b.n	8002df4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d013      	beq.n	8002e22 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002dfa:	88fa      	ldrh	r2, [r7, #6]
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	9303      	str	r3, [sp, #12]
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	9302      	str	r3, [sp, #8]
 8002e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f000 f80e 	bl	8002e32 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002e16:	69f8      	ldr	r0, [r7, #28]
 8002e18:	f000 f88a 	bl	8002f30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	61bb      	str	r3, [r7, #24]
 8002e20:	e002      	b.n	8002e28 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e22:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e26:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002e28:	69bb      	ldr	r3, [r7, #24]
	}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3720      	adds	r7, #32
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b088      	sub	sp, #32
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	60f8      	str	r0, [r7, #12]
 8002e3a:	60b9      	str	r1, [r7, #8]
 8002e3c:	607a      	str	r2, [r7, #4]
 8002e3e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8002e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	4413      	add	r3, r2
 8002e50:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8002e52:	69bb      	ldr	r3, [r7, #24]
 8002e54:	f023 0307 	bic.w	r3, r3, #7
 8002e58:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002e5a:	69bb      	ldr	r3, [r7, #24]
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d009      	beq.n	8002e78 <prvInitialiseNewTask+0x46>
 8002e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e68:	f383 8811 	msr	BASEPRI, r3
 8002e6c:	f3bf 8f6f 	isb	sy
 8002e70:	f3bf 8f4f 	dsb	sy
 8002e74:	617b      	str	r3, [r7, #20]
 8002e76:	e7fe      	b.n	8002e76 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e012      	b.n	8002ea4 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e7e:	68ba      	ldr	r2, [r7, #8]
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	4413      	add	r3, r2
 8002e84:	7819      	ldrb	r1, [r3, #0]
 8002e86:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	3334      	adds	r3, #52	; 0x34
 8002e8e:	460a      	mov	r2, r1
 8002e90:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	4413      	add	r3, r2
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d006      	beq.n	8002eac <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	61fb      	str	r3, [r7, #28]
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	2b0f      	cmp	r3, #15
 8002ea8:	d9e9      	bls.n	8002e7e <prvInitialiseNewTask+0x4c>
 8002eaa:	e000      	b.n	8002eae <prvInitialiseNewTask+0x7c>
		{
			break;
 8002eac:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eb8:	2b06      	cmp	r3, #6
 8002eba:	d901      	bls.n	8002ec0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002ebc:	2306      	movs	r3, #6
 8002ebe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ec4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002eca:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002ecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ece:	2200      	movs	r2, #0
 8002ed0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff fb29 	bl	800252e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ede:	3318      	adds	r3, #24
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fb24 	bl	800252e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002eea:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eee:	f1c3 0207 	rsb	r2, r3, #7
 8002ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ef6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ef8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002efa:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002efe:	2200      	movs	r2, #0
 8002f00:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002f0a:	683a      	ldr	r2, [r7, #0]
 8002f0c:	68f9      	ldr	r1, [r7, #12]
 8002f0e:	69b8      	ldr	r0, [r7, #24]
 8002f10:	f7ff fba2 	bl	8002658 <pxPortInitialiseStack>
 8002f14:	4602      	mov	r2, r0
 8002f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f18:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8002f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002f26:	bf00      	nop
 8002f28:	3720      	adds	r7, #32
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bd80      	pop	{r7, pc}
	...

08002f30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002f38:	f7ff fc92 	bl	8002860 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002f3c:	4b2a      	ldr	r3, [pc, #168]	; (8002fe8 <prvAddNewTaskToReadyList+0xb8>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	3301      	adds	r3, #1
 8002f42:	4a29      	ldr	r2, [pc, #164]	; (8002fe8 <prvAddNewTaskToReadyList+0xb8>)
 8002f44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002f46:	4b29      	ldr	r3, [pc, #164]	; (8002fec <prvAddNewTaskToReadyList+0xbc>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002f4e:	4a27      	ldr	r2, [pc, #156]	; (8002fec <prvAddNewTaskToReadyList+0xbc>)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f54:	4b24      	ldr	r3, [pc, #144]	; (8002fe8 <prvAddNewTaskToReadyList+0xb8>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d110      	bne.n	8002f7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002f5c:	f000 faa4 	bl	80034a8 <prvInitialiseTaskLists>
 8002f60:	e00d      	b.n	8002f7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002f62:	4b23      	ldr	r3, [pc, #140]	; (8002ff0 <prvAddNewTaskToReadyList+0xc0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d109      	bne.n	8002f7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f6a:	4b20      	ldr	r3, [pc, #128]	; (8002fec <prvAddNewTaskToReadyList+0xbc>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d802      	bhi.n	8002f7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002f78:	4a1c      	ldr	r2, [pc, #112]	; (8002fec <prvAddNewTaskToReadyList+0xbc>)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002f7e:	4b1d      	ldr	r3, [pc, #116]	; (8002ff4 <prvAddNewTaskToReadyList+0xc4>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	4a1b      	ldr	r2, [pc, #108]	; (8002ff4 <prvAddNewTaskToReadyList+0xc4>)
 8002f86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	4b19      	ldr	r3, [pc, #100]	; (8002ff8 <prvAddNewTaskToReadyList+0xc8>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	4a18      	ldr	r2, [pc, #96]	; (8002ff8 <prvAddNewTaskToReadyList+0xc8>)
 8002f98:	6013      	str	r3, [r2, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4413      	add	r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	4a15      	ldr	r2, [pc, #84]	; (8002ffc <prvAddNewTaskToReadyList+0xcc>)
 8002fa8:	441a      	add	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	3304      	adds	r3, #4
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4610      	mov	r0, r2
 8002fb2:	f7ff fac9 	bl	8002548 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002fb6:	f7ff fc81 	bl	80028bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002fba:	4b0d      	ldr	r3, [pc, #52]	; (8002ff0 <prvAddNewTaskToReadyList+0xc0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d00e      	beq.n	8002fe0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <prvAddNewTaskToReadyList+0xbc>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d207      	bcs.n	8002fe0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	; (8003000 <prvAddNewTaskToReadyList+0xd0>)
 8002fd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fd6:	601a      	str	r2, [r3, #0]
 8002fd8:	f3bf 8f4f 	dsb	sy
 8002fdc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002fe0:	bf00      	nop
 8002fe2:	3708      	adds	r7, #8
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	20003db0 	.word	0x20003db0
 8002fec:	20003cb0 	.word	0x20003cb0
 8002ff0:	20003dbc 	.word	0x20003dbc
 8002ff4:	20003dcc 	.word	0x20003dcc
 8002ff8:	20003db8 	.word	0x20003db8
 8002ffc:	20003cb4 	.word	0x20003cb4
 8003000:	e000ed04 	.word	0xe000ed04

08003004 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d016      	beq.n	8003044 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003016:	4b13      	ldr	r3, [pc, #76]	; (8003064 <vTaskDelay+0x60>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d009      	beq.n	8003032 <vTaskDelay+0x2e>
 800301e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003022:	f383 8811 	msr	BASEPRI, r3
 8003026:	f3bf 8f6f 	isb	sy
 800302a:	f3bf 8f4f 	dsb	sy
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	e7fe      	b.n	8003030 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003032:	f000 f861 	bl	80030f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003036:	2100      	movs	r1, #0
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	f000 fb05 	bl	8003648 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800303e:	f000 f869 	bl	8003114 <xTaskResumeAll>
 8003042:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d107      	bne.n	800305a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800304a:	4b07      	ldr	r3, [pc, #28]	; (8003068 <vTaskDelay+0x64>)
 800304c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	f3bf 8f4f 	dsb	sy
 8003056:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800305a:	bf00      	nop
 800305c:	3710      	adds	r7, #16
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	20003dd8 	.word	0x20003dd8
 8003068:	e000ed04 	.word	0xe000ed04

0800306c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8003072:	4b1b      	ldr	r3, [pc, #108]	; (80030e0 <vTaskStartScheduler+0x74>)
 8003074:	9301      	str	r3, [sp, #4]
 8003076:	2300      	movs	r3, #0
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	2300      	movs	r3, #0
 800307c:	2280      	movs	r2, #128	; 0x80
 800307e:	4919      	ldr	r1, [pc, #100]	; (80030e4 <vTaskStartScheduler+0x78>)
 8003080:	4819      	ldr	r0, [pc, #100]	; (80030e8 <vTaskStartScheduler+0x7c>)
 8003082:	f7ff fe95 	bl	8002db0 <xTaskCreate>
 8003086:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d115      	bne.n	80030ba <vTaskStartScheduler+0x4e>
 800308e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003092:	f383 8811 	msr	BASEPRI, r3
 8003096:	f3bf 8f6f 	isb	sy
 800309a:	f3bf 8f4f 	dsb	sy
 800309e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80030a0:	4b12      	ldr	r3, [pc, #72]	; (80030ec <vTaskStartScheduler+0x80>)
 80030a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <vTaskStartScheduler+0x84>)
 80030aa:	2201      	movs	r2, #1
 80030ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80030ae:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <vTaskStartScheduler+0x88>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80030b4:	f7ff fb48 	bl	8002748 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80030b8:	e00d      	b.n	80030d6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030c0:	d109      	bne.n	80030d6 <vTaskStartScheduler+0x6a>
 80030c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030c6:	f383 8811 	msr	BASEPRI, r3
 80030ca:	f3bf 8f6f 	isb	sy
 80030ce:	f3bf 8f4f 	dsb	sy
 80030d2:	607b      	str	r3, [r7, #4]
 80030d4:	e7fe      	b.n	80030d4 <vTaskStartScheduler+0x68>
}
 80030d6:	bf00      	nop
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	20003dd4 	.word	0x20003dd4
 80030e4:	08004be0 	.word	0x08004be0
 80030e8:	08003479 	.word	0x08003479
 80030ec:	20003dd0 	.word	0x20003dd0
 80030f0:	20003dbc 	.word	0x20003dbc
 80030f4:	20003db4 	.word	0x20003db4

080030f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80030fc:	4b04      	ldr	r3, [pc, #16]	; (8003110 <vTaskSuspendAll+0x18>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	3301      	adds	r3, #1
 8003102:	4a03      	ldr	r2, [pc, #12]	; (8003110 <vTaskSuspendAll+0x18>)
 8003104:	6013      	str	r3, [r2, #0]
}
 8003106:	bf00      	nop
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	20003dd8 	.word	0x20003dd8

08003114 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800311a:	2300      	movs	r3, #0
 800311c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800311e:	2300      	movs	r3, #0
 8003120:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003122:	4b41      	ldr	r3, [pc, #260]	; (8003228 <xTaskResumeAll+0x114>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d109      	bne.n	800313e <xTaskResumeAll+0x2a>
 800312a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312e:	f383 8811 	msr	BASEPRI, r3
 8003132:	f3bf 8f6f 	isb	sy
 8003136:	f3bf 8f4f 	dsb	sy
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	e7fe      	b.n	800313c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800313e:	f7ff fb8f 	bl	8002860 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003142:	4b39      	ldr	r3, [pc, #228]	; (8003228 <xTaskResumeAll+0x114>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	3b01      	subs	r3, #1
 8003148:	4a37      	ldr	r2, [pc, #220]	; (8003228 <xTaskResumeAll+0x114>)
 800314a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800314c:	4b36      	ldr	r3, [pc, #216]	; (8003228 <xTaskResumeAll+0x114>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d161      	bne.n	8003218 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003154:	4b35      	ldr	r3, [pc, #212]	; (800322c <xTaskResumeAll+0x118>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d05d      	beq.n	8003218 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800315c:	e02e      	b.n	80031bc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800315e:	4b34      	ldr	r3, [pc, #208]	; (8003230 <xTaskResumeAll+0x11c>)
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	68db      	ldr	r3, [r3, #12]
 8003164:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	3318      	adds	r3, #24
 800316a:	4618      	mov	r0, r3
 800316c:	f7ff fa49 	bl	8002602 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	3304      	adds	r3, #4
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff fa44 	bl	8002602 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	2201      	movs	r2, #1
 8003180:	409a      	lsls	r2, r3
 8003182:	4b2c      	ldr	r3, [pc, #176]	; (8003234 <xTaskResumeAll+0x120>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4313      	orrs	r3, r2
 8003188:	4a2a      	ldr	r2, [pc, #168]	; (8003234 <xTaskResumeAll+0x120>)
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003190:	4613      	mov	r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4a27      	ldr	r2, [pc, #156]	; (8003238 <xTaskResumeAll+0x124>)
 800319a:	441a      	add	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3304      	adds	r3, #4
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f7ff f9d0 	bl	8002548 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ac:	4b23      	ldr	r3, [pc, #140]	; (800323c <xTaskResumeAll+0x128>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d302      	bcc.n	80031bc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80031b6:	4b22      	ldr	r3, [pc, #136]	; (8003240 <xTaskResumeAll+0x12c>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031bc:	4b1c      	ldr	r3, [pc, #112]	; (8003230 <xTaskResumeAll+0x11c>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1cc      	bne.n	800315e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80031ca:	f000 f9f9 	bl	80035c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80031ce:	4b1d      	ldr	r3, [pc, #116]	; (8003244 <xTaskResumeAll+0x130>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d010      	beq.n	80031fc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80031da:	f000 f837 	bl	800324c <xTaskIncrementTick>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80031e4:	4b16      	ldr	r3, [pc, #88]	; (8003240 <xTaskResumeAll+0x12c>)
 80031e6:	2201      	movs	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3b01      	subs	r3, #1
 80031ee:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f1      	bne.n	80031da <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80031f6:	4b13      	ldr	r3, [pc, #76]	; (8003244 <xTaskResumeAll+0x130>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80031fc:	4b10      	ldr	r3, [pc, #64]	; (8003240 <xTaskResumeAll+0x12c>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d009      	beq.n	8003218 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003208:	4b0f      	ldr	r3, [pc, #60]	; (8003248 <xTaskResumeAll+0x134>)
 800320a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800320e:	601a      	str	r2, [r3, #0]
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003218:	f7ff fb50 	bl	80028bc <vPortExitCritical>

	return xAlreadyYielded;
 800321c:	68bb      	ldr	r3, [r7, #8]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3710      	adds	r7, #16
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20003dd8 	.word	0x20003dd8
 800322c:	20003db0 	.word	0x20003db0
 8003230:	20003d70 	.word	0x20003d70
 8003234:	20003db8 	.word	0x20003db8
 8003238:	20003cb4 	.word	0x20003cb4
 800323c:	20003cb0 	.word	0x20003cb0
 8003240:	20003dc4 	.word	0x20003dc4
 8003244:	20003dc0 	.word	0x20003dc0
 8003248:	e000ed04 	.word	0xe000ed04

0800324c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b086      	sub	sp, #24
 8003250:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003252:	2300      	movs	r3, #0
 8003254:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003256:	4b50      	ldr	r3, [pc, #320]	; (8003398 <xTaskIncrementTick+0x14c>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	f040 808c 	bne.w	8003378 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8003260:	4b4e      	ldr	r3, [pc, #312]	; (800339c <xTaskIncrementTick+0x150>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003268:	4a4c      	ldr	r2, [pc, #304]	; (800339c <xTaskIncrementTick+0x150>)
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d11f      	bne.n	80032b4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8003274:	4b4a      	ldr	r3, [pc, #296]	; (80033a0 <xTaskIncrementTick+0x154>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <xTaskIncrementTick+0x46>
 800327e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003282:	f383 8811 	msr	BASEPRI, r3
 8003286:	f3bf 8f6f 	isb	sy
 800328a:	f3bf 8f4f 	dsb	sy
 800328e:	603b      	str	r3, [r7, #0]
 8003290:	e7fe      	b.n	8003290 <xTaskIncrementTick+0x44>
 8003292:	4b43      	ldr	r3, [pc, #268]	; (80033a0 <xTaskIncrementTick+0x154>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	4b42      	ldr	r3, [pc, #264]	; (80033a4 <xTaskIncrementTick+0x158>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a40      	ldr	r2, [pc, #256]	; (80033a0 <xTaskIncrementTick+0x154>)
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	4a40      	ldr	r2, [pc, #256]	; (80033a4 <xTaskIncrementTick+0x158>)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b40      	ldr	r3, [pc, #256]	; (80033a8 <xTaskIncrementTick+0x15c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	3301      	adds	r3, #1
 80032ac:	4a3e      	ldr	r2, [pc, #248]	; (80033a8 <xTaskIncrementTick+0x15c>)
 80032ae:	6013      	str	r3, [r2, #0]
 80032b0:	f000 f986 	bl	80035c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80032b4:	4b3d      	ldr	r3, [pc, #244]	; (80033ac <xTaskIncrementTick+0x160>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d34d      	bcc.n	800335a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032be:	4b38      	ldr	r3, [pc, #224]	; (80033a0 <xTaskIncrementTick+0x154>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d101      	bne.n	80032cc <xTaskIncrementTick+0x80>
 80032c8:	2301      	movs	r3, #1
 80032ca:	e000      	b.n	80032ce <xTaskIncrementTick+0x82>
 80032cc:	2300      	movs	r3, #0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d004      	beq.n	80032dc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032d2:	4b36      	ldr	r3, [pc, #216]	; (80033ac <xTaskIncrementTick+0x160>)
 80032d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032d8:	601a      	str	r2, [r3, #0]
					break;
 80032da:	e03e      	b.n	800335a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80032dc:	4b30      	ldr	r3, [pc, #192]	; (80033a0 <xTaskIncrementTick+0x154>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80032ec:	693a      	ldr	r2, [r7, #16]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d203      	bcs.n	80032fc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80032f4:	4a2d      	ldr	r2, [pc, #180]	; (80033ac <xTaskIncrementTick+0x160>)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6013      	str	r3, [r2, #0]
						break;
 80032fa:	e02e      	b.n	800335a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	3304      	adds	r3, #4
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff f97e 	bl	8002602 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330a:	2b00      	cmp	r3, #0
 800330c:	d004      	beq.n	8003318 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3318      	adds	r3, #24
 8003312:	4618      	mov	r0, r3
 8003314:	f7ff f975 	bl	8002602 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003318:	68bb      	ldr	r3, [r7, #8]
 800331a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800331c:	2201      	movs	r2, #1
 800331e:	409a      	lsls	r2, r3
 8003320:	4b23      	ldr	r3, [pc, #140]	; (80033b0 <xTaskIncrementTick+0x164>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4313      	orrs	r3, r2
 8003326:	4a22      	ldr	r2, [pc, #136]	; (80033b0 <xTaskIncrementTick+0x164>)
 8003328:	6013      	str	r3, [r2, #0]
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800332e:	4613      	mov	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	4413      	add	r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4a1f      	ldr	r2, [pc, #124]	; (80033b4 <xTaskIncrementTick+0x168>)
 8003338:	441a      	add	r2, r3
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	3304      	adds	r3, #4
 800333e:	4619      	mov	r1, r3
 8003340:	4610      	mov	r0, r2
 8003342:	f7ff f901 	bl	8002548 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800334a:	4b1b      	ldr	r3, [pc, #108]	; (80033b8 <xTaskIncrementTick+0x16c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003350:	429a      	cmp	r2, r3
 8003352:	d3b4      	bcc.n	80032be <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003354:	2301      	movs	r3, #1
 8003356:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003358:	e7b1      	b.n	80032be <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800335a:	4b17      	ldr	r3, [pc, #92]	; (80033b8 <xTaskIncrementTick+0x16c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003360:	4914      	ldr	r1, [pc, #80]	; (80033b4 <xTaskIncrementTick+0x168>)
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	440b      	add	r3, r1
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b01      	cmp	r3, #1
 8003370:	d907      	bls.n	8003382 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8003372:	2301      	movs	r3, #1
 8003374:	617b      	str	r3, [r7, #20]
 8003376:	e004      	b.n	8003382 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003378:	4b10      	ldr	r3, [pc, #64]	; (80033bc <xTaskIncrementTick+0x170>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	3301      	adds	r3, #1
 800337e:	4a0f      	ldr	r2, [pc, #60]	; (80033bc <xTaskIncrementTick+0x170>)
 8003380:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003382:	4b0f      	ldr	r3, [pc, #60]	; (80033c0 <xTaskIncrementTick+0x174>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d001      	beq.n	800338e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800338a:	2301      	movs	r3, #1
 800338c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800338e:	697b      	ldr	r3, [r7, #20]
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	20003dd8 	.word	0x20003dd8
 800339c:	20003db4 	.word	0x20003db4
 80033a0:	20003d68 	.word	0x20003d68
 80033a4:	20003d6c 	.word	0x20003d6c
 80033a8:	20003dc8 	.word	0x20003dc8
 80033ac:	20003dd0 	.word	0x20003dd0
 80033b0:	20003db8 	.word	0x20003db8
 80033b4:	20003cb4 	.word	0x20003cb4
 80033b8:	20003cb0 	.word	0x20003cb0
 80033bc:	20003dc0 	.word	0x20003dc0
 80033c0:	20003dc4 	.word	0x20003dc4

080033c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80033c4:	b480      	push	{r7}
 80033c6:	b087      	sub	sp, #28
 80033c8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80033ca:	4b26      	ldr	r3, [pc, #152]	; (8003464 <vTaskSwitchContext+0xa0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80033d2:	4b25      	ldr	r3, [pc, #148]	; (8003468 <vTaskSwitchContext+0xa4>)
 80033d4:	2201      	movs	r2, #1
 80033d6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80033d8:	e03e      	b.n	8003458 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80033da:	4b23      	ldr	r3, [pc, #140]	; (8003468 <vTaskSwitchContext+0xa4>)
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80033e0:	4b22      	ldr	r3, [pc, #136]	; (800346c <vTaskSwitchContext+0xa8>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	fab3 f383 	clz	r3, r3
 80033ec:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80033ee:	7afb      	ldrb	r3, [r7, #11]
 80033f0:	f1c3 031f 	rsb	r3, r3, #31
 80033f4:	617b      	str	r3, [r7, #20]
 80033f6:	491e      	ldr	r1, [pc, #120]	; (8003470 <vTaskSwitchContext+0xac>)
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	4613      	mov	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	4413      	add	r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	440b      	add	r3, r1
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d109      	bne.n	800341e <vTaskSwitchContext+0x5a>
	__asm volatile
 800340a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800340e:	f383 8811 	msr	BASEPRI, r3
 8003412:	f3bf 8f6f 	isb	sy
 8003416:	f3bf 8f4f 	dsb	sy
 800341a:	607b      	str	r3, [r7, #4]
 800341c:	e7fe      	b.n	800341c <vTaskSwitchContext+0x58>
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4613      	mov	r3, r2
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	4413      	add	r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	4a11      	ldr	r2, [pc, #68]	; (8003470 <vTaskSwitchContext+0xac>)
 800342a:	4413      	add	r3, r2
 800342c:	613b      	str	r3, [r7, #16]
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	605a      	str	r2, [r3, #4]
 8003438:	693b      	ldr	r3, [r7, #16]
 800343a:	685a      	ldr	r2, [r3, #4]
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	3308      	adds	r3, #8
 8003440:	429a      	cmp	r2, r3
 8003442:	d104      	bne.n	800344e <vTaskSwitchContext+0x8a>
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4a07      	ldr	r2, [pc, #28]	; (8003474 <vTaskSwitchContext+0xb0>)
 8003456:	6013      	str	r3, [r2, #0]
}
 8003458:	bf00      	nop
 800345a:	371c      	adds	r7, #28
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	20003dd8 	.word	0x20003dd8
 8003468:	20003dc4 	.word	0x20003dc4
 800346c:	20003db8 	.word	0x20003db8
 8003470:	20003cb4 	.word	0x20003cb4
 8003474:	20003cb0 	.word	0x20003cb0

08003478 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003480:	f000 f852 	bl	8003528 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003484:	4b06      	ldr	r3, [pc, #24]	; (80034a0 <prvIdleTask+0x28>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d9f9      	bls.n	8003480 <prvIdleTask+0x8>
			{
				taskYIELD();
 800348c:	4b05      	ldr	r3, [pc, #20]	; (80034a4 <prvIdleTask+0x2c>)
 800348e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	f3bf 8f4f 	dsb	sy
 8003498:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800349c:	e7f0      	b.n	8003480 <prvIdleTask+0x8>
 800349e:	bf00      	nop
 80034a0:	20003cb4 	.word	0x20003cb4
 80034a4:	e000ed04 	.word	0xe000ed04

080034a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034ae:	2300      	movs	r3, #0
 80034b0:	607b      	str	r3, [r7, #4]
 80034b2:	e00c      	b.n	80034ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	4413      	add	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4a12      	ldr	r2, [pc, #72]	; (8003508 <prvInitialiseTaskLists+0x60>)
 80034c0:	4413      	add	r3, r2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7ff f813 	bl	80024ee <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	3301      	adds	r3, #1
 80034cc:	607b      	str	r3, [r7, #4]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b06      	cmp	r3, #6
 80034d2:	d9ef      	bls.n	80034b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80034d4:	480d      	ldr	r0, [pc, #52]	; (800350c <prvInitialiseTaskLists+0x64>)
 80034d6:	f7ff f80a 	bl	80024ee <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80034da:	480d      	ldr	r0, [pc, #52]	; (8003510 <prvInitialiseTaskLists+0x68>)
 80034dc:	f7ff f807 	bl	80024ee <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80034e0:	480c      	ldr	r0, [pc, #48]	; (8003514 <prvInitialiseTaskLists+0x6c>)
 80034e2:	f7ff f804 	bl	80024ee <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80034e6:	480c      	ldr	r0, [pc, #48]	; (8003518 <prvInitialiseTaskLists+0x70>)
 80034e8:	f7ff f801 	bl	80024ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80034ec:	480b      	ldr	r0, [pc, #44]	; (800351c <prvInitialiseTaskLists+0x74>)
 80034ee:	f7fe fffe 	bl	80024ee <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80034f2:	4b0b      	ldr	r3, [pc, #44]	; (8003520 <prvInitialiseTaskLists+0x78>)
 80034f4:	4a05      	ldr	r2, [pc, #20]	; (800350c <prvInitialiseTaskLists+0x64>)
 80034f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034f8:	4b0a      	ldr	r3, [pc, #40]	; (8003524 <prvInitialiseTaskLists+0x7c>)
 80034fa:	4a05      	ldr	r2, [pc, #20]	; (8003510 <prvInitialiseTaskLists+0x68>)
 80034fc:	601a      	str	r2, [r3, #0]
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20003cb4 	.word	0x20003cb4
 800350c:	20003d40 	.word	0x20003d40
 8003510:	20003d54 	.word	0x20003d54
 8003514:	20003d70 	.word	0x20003d70
 8003518:	20003d84 	.word	0x20003d84
 800351c:	20003d9c 	.word	0x20003d9c
 8003520:	20003d68 	.word	0x20003d68
 8003524:	20003d6c 	.word	0x20003d6c

08003528 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800352e:	e028      	b.n	8003582 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003530:	f7ff fde2 	bl	80030f8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003534:	4b17      	ldr	r3, [pc, #92]	; (8003594 <prvCheckTasksWaitingTermination+0x6c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	2b00      	cmp	r3, #0
 800353a:	bf0c      	ite	eq
 800353c:	2301      	moveq	r3, #1
 800353e:	2300      	movne	r3, #0
 8003540:	b2db      	uxtb	r3, r3
 8003542:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003544:	f7ff fde6 	bl	8003114 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d119      	bne.n	8003582 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800354e:	f7ff f987 	bl	8002860 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003552:	4b10      	ldr	r3, [pc, #64]	; (8003594 <prvCheckTasksWaitingTermination+0x6c>)
 8003554:	68db      	ldr	r3, [r3, #12]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	3304      	adds	r3, #4
 800355e:	4618      	mov	r0, r3
 8003560:	f7ff f84f 	bl	8002602 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003564:	4b0c      	ldr	r3, [pc, #48]	; (8003598 <prvCheckTasksWaitingTermination+0x70>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	3b01      	subs	r3, #1
 800356a:	4a0b      	ldr	r2, [pc, #44]	; (8003598 <prvCheckTasksWaitingTermination+0x70>)
 800356c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800356e:	4b0b      	ldr	r3, [pc, #44]	; (800359c <prvCheckTasksWaitingTermination+0x74>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	3b01      	subs	r3, #1
 8003574:	4a09      	ldr	r2, [pc, #36]	; (800359c <prvCheckTasksWaitingTermination+0x74>)
 8003576:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8003578:	f7ff f9a0 	bl	80028bc <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800357c:	6838      	ldr	r0, [r7, #0]
 800357e:	f000 f80f 	bl	80035a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003582:	4b06      	ldr	r3, [pc, #24]	; (800359c <prvCheckTasksWaitingTermination+0x74>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1d2      	bne.n	8003530 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800358a:	bf00      	nop
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	20003d84 	.word	0x20003d84
 8003598:	20003db0 	.word	0x20003db0
 800359c:	20003d98 	.word	0x20003d98

080035a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff faeb 	bl	8002b88 <vPortFree>
			vPortFree( pxTCB );
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff fae8 	bl	8002b88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80035b8:	bf00      	nop
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035c6:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <prvResetNextTaskUnblockTime+0x44>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <prvResetNextTaskUnblockTime+0x14>
 80035d0:	2301      	movs	r3, #1
 80035d2:	e000      	b.n	80035d6 <prvResetNextTaskUnblockTime+0x16>
 80035d4:	2300      	movs	r3, #0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d004      	beq.n	80035e4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80035da:	4b0b      	ldr	r3, [pc, #44]	; (8003608 <prvResetNextTaskUnblockTime+0x48>)
 80035dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035e0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80035e2:	e008      	b.n	80035f6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035e4:	4b07      	ldr	r3, [pc, #28]	; (8003604 <prvResetNextTaskUnblockTime+0x44>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	4a05      	ldr	r2, [pc, #20]	; (8003608 <prvResetNextTaskUnblockTime+0x48>)
 80035f4:	6013      	str	r3, [r2, #0]
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	20003d68 	.word	0x20003d68
 8003608:	20003dd0 	.word	0x20003dd0

0800360c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003612:	4b0b      	ldr	r3, [pc, #44]	; (8003640 <xTaskGetSchedulerState+0x34>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d102      	bne.n	8003620 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800361a:	2301      	movs	r3, #1
 800361c:	607b      	str	r3, [r7, #4]
 800361e:	e008      	b.n	8003632 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003620:	4b08      	ldr	r3, [pc, #32]	; (8003644 <xTaskGetSchedulerState+0x38>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d102      	bne.n	800362e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003628:	2302      	movs	r3, #2
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	e001      	b.n	8003632 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800362e:	2300      	movs	r3, #0
 8003630:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003632:	687b      	ldr	r3, [r7, #4]
	}
 8003634:	4618      	mov	r0, r3
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	20003dbc 	.word	0x20003dbc
 8003644:	20003dd8 	.word	0x20003dd8

08003648 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003652:	4b29      	ldr	r3, [pc, #164]	; (80036f8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003658:	4b28      	ldr	r3, [pc, #160]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	3304      	adds	r3, #4
 800365e:	4618      	mov	r0, r3
 8003660:	f7fe ffcf 	bl	8002602 <uxListRemove>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10b      	bne.n	8003682 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800366a:	4b24      	ldr	r3, [pc, #144]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003670:	2201      	movs	r2, #1
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43da      	mvns	r2, r3
 8003678:	4b21      	ldr	r3, [pc, #132]	; (8003700 <prvAddCurrentTaskToDelayedList+0xb8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4013      	ands	r3, r2
 800367e:	4a20      	ldr	r2, [pc, #128]	; (8003700 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003680:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003688:	d10a      	bne.n	80036a0 <prvAddCurrentTaskToDelayedList+0x58>
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003690:	4b1a      	ldr	r3, [pc, #104]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	3304      	adds	r3, #4
 8003696:	4619      	mov	r1, r3
 8003698:	481a      	ldr	r0, [pc, #104]	; (8003704 <prvAddCurrentTaskToDelayedList+0xbc>)
 800369a:	f7fe ff55 	bl	8002548 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800369e:	e026      	b.n	80036ee <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80036a0:	68fa      	ldr	r2, [r7, #12]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4413      	add	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80036a8:	4b14      	ldr	r3, [pc, #80]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d209      	bcs.n	80036cc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036b8:	4b13      	ldr	r3, [pc, #76]	; (8003708 <prvAddCurrentTaskToDelayedList+0xc0>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	3304      	adds	r3, #4
 80036c2:	4619      	mov	r1, r3
 80036c4:	4610      	mov	r0, r2
 80036c6:	f7fe ff63 	bl	8002590 <vListInsert>
}
 80036ca:	e010      	b.n	80036ee <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80036cc:	4b0f      	ldr	r3, [pc, #60]	; (800370c <prvAddCurrentTaskToDelayedList+0xc4>)
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	3304      	adds	r3, #4
 80036d6:	4619      	mov	r1, r3
 80036d8:	4610      	mov	r0, r2
 80036da:	f7fe ff59 	bl	8002590 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80036de:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <prvAddCurrentTaskToDelayedList+0xc8>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d202      	bcs.n	80036ee <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80036e8:	4a09      	ldr	r2, [pc, #36]	; (8003710 <prvAddCurrentTaskToDelayedList+0xc8>)
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	6013      	str	r3, [r2, #0]
}
 80036ee:	bf00      	nop
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	20003db4 	.word	0x20003db4
 80036fc:	20003cb0 	.word	0x20003cb0
 8003700:	20003db8 	.word	0x20003db8
 8003704:	20003d9c 	.word	0x20003d9c
 8003708:	20003d6c 	.word	0x20003d6c
 800370c:	20003d68 	.word	0x20003d68
 8003710:	20003dd0 	.word	0x20003dd0

08003714 <__io_putchar>:
/*****************Printf implementation***********/
//With this funcitons we can use printf instead of
//the HAL stm32 implementation

int __io_putchar(int ch)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b084      	sub	sp, #16
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 uint8_t c[1];
 c[0] = ch & 0x00FF;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	b2db      	uxtb	r3, r3
 8003720:	733b      	strb	r3, [r7, #12]
 HAL_UART_Transmit(&huart3, &c[0], 1, 10);
 8003722:	f107 010c 	add.w	r1, r7, #12
 8003726:	230a      	movs	r3, #10
 8003728:	2201      	movs	r2, #1
 800372a:	4804      	ldr	r0, [pc, #16]	; (800373c <__io_putchar+0x28>)
 800372c:	f7fe fb7b 	bl	8001e26 <HAL_UART_Transmit>
 return ch;
 8003730:	687b      	ldr	r3, [r7, #4]
}
 8003732:	4618      	mov	r0, r3
 8003734:	3710      	adds	r7, #16
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	20003dec 	.word	0x20003dec

08003740 <_write>:

int _write(int file,char *ptr, int len)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
 int DataIdx;
 for(DataIdx= 0; DataIdx< len; DataIdx++)
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	e009      	b.n	8003766 <_write+0x26>
 {
 __io_putchar(*ptr++);
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	1c5a      	adds	r2, r3, #1
 8003756:	60ba      	str	r2, [r7, #8]
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	4618      	mov	r0, r3
 800375c:	f7ff ffda 	bl	8003714 <__io_putchar>
 for(DataIdx= 0; DataIdx< len; DataIdx++)
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	3301      	adds	r3, #1
 8003764:	617b      	str	r3, [r7, #20]
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	429a      	cmp	r2, r3
 800376c:	dbf1      	blt.n	8003752 <_write+0x12>
 }
return len;
 800376e:	687b      	ldr	r3, [r7, #4]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8003778:	b5b0      	push	{r4, r5, r7, lr}
 800377a:	b086      	sub	sp, #24
 800377c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800377e:	f7fc feff 	bl	8000580 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003782:	f000 f823 	bl	80037cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003786:	f000 f8f3 	bl	8003970 <MX_GPIO_Init>
  MX_SPI1_Init();
 800378a:	f000 f889 	bl	80038a0 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800378e:	f000 f8c1 	bl	8003914 <MX_USART3_UART_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8003792:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <main+0x48>)
 8003794:	1d3c      	adds	r4, r7, #4
 8003796:	461d      	mov	r5, r3
 8003798:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800379a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800379c:	682b      	ldr	r3, [r5, #0]
 800379e:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80037a0:	1d3b      	adds	r3, r7, #4
 80037a2:	2100      	movs	r1, #0
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7fe fe5c 	bl	8002462 <osThreadCreate>
 80037aa:	4602      	mov	r2, r0
 80037ac:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <main+0x4c>)
 80037ae:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 80037b0:	f7fe fe50 	bl	8002454 <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80037b4:	2201      	movs	r2, #1
 80037b6:	2110      	movs	r1, #16
 80037b8:	4803      	ldr	r0, [pc, #12]	; (80037c8 <main+0x50>)
 80037ba:	f7fd f9ed 	bl	8000b98 <HAL_GPIO_WritePin>
  while (1)
 80037be:	e7fe      	b.n	80037be <main+0x46>
 80037c0:	08004bf4 	.word	0x08004bf4
 80037c4:	20003e2c 	.word	0x20003e2c
 80037c8:	40020000 	.word	0x40020000

080037cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b094      	sub	sp, #80	; 0x50
 80037d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	4a2e      	ldr	r2, [pc, #184]	; (8003890 <SystemClock_Config+0xc4>)
 80037d8:	4b2d      	ldr	r3, [pc, #180]	; (8003890 <SystemClock_Config+0xc4>)
 80037da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037e0:	6413      	str	r3, [r2, #64]	; 0x40
 80037e2:	4b2b      	ldr	r3, [pc, #172]	; (8003890 <SystemClock_Config+0xc4>)
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80037ee:	2300      	movs	r3, #0
 80037f0:	607b      	str	r3, [r7, #4]
 80037f2:	4a28      	ldr	r2, [pc, #160]	; (8003894 <SystemClock_Config+0xc8>)
 80037f4:	4b27      	ldr	r3, [pc, #156]	; (8003894 <SystemClock_Config+0xc8>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b25      	ldr	r3, [pc, #148]	; (8003894 <SystemClock_Config+0xc8>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003806:	607b      	str	r3, [r7, #4]
 8003808:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800380a:	2302      	movs	r3, #2
 800380c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800380e:	2301      	movs	r3, #1
 8003810:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003812:	2310      	movs	r3, #16
 8003814:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003816:	2300      	movs	r3, #0
 8003818:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800381a:	f107 0320 	add.w	r3, r7, #32
 800381e:	4618      	mov	r0, r3
 8003820:	f7fd f9d4 	bl	8000bcc <HAL_RCC_OscConfig>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d003      	beq.n	8003832 <SystemClock_Config+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800382a:	21bf      	movs	r1, #191	; 0xbf
 800382c:	481a      	ldr	r0, [pc, #104]	; (8003898 <SystemClock_Config+0xcc>)
 800382e:	f000 f921 	bl	8003a74 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003832:	230f      	movs	r3, #15
 8003834:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003836:	2300      	movs	r3, #0
 8003838:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800383e:	2300      	movs	r3, #0
 8003840:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003842:	2300      	movs	r3, #0
 8003844:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003846:	f107 030c 	add.w	r3, r7, #12
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f7fd fbff 	bl	8001050 <HAL_RCC_ClockConfig>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003858:	21cd      	movs	r1, #205	; 0xcd
 800385a:	480f      	ldr	r0, [pc, #60]	; (8003898 <SystemClock_Config+0xcc>)
 800385c:	f000 f90a 	bl	8003a74 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003860:	f7fd fd8e 	bl	8001380 <HAL_RCC_GetHCLKFreq>
 8003864:	4602      	mov	r2, r0
 8003866:	4b0d      	ldr	r3, [pc, #52]	; (800389c <SystemClock_Config+0xd0>)
 8003868:	fba3 2302 	umull	r2, r3, r3, r2
 800386c:	099b      	lsrs	r3, r3, #6
 800386e:	4618      	mov	r0, r3
 8003870:	f7fc ffcf 	bl	8000812 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003874:	2004      	movs	r0, #4
 8003876:	f7fc ffd9 	bl	800082c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800387a:	2200      	movs	r2, #0
 800387c:	210f      	movs	r1, #15
 800387e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003882:	f7fc ffaa 	bl	80007da <HAL_NVIC_SetPriority>
}
 8003886:	bf00      	nop
 8003888:	3750      	adds	r7, #80	; 0x50
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800
 8003894:	40007000 	.word	0x40007000
 8003898:	08004c08 	.word	0x08004c08
 800389c:	10624dd3 	.word	0x10624dd3

080038a0 <MX_SPI1_Init>:

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0

  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80038a4:	4b18      	ldr	r3, [pc, #96]	; (8003908 <MX_SPI1_Init+0x68>)
 80038a6:	4a19      	ldr	r2, [pc, #100]	; (800390c <MX_SPI1_Init+0x6c>)
 80038a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038aa:	4b17      	ldr	r3, [pc, #92]	; (8003908 <MX_SPI1_Init+0x68>)
 80038ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80038b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038b2:	4b15      	ldr	r3, [pc, #84]	; (8003908 <MX_SPI1_Init+0x68>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038b8:	4b13      	ldr	r3, [pc, #76]	; (8003908 <MX_SPI1_Init+0x68>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038be:	4b12      	ldr	r3, [pc, #72]	; (8003908 <MX_SPI1_Init+0x68>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038c4:	4b10      	ldr	r3, [pc, #64]	; (8003908 <MX_SPI1_Init+0x68>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80038ca:	4b0f      	ldr	r3, [pc, #60]	; (8003908 <MX_SPI1_Init+0x68>)
 80038cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80038d2:	4b0d      	ldr	r3, [pc, #52]	; (8003908 <MX_SPI1_Init+0x68>)
 80038d4:	2228      	movs	r2, #40	; 0x28
 80038d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038d8:	4b0b      	ldr	r3, [pc, #44]	; (8003908 <MX_SPI1_Init+0x68>)
 80038da:	2200      	movs	r2, #0
 80038dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80038de:	4b0a      	ldr	r3, [pc, #40]	; (8003908 <MX_SPI1_Init+0x68>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038e4:	4b08      	ldr	r3, [pc, #32]	; (8003908 <MX_SPI1_Init+0x68>)
 80038e6:	2200      	movs	r2, #0
 80038e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80038ea:	4b07      	ldr	r3, [pc, #28]	; (8003908 <MX_SPI1_Init+0x68>)
 80038ec:	220a      	movs	r2, #10
 80038ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80038f0:	4805      	ldr	r0, [pc, #20]	; (8003908 <MX_SPI1_Init+0x68>)
 80038f2:	f7fd fd79 	bl	80013e8 <HAL_SPI_Init>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <MX_SPI1_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 80038fc:	21ef      	movs	r1, #239	; 0xef
 80038fe:	4804      	ldr	r0, [pc, #16]	; (8003910 <MX_SPI1_Init+0x70>)
 8003900:	f000 f8b8 	bl	8003a74 <_Error_Handler>
  }

}
 8003904:	bf00      	nop
 8003906:	bd80      	pop	{r7, pc}
 8003908:	20003e34 	.word	0x20003e34
 800390c:	40013000 	.word	0x40013000
 8003910:	08004c08 	.word	0x08004c08

08003914 <MX_USART3_UART_Init>:

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003918:	4b12      	ldr	r3, [pc, #72]	; (8003964 <MX_USART3_UART_Init+0x50>)
 800391a:	4a13      	ldr	r2, [pc, #76]	; (8003968 <MX_USART3_UART_Init+0x54>)
 800391c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800391e:	4b11      	ldr	r3, [pc, #68]	; (8003964 <MX_USART3_UART_Init+0x50>)
 8003920:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003924:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003926:	4b0f      	ldr	r3, [pc, #60]	; (8003964 <MX_USART3_UART_Init+0x50>)
 8003928:	2200      	movs	r2, #0
 800392a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800392c:	4b0d      	ldr	r3, [pc, #52]	; (8003964 <MX_USART3_UART_Init+0x50>)
 800392e:	2200      	movs	r2, #0
 8003930:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003932:	4b0c      	ldr	r3, [pc, #48]	; (8003964 <MX_USART3_UART_Init+0x50>)
 8003934:	2200      	movs	r2, #0
 8003936:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003938:	4b0a      	ldr	r3, [pc, #40]	; (8003964 <MX_USART3_UART_Init+0x50>)
 800393a:	220c      	movs	r2, #12
 800393c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800393e:	4b09      	ldr	r3, [pc, #36]	; (8003964 <MX_USART3_UART_Init+0x50>)
 8003940:	2200      	movs	r2, #0
 8003942:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003944:	4b07      	ldr	r3, [pc, #28]	; (8003964 <MX_USART3_UART_Init+0x50>)
 8003946:	2200      	movs	r2, #0
 8003948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800394a:	4806      	ldr	r0, [pc, #24]	; (8003964 <MX_USART3_UART_Init+0x50>)
 800394c:	f7fe fa1e 	bl	8001d8c <HAL_UART_Init>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d004      	beq.n	8003960 <MX_USART3_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8003956:	f44f 7181 	mov.w	r1, #258	; 0x102
 800395a:	4804      	ldr	r0, [pc, #16]	; (800396c <MX_USART3_UART_Init+0x58>)
 800395c:	f000 f88a 	bl	8003a74 <_Error_Handler>
  }

}
 8003960:	bf00      	nop
 8003962:	bd80      	pop	{r7, pc}
 8003964:	20003dec 	.word	0x20003dec
 8003968:	40004800 	.word	0x40004800
 800396c:	08004c08 	.word	0x08004c08

08003970 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b088      	sub	sp, #32
 8003974:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]
 800397a:	4a18      	ldr	r2, [pc, #96]	; (80039dc <MX_GPIO_Init+0x6c>)
 800397c:	4b17      	ldr	r3, [pc, #92]	; (80039dc <MX_GPIO_Init+0x6c>)
 800397e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003980:	f043 0301 	orr.w	r3, r3, #1
 8003984:	6313      	str	r3, [r2, #48]	; 0x30
 8003986:	4b15      	ldr	r3, [pc, #84]	; (80039dc <MX_GPIO_Init+0x6c>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	607b      	str	r3, [r7, #4]
 8003996:	4a11      	ldr	r2, [pc, #68]	; (80039dc <MX_GPIO_Init+0x6c>)
 8003998:	4b10      	ldr	r3, [pc, #64]	; (80039dc <MX_GPIO_Init+0x6c>)
 800399a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399c:	f043 0302 	orr.w	r3, r3, #2
 80039a0:	6313      	str	r3, [r2, #48]	; 0x30
 80039a2:	4b0e      	ldr	r3, [pc, #56]	; (80039dc <MX_GPIO_Init+0x6c>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	607b      	str	r3, [r7, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80039ae:	2200      	movs	r2, #0
 80039b0:	2110      	movs	r1, #16
 80039b2:	480b      	ldr	r0, [pc, #44]	; (80039e0 <MX_GPIO_Init+0x70>)
 80039b4:	f7fd f8f0 	bl	8000b98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80039b8:	2310      	movs	r3, #16
 80039ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039bc:	2301      	movs	r3, #1
 80039be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039c4:	2300      	movs	r3, #0
 80039c6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039c8:	f107 030c 	add.w	r3, r7, #12
 80039cc:	4619      	mov	r1, r3
 80039ce:	4804      	ldr	r0, [pc, #16]	; (80039e0 <MX_GPIO_Init+0x70>)
 80039d0:	f7fc ff48 	bl	8000864 <HAL_GPIO_Init>

}
 80039d4:	bf00      	nop
 80039d6:	3720      	adds	r7, #32
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	40023800 	.word	0x40023800
 80039e0:	40020000 	.word	0x40020000

080039e4 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]

	spiData[0]=0xD0 ;
 80039ec:	4b1c      	ldr	r3, [pc, #112]	; (8003a60 <StartDefaultTask+0x7c>)
 80039ee:	22d0      	movs	r2, #208	; 0xd0
 80039f0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80039f2:	2200      	movs	r2, #0
 80039f4:	2110      	movs	r1, #16
 80039f6:	481b      	ldr	r0, [pc, #108]	; (8003a64 <StartDefaultTask+0x80>)
 80039f8:	f7fd f8ce 	bl	8000b98 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,spiData,1,10);
 80039fc:	230a      	movs	r3, #10
 80039fe:	2201      	movs	r2, #1
 8003a00:	4917      	ldr	r1, [pc, #92]	; (8003a60 <StartDefaultTask+0x7c>)
 8003a02:	4819      	ldr	r0, [pc, #100]	; (8003a68 <StartDefaultTask+0x84>)
 8003a04:	f7fd fd53 	bl	80014ae <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1,&spiData[1],1,10);
 8003a08:	230a      	movs	r3, #10
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	4917      	ldr	r1, [pc, #92]	; (8003a6c <StartDefaultTask+0x88>)
 8003a0e:	4816      	ldr	r0, [pc, #88]	; (8003a68 <StartDefaultTask+0x84>)
 8003a10:	f7fd fe88 	bl	8001724 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003a14:	2201      	movs	r2, #1
 8003a16:	2110      	movs	r1, #16
 8003a18:	4812      	ldr	r0, [pc, #72]	; (8003a64 <StartDefaultTask+0x80>)
 8003a1a:	f7fd f8bd 	bl	8000b98 <HAL_GPIO_WritePin>


	for(;;)
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003a1e:	2200      	movs	r2, #0
 8003a20:	2110      	movs	r1, #16
 8003a22:	4810      	ldr	r0, [pc, #64]	; (8003a64 <StartDefaultTask+0x80>)
 8003a24:	f7fd f8b8 	bl	8000b98 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1,spiData,1,10);
 8003a28:	230a      	movs	r3, #10
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	490c      	ldr	r1, [pc, #48]	; (8003a60 <StartDefaultTask+0x7c>)
 8003a2e:	480e      	ldr	r0, [pc, #56]	; (8003a68 <StartDefaultTask+0x84>)
 8003a30:	f7fd fd3d 	bl	80014ae <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi1,&spiData[1],1,10);
 8003a34:	230a      	movs	r3, #10
 8003a36:	2201      	movs	r2, #1
 8003a38:	490c      	ldr	r1, [pc, #48]	; (8003a6c <StartDefaultTask+0x88>)
 8003a3a:	480b      	ldr	r0, [pc, #44]	; (8003a68 <StartDefaultTask+0x84>)
 8003a3c:	f7fd fe72 	bl	8001724 <HAL_SPI_Receive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8003a40:	2201      	movs	r2, #1
 8003a42:	2110      	movs	r1, #16
 8003a44:	4807      	ldr	r0, [pc, #28]	; (8003a64 <StartDefaultTask+0x80>)
 8003a46:	f7fd f8a7 	bl	8000b98 <HAL_GPIO_WritePin>
		printf(" Return 0x%02X \r\n",spiData[1]);
 8003a4a:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <StartDefaultTask+0x7c>)
 8003a4c:	785b      	ldrb	r3, [r3, #1]
 8003a4e:	4619      	mov	r1, r3
 8003a50:	4807      	ldr	r0, [pc, #28]	; (8003a70 <StartDefaultTask+0x8c>)
 8003a52:	f000 f98b 	bl	8003d6c <iprintf>
		osDelay(1000);
 8003a56:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a5a:	f7fe fd29 	bl	80024b0 <osDelay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8003a5e:	e7de      	b.n	8003a1e <StartDefaultTask+0x3a>
 8003a60:	20003e30 	.word	0x20003e30
 8003a64:	40020000 	.word	0x40020000
 8003a68:	20003e34 	.word	0x20003e34
 8003a6c:	20003e31 	.word	0x20003e31
 8003a70:	08004c18 	.word	0x08004c18

08003a74 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
 8003a7c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8003a7e:	e7fe      	b.n	8003a7e <_Error_Handler+0xa>

08003a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b082      	sub	sp, #8
 8003a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a86:	2300      	movs	r3, #0
 8003a88:	607b      	str	r3, [r7, #4]
 8003a8a:	4a25      	ldr	r2, [pc, #148]	; (8003b20 <HAL_MspInit+0xa0>)
 8003a8c:	4b24      	ldr	r3, [pc, #144]	; (8003b20 <HAL_MspInit+0xa0>)
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a94:	6453      	str	r3, [r2, #68]	; 0x44
 8003a96:	4b22      	ldr	r3, [pc, #136]	; (8003b20 <HAL_MspInit+0xa0>)
 8003a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a9e:	607b      	str	r3, [r7, #4]
 8003aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	603b      	str	r3, [r7, #0]
 8003aa6:	4a1e      	ldr	r2, [pc, #120]	; (8003b20 <HAL_MspInit+0xa0>)
 8003aa8:	4b1d      	ldr	r3, [pc, #116]	; (8003b20 <HAL_MspInit+0xa0>)
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ab0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ab2:	4b1b      	ldr	r3, [pc, #108]	; (8003b20 <HAL_MspInit+0xa0>)
 8003ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aba:	603b      	str	r3, [r7, #0]
 8003abc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003abe:	2003      	movs	r0, #3
 8003ac0:	f7fc fe80 	bl	80007c4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	2100      	movs	r1, #0
 8003ac8:	f06f 000b 	mvn.w	r0, #11
 8003acc:	f7fc fe85 	bl	80007da <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	2100      	movs	r1, #0
 8003ad4:	f06f 000a 	mvn.w	r0, #10
 8003ad8:	f7fc fe7f 	bl	80007da <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003adc:	2200      	movs	r2, #0
 8003ade:	2100      	movs	r1, #0
 8003ae0:	f06f 0009 	mvn.w	r0, #9
 8003ae4:	f7fc fe79 	bl	80007da <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003ae8:	2200      	movs	r2, #0
 8003aea:	2100      	movs	r1, #0
 8003aec:	f06f 0004 	mvn.w	r0, #4
 8003af0:	f7fc fe73 	bl	80007da <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003af4:	2200      	movs	r2, #0
 8003af6:	2100      	movs	r1, #0
 8003af8:	f06f 0003 	mvn.w	r0, #3
 8003afc:	f7fc fe6d 	bl	80007da <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003b00:	2200      	movs	r2, #0
 8003b02:	210f      	movs	r1, #15
 8003b04:	f06f 0001 	mvn.w	r0, #1
 8003b08:	f7fc fe67 	bl	80007da <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	210f      	movs	r1, #15
 8003b10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003b14:	f7fc fe61 	bl	80007da <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b18:	bf00      	nop
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40023800 	.word	0x40023800

08003b24 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b088      	sub	sp, #32
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a1a      	ldr	r2, [pc, #104]	; (8003b9c <HAL_SPI_MspInit+0x78>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d12d      	bne.n	8003b92 <HAL_SPI_MspInit+0x6e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b36:	2300      	movs	r3, #0
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	4a19      	ldr	r2, [pc, #100]	; (8003ba0 <HAL_SPI_MspInit+0x7c>)
 8003b3c:	4b18      	ldr	r3, [pc, #96]	; (8003ba0 <HAL_SPI_MspInit+0x7c>)
 8003b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b44:	6453      	str	r3, [r2, #68]	; 0x44
 8003b46:	4b16      	ldr	r3, [pc, #88]	; (8003ba0 <HAL_SPI_MspInit+0x7c>)
 8003b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003b52:	2360      	movs	r3, #96	; 0x60
 8003b54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b56:	2302      	movs	r3, #2
 8003b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b62:	2305      	movs	r3, #5
 8003b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b66:	f107 030c 	add.w	r3, r7, #12
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	480d      	ldr	r0, [pc, #52]	; (8003ba4 <HAL_SPI_MspInit+0x80>)
 8003b6e:	f7fc fe79 	bl	8000864 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003b72:	2320      	movs	r3, #32
 8003b74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b76:	2302      	movs	r3, #2
 8003b78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b82:	2305      	movs	r3, #5
 8003b84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b86:	f107 030c 	add.w	r3, r7, #12
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4806      	ldr	r0, [pc, #24]	; (8003ba8 <HAL_SPI_MspInit+0x84>)
 8003b8e:	f7fc fe69 	bl	8000864 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003b92:	bf00      	nop
 8003b94:	3720      	adds	r7, #32
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}
 8003b9a:	bf00      	nop
 8003b9c:	40013000 	.word	0x40013000
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	40020000 	.word	0x40020000
 8003ba8:	40020400 	.word	0x40020400

08003bac <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b088      	sub	sp, #32
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART3)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a12      	ldr	r2, [pc, #72]	; (8003c04 <HAL_UART_MspInit+0x58>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d11e      	bne.n	8003bfc <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
 8003bc2:	4a11      	ldr	r2, [pc, #68]	; (8003c08 <HAL_UART_MspInit+0x5c>)
 8003bc4:	4b10      	ldr	r3, [pc, #64]	; (8003c08 <HAL_UART_MspInit+0x5c>)
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bce:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_UART_MspInit+0x5c>)
 8003bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003bda:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003bde:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be0:	2302      	movs	r3, #2
 8003be2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003be4:	2301      	movs	r3, #1
 8003be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003be8:	2303      	movs	r3, #3
 8003bea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003bec:	2307      	movs	r3, #7
 8003bee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bf0:	f107 030c 	add.w	r3, r7, #12
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	4805      	ldr	r0, [pc, #20]	; (8003c0c <HAL_UART_MspInit+0x60>)
 8003bf8:	f7fc fe34 	bl	8000864 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003bfc:	bf00      	nop
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	40004800 	.word	0x40004800
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	40020400 	.word	0x40020400

08003c10 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003c14:	bf00      	nop
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr

08003c1e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003c1e:	b480      	push	{r7}
 8003c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c22:	e7fe      	b.n	8003c22 <HardFault_Handler+0x4>

08003c24 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c28:	e7fe      	b.n	8003c28 <MemManage_Handler+0x4>

08003c2a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c2e:	e7fe      	b.n	8003c2e <BusFault_Handler+0x4>

08003c30 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c34:	e7fe      	b.n	8003c34 <UsageFault_Handler+0x4>

08003c36 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8003c36:	b480      	push	{r7}
 8003c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c3a:	bf00      	nop
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003c48:	f7fc fcec 	bl	8000624 <HAL_IncTick>
  osSystickHandler();
 8003c4c:	f7fe fc44 	bl	80024d8 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003c50:	bf00      	nop
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c54:	b480      	push	{r7}
 8003c56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c58:	4a16      	ldr	r2, [pc, #88]	; (8003cb4 <SystemInit+0x60>)
 8003c5a:	4b16      	ldr	r3, [pc, #88]	; (8003cb4 <SystemInit+0x60>)
 8003c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003c64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c68:	4a13      	ldr	r2, [pc, #76]	; (8003cb8 <SystemInit+0x64>)
 8003c6a:	4b13      	ldr	r3, [pc, #76]	; (8003cb8 <SystemInit+0x64>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f043 0301 	orr.w	r3, r3, #1
 8003c72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c74:	4b10      	ldr	r3, [pc, #64]	; (8003cb8 <SystemInit+0x64>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003c7a:	4a0f      	ldr	r2, [pc, #60]	; (8003cb8 <SystemInit+0x64>)
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	; (8003cb8 <SystemInit+0x64>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c88:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c8a:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <SystemInit+0x64>)
 8003c8c:	4a0b      	ldr	r2, [pc, #44]	; (8003cbc <SystemInit+0x68>)
 8003c8e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c90:	4a09      	ldr	r2, [pc, #36]	; (8003cb8 <SystemInit+0x64>)
 8003c92:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <SystemInit+0x64>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c9a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c9c:	4b06      	ldr	r3, [pc, #24]	; (8003cb8 <SystemInit+0x64>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003ca2:	4b04      	ldr	r3, [pc, #16]	; (8003cb4 <SystemInit+0x60>)
 8003ca4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ca8:	609a      	str	r2, [r3, #8]
#endif
}
 8003caa:	bf00      	nop
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	e000ed00 	.word	0xe000ed00
 8003cb8:	40023800 	.word	0x40023800
 8003cbc:	24003010 	.word	0x24003010

08003cc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003cc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003cf8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003cc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003cc6:	e003      	b.n	8003cd0 <LoopCopyDataInit>

08003cc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003cc8:	4b0c      	ldr	r3, [pc, #48]	; (8003cfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003cca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003ccc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003cce:	3104      	adds	r1, #4

08003cd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003cd0:	480b      	ldr	r0, [pc, #44]	; (8003d00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003cd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003cd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003cd8:	d3f6      	bcc.n	8003cc8 <CopyDataInit>
  ldr  r2, =_sbss
 8003cda:	4a0b      	ldr	r2, [pc, #44]	; (8003d08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003cdc:	e002      	b.n	8003ce4 <LoopFillZerobss>

08003cde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003cde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ce0:	f842 3b04 	str.w	r3, [r2], #4

08003ce4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ce4:	4b09      	ldr	r3, [pc, #36]	; (8003d0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003ce6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003ce8:	d3f9      	bcc.n	8003cde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003cea:	f7ff ffb3 	bl	8003c54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003cee:	f000 f811 	bl	8003d14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003cf2:	f7ff fd41 	bl	8003778 <main>
  bx  lr    
 8003cf6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003cf8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003cfc:	08004cec 	.word	0x08004cec
  ldr  r0, =_sdata
 8003d00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003d04:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003d08:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003d0c:	20003e90 	.word	0x20003e90

08003d10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003d10:	e7fe      	b.n	8003d10 <ADC_IRQHandler>
	...

08003d14 <__libc_init_array>:
 8003d14:	b570      	push	{r4, r5, r6, lr}
 8003d16:	4e0d      	ldr	r6, [pc, #52]	; (8003d4c <__libc_init_array+0x38>)
 8003d18:	4c0d      	ldr	r4, [pc, #52]	; (8003d50 <__libc_init_array+0x3c>)
 8003d1a:	1ba4      	subs	r4, r4, r6
 8003d1c:	10a4      	asrs	r4, r4, #2
 8003d1e:	2500      	movs	r5, #0
 8003d20:	42a5      	cmp	r5, r4
 8003d22:	d109      	bne.n	8003d38 <__libc_init_array+0x24>
 8003d24:	4e0b      	ldr	r6, [pc, #44]	; (8003d54 <__libc_init_array+0x40>)
 8003d26:	4c0c      	ldr	r4, [pc, #48]	; (8003d58 <__libc_init_array+0x44>)
 8003d28:	f000 ff4e 	bl	8004bc8 <_init>
 8003d2c:	1ba4      	subs	r4, r4, r6
 8003d2e:	10a4      	asrs	r4, r4, #2
 8003d30:	2500      	movs	r5, #0
 8003d32:	42a5      	cmp	r5, r4
 8003d34:	d105      	bne.n	8003d42 <__libc_init_array+0x2e>
 8003d36:	bd70      	pop	{r4, r5, r6, pc}
 8003d38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d3c:	4798      	blx	r3
 8003d3e:	3501      	adds	r5, #1
 8003d40:	e7ee      	b.n	8003d20 <__libc_init_array+0xc>
 8003d42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d46:	4798      	blx	r3
 8003d48:	3501      	adds	r5, #1
 8003d4a:	e7f2      	b.n	8003d32 <__libc_init_array+0x1e>
 8003d4c:	08004ce4 	.word	0x08004ce4
 8003d50:	08004ce4 	.word	0x08004ce4
 8003d54:	08004ce4 	.word	0x08004ce4
 8003d58:	08004ce8 	.word	0x08004ce8

08003d5c <memset>:
 8003d5c:	4402      	add	r2, r0
 8003d5e:	4603      	mov	r3, r0
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d100      	bne.n	8003d66 <memset+0xa>
 8003d64:	4770      	bx	lr
 8003d66:	f803 1b01 	strb.w	r1, [r3], #1
 8003d6a:	e7f9      	b.n	8003d60 <memset+0x4>

08003d6c <iprintf>:
 8003d6c:	b40f      	push	{r0, r1, r2, r3}
 8003d6e:	4b0a      	ldr	r3, [pc, #40]	; (8003d98 <iprintf+0x2c>)
 8003d70:	b513      	push	{r0, r1, r4, lr}
 8003d72:	681c      	ldr	r4, [r3, #0]
 8003d74:	b124      	cbz	r4, 8003d80 <iprintf+0x14>
 8003d76:	69a3      	ldr	r3, [r4, #24]
 8003d78:	b913      	cbnz	r3, 8003d80 <iprintf+0x14>
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	f000 f84e 	bl	8003e1c <__sinit>
 8003d80:	ab05      	add	r3, sp, #20
 8003d82:	9a04      	ldr	r2, [sp, #16]
 8003d84:	68a1      	ldr	r1, [r4, #8]
 8003d86:	9301      	str	r3, [sp, #4]
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f000 f959 	bl	8004040 <_vfiprintf_r>
 8003d8e:	b002      	add	sp, #8
 8003d90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d94:	b004      	add	sp, #16
 8003d96:	4770      	bx	lr
 8003d98:	20000010 	.word	0x20000010

08003d9c <_cleanup_r>:
 8003d9c:	4901      	ldr	r1, [pc, #4]	; (8003da4 <_cleanup_r+0x8>)
 8003d9e:	f000 b8a9 	b.w	8003ef4 <_fwalk_reent>
 8003da2:	bf00      	nop
 8003da4:	08004915 	.word	0x08004915

08003da8 <std.isra.0>:
 8003da8:	2300      	movs	r3, #0
 8003daa:	b510      	push	{r4, lr}
 8003dac:	4604      	mov	r4, r0
 8003dae:	6003      	str	r3, [r0, #0]
 8003db0:	6043      	str	r3, [r0, #4]
 8003db2:	6083      	str	r3, [r0, #8]
 8003db4:	8181      	strh	r1, [r0, #12]
 8003db6:	6643      	str	r3, [r0, #100]	; 0x64
 8003db8:	81c2      	strh	r2, [r0, #14]
 8003dba:	6103      	str	r3, [r0, #16]
 8003dbc:	6143      	str	r3, [r0, #20]
 8003dbe:	6183      	str	r3, [r0, #24]
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	2208      	movs	r2, #8
 8003dc4:	305c      	adds	r0, #92	; 0x5c
 8003dc6:	f7ff ffc9 	bl	8003d5c <memset>
 8003dca:	4b05      	ldr	r3, [pc, #20]	; (8003de0 <std.isra.0+0x38>)
 8003dcc:	6263      	str	r3, [r4, #36]	; 0x24
 8003dce:	4b05      	ldr	r3, [pc, #20]	; (8003de4 <std.isra.0+0x3c>)
 8003dd0:	62a3      	str	r3, [r4, #40]	; 0x28
 8003dd2:	4b05      	ldr	r3, [pc, #20]	; (8003de8 <std.isra.0+0x40>)
 8003dd4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003dd6:	4b05      	ldr	r3, [pc, #20]	; (8003dec <std.isra.0+0x44>)
 8003dd8:	6224      	str	r4, [r4, #32]
 8003dda:	6323      	str	r3, [r4, #48]	; 0x30
 8003ddc:	bd10      	pop	{r4, pc}
 8003dde:	bf00      	nop
 8003de0:	080045b9 	.word	0x080045b9
 8003de4:	080045db 	.word	0x080045db
 8003de8:	08004613 	.word	0x08004613
 8003dec:	08004637 	.word	0x08004637

08003df0 <__sfmoreglue>:
 8003df0:	b570      	push	{r4, r5, r6, lr}
 8003df2:	1e4a      	subs	r2, r1, #1
 8003df4:	2568      	movs	r5, #104	; 0x68
 8003df6:	4355      	muls	r5, r2
 8003df8:	460e      	mov	r6, r1
 8003dfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003dfe:	f000 f897 	bl	8003f30 <_malloc_r>
 8003e02:	4604      	mov	r4, r0
 8003e04:	b140      	cbz	r0, 8003e18 <__sfmoreglue+0x28>
 8003e06:	2100      	movs	r1, #0
 8003e08:	e880 0042 	stmia.w	r0, {r1, r6}
 8003e0c:	300c      	adds	r0, #12
 8003e0e:	60a0      	str	r0, [r4, #8]
 8003e10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003e14:	f7ff ffa2 	bl	8003d5c <memset>
 8003e18:	4620      	mov	r0, r4
 8003e1a:	bd70      	pop	{r4, r5, r6, pc}

08003e1c <__sinit>:
 8003e1c:	6983      	ldr	r3, [r0, #24]
 8003e1e:	b510      	push	{r4, lr}
 8003e20:	4604      	mov	r4, r0
 8003e22:	bb33      	cbnz	r3, 8003e72 <__sinit+0x56>
 8003e24:	6483      	str	r3, [r0, #72]	; 0x48
 8003e26:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003e28:	6503      	str	r3, [r0, #80]	; 0x50
 8003e2a:	4b12      	ldr	r3, [pc, #72]	; (8003e74 <__sinit+0x58>)
 8003e2c:	4a12      	ldr	r2, [pc, #72]	; (8003e78 <__sinit+0x5c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	6282      	str	r2, [r0, #40]	; 0x28
 8003e32:	4298      	cmp	r0, r3
 8003e34:	bf04      	itt	eq
 8003e36:	2301      	moveq	r3, #1
 8003e38:	6183      	streq	r3, [r0, #24]
 8003e3a:	f000 f81f 	bl	8003e7c <__sfp>
 8003e3e:	6060      	str	r0, [r4, #4]
 8003e40:	4620      	mov	r0, r4
 8003e42:	f000 f81b 	bl	8003e7c <__sfp>
 8003e46:	60a0      	str	r0, [r4, #8]
 8003e48:	4620      	mov	r0, r4
 8003e4a:	f000 f817 	bl	8003e7c <__sfp>
 8003e4e:	2200      	movs	r2, #0
 8003e50:	60e0      	str	r0, [r4, #12]
 8003e52:	2104      	movs	r1, #4
 8003e54:	6860      	ldr	r0, [r4, #4]
 8003e56:	f7ff ffa7 	bl	8003da8 <std.isra.0>
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	2109      	movs	r1, #9
 8003e5e:	68a0      	ldr	r0, [r4, #8]
 8003e60:	f7ff ffa2 	bl	8003da8 <std.isra.0>
 8003e64:	2202      	movs	r2, #2
 8003e66:	2112      	movs	r1, #18
 8003e68:	68e0      	ldr	r0, [r4, #12]
 8003e6a:	f7ff ff9d 	bl	8003da8 <std.isra.0>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	61a3      	str	r3, [r4, #24]
 8003e72:	bd10      	pop	{r4, pc}
 8003e74:	08004ca4 	.word	0x08004ca4
 8003e78:	08003d9d 	.word	0x08003d9d

08003e7c <__sfp>:
 8003e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e7e:	4b1c      	ldr	r3, [pc, #112]	; (8003ef0 <__sfp+0x74>)
 8003e80:	681e      	ldr	r6, [r3, #0]
 8003e82:	69b3      	ldr	r3, [r6, #24]
 8003e84:	4607      	mov	r7, r0
 8003e86:	b913      	cbnz	r3, 8003e8e <__sfp+0x12>
 8003e88:	4630      	mov	r0, r6
 8003e8a:	f7ff ffc7 	bl	8003e1c <__sinit>
 8003e8e:	3648      	adds	r6, #72	; 0x48
 8003e90:	68b4      	ldr	r4, [r6, #8]
 8003e92:	6873      	ldr	r3, [r6, #4]
 8003e94:	3b01      	subs	r3, #1
 8003e96:	d503      	bpl.n	8003ea0 <__sfp+0x24>
 8003e98:	6833      	ldr	r3, [r6, #0]
 8003e9a:	b133      	cbz	r3, 8003eaa <__sfp+0x2e>
 8003e9c:	6836      	ldr	r6, [r6, #0]
 8003e9e:	e7f7      	b.n	8003e90 <__sfp+0x14>
 8003ea0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003ea4:	b16d      	cbz	r5, 8003ec2 <__sfp+0x46>
 8003ea6:	3468      	adds	r4, #104	; 0x68
 8003ea8:	e7f4      	b.n	8003e94 <__sfp+0x18>
 8003eaa:	2104      	movs	r1, #4
 8003eac:	4638      	mov	r0, r7
 8003eae:	f7ff ff9f 	bl	8003df0 <__sfmoreglue>
 8003eb2:	6030      	str	r0, [r6, #0]
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	d1f1      	bne.n	8003e9c <__sfp+0x20>
 8003eb8:	230c      	movs	r3, #12
 8003eba:	603b      	str	r3, [r7, #0]
 8003ebc:	4604      	mov	r4, r0
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ec2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ec6:	81e3      	strh	r3, [r4, #14]
 8003ec8:	2301      	movs	r3, #1
 8003eca:	81a3      	strh	r3, [r4, #12]
 8003ecc:	6665      	str	r5, [r4, #100]	; 0x64
 8003ece:	6025      	str	r5, [r4, #0]
 8003ed0:	60a5      	str	r5, [r4, #8]
 8003ed2:	6065      	str	r5, [r4, #4]
 8003ed4:	6125      	str	r5, [r4, #16]
 8003ed6:	6165      	str	r5, [r4, #20]
 8003ed8:	61a5      	str	r5, [r4, #24]
 8003eda:	2208      	movs	r2, #8
 8003edc:	4629      	mov	r1, r5
 8003ede:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003ee2:	f7ff ff3b 	bl	8003d5c <memset>
 8003ee6:	6365      	str	r5, [r4, #52]	; 0x34
 8003ee8:	63a5      	str	r5, [r4, #56]	; 0x38
 8003eea:	64a5      	str	r5, [r4, #72]	; 0x48
 8003eec:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003eee:	e7e6      	b.n	8003ebe <__sfp+0x42>
 8003ef0:	08004ca4 	.word	0x08004ca4

08003ef4 <_fwalk_reent>:
 8003ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ef8:	4680      	mov	r8, r0
 8003efa:	4689      	mov	r9, r1
 8003efc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003f00:	2600      	movs	r6, #0
 8003f02:	b914      	cbnz	r4, 8003f0a <_fwalk_reent+0x16>
 8003f04:	4630      	mov	r0, r6
 8003f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003f0a:	68a5      	ldr	r5, [r4, #8]
 8003f0c:	6867      	ldr	r7, [r4, #4]
 8003f0e:	3f01      	subs	r7, #1
 8003f10:	d501      	bpl.n	8003f16 <_fwalk_reent+0x22>
 8003f12:	6824      	ldr	r4, [r4, #0]
 8003f14:	e7f5      	b.n	8003f02 <_fwalk_reent+0xe>
 8003f16:	89ab      	ldrh	r3, [r5, #12]
 8003f18:	2b01      	cmp	r3, #1
 8003f1a:	d907      	bls.n	8003f2c <_fwalk_reent+0x38>
 8003f1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003f20:	3301      	adds	r3, #1
 8003f22:	d003      	beq.n	8003f2c <_fwalk_reent+0x38>
 8003f24:	4629      	mov	r1, r5
 8003f26:	4640      	mov	r0, r8
 8003f28:	47c8      	blx	r9
 8003f2a:	4306      	orrs	r6, r0
 8003f2c:	3568      	adds	r5, #104	; 0x68
 8003f2e:	e7ee      	b.n	8003f0e <_fwalk_reent+0x1a>

08003f30 <_malloc_r>:
 8003f30:	b570      	push	{r4, r5, r6, lr}
 8003f32:	1ccd      	adds	r5, r1, #3
 8003f34:	f025 0503 	bic.w	r5, r5, #3
 8003f38:	3508      	adds	r5, #8
 8003f3a:	2d0c      	cmp	r5, #12
 8003f3c:	bf38      	it	cc
 8003f3e:	250c      	movcc	r5, #12
 8003f40:	2d00      	cmp	r5, #0
 8003f42:	4606      	mov	r6, r0
 8003f44:	db01      	blt.n	8003f4a <_malloc_r+0x1a>
 8003f46:	42a9      	cmp	r1, r5
 8003f48:	d903      	bls.n	8003f52 <_malloc_r+0x22>
 8003f4a:	230c      	movs	r3, #12
 8003f4c:	6033      	str	r3, [r6, #0]
 8003f4e:	2000      	movs	r0, #0
 8003f50:	bd70      	pop	{r4, r5, r6, pc}
 8003f52:	f000 fd7f 	bl	8004a54 <__malloc_lock>
 8003f56:	4a23      	ldr	r2, [pc, #140]	; (8003fe4 <_malloc_r+0xb4>)
 8003f58:	6814      	ldr	r4, [r2, #0]
 8003f5a:	4621      	mov	r1, r4
 8003f5c:	b991      	cbnz	r1, 8003f84 <_malloc_r+0x54>
 8003f5e:	4c22      	ldr	r4, [pc, #136]	; (8003fe8 <_malloc_r+0xb8>)
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	b91b      	cbnz	r3, 8003f6c <_malloc_r+0x3c>
 8003f64:	4630      	mov	r0, r6
 8003f66:	f000 fb17 	bl	8004598 <_sbrk_r>
 8003f6a:	6020      	str	r0, [r4, #0]
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	4630      	mov	r0, r6
 8003f70:	f000 fb12 	bl	8004598 <_sbrk_r>
 8003f74:	1c43      	adds	r3, r0, #1
 8003f76:	d126      	bne.n	8003fc6 <_malloc_r+0x96>
 8003f78:	230c      	movs	r3, #12
 8003f7a:	6033      	str	r3, [r6, #0]
 8003f7c:	4630      	mov	r0, r6
 8003f7e:	f000 fd6a 	bl	8004a56 <__malloc_unlock>
 8003f82:	e7e4      	b.n	8003f4e <_malloc_r+0x1e>
 8003f84:	680b      	ldr	r3, [r1, #0]
 8003f86:	1b5b      	subs	r3, r3, r5
 8003f88:	d41a      	bmi.n	8003fc0 <_malloc_r+0x90>
 8003f8a:	2b0b      	cmp	r3, #11
 8003f8c:	d90f      	bls.n	8003fae <_malloc_r+0x7e>
 8003f8e:	600b      	str	r3, [r1, #0]
 8003f90:	50cd      	str	r5, [r1, r3]
 8003f92:	18cc      	adds	r4, r1, r3
 8003f94:	4630      	mov	r0, r6
 8003f96:	f000 fd5e 	bl	8004a56 <__malloc_unlock>
 8003f9a:	f104 000b 	add.w	r0, r4, #11
 8003f9e:	1d23      	adds	r3, r4, #4
 8003fa0:	f020 0007 	bic.w	r0, r0, #7
 8003fa4:	1ac3      	subs	r3, r0, r3
 8003fa6:	d01b      	beq.n	8003fe0 <_malloc_r+0xb0>
 8003fa8:	425a      	negs	r2, r3
 8003faa:	50e2      	str	r2, [r4, r3]
 8003fac:	bd70      	pop	{r4, r5, r6, pc}
 8003fae:	428c      	cmp	r4, r1
 8003fb0:	bf0d      	iteet	eq
 8003fb2:	6863      	ldreq	r3, [r4, #4]
 8003fb4:	684b      	ldrne	r3, [r1, #4]
 8003fb6:	6063      	strne	r3, [r4, #4]
 8003fb8:	6013      	streq	r3, [r2, #0]
 8003fba:	bf18      	it	ne
 8003fbc:	460c      	movne	r4, r1
 8003fbe:	e7e9      	b.n	8003f94 <_malloc_r+0x64>
 8003fc0:	460c      	mov	r4, r1
 8003fc2:	6849      	ldr	r1, [r1, #4]
 8003fc4:	e7ca      	b.n	8003f5c <_malloc_r+0x2c>
 8003fc6:	1cc4      	adds	r4, r0, #3
 8003fc8:	f024 0403 	bic.w	r4, r4, #3
 8003fcc:	42a0      	cmp	r0, r4
 8003fce:	d005      	beq.n	8003fdc <_malloc_r+0xac>
 8003fd0:	1a21      	subs	r1, r4, r0
 8003fd2:	4630      	mov	r0, r6
 8003fd4:	f000 fae0 	bl	8004598 <_sbrk_r>
 8003fd8:	3001      	adds	r0, #1
 8003fda:	d0cd      	beq.n	8003f78 <_malloc_r+0x48>
 8003fdc:	6025      	str	r5, [r4, #0]
 8003fde:	e7d9      	b.n	8003f94 <_malloc_r+0x64>
 8003fe0:	bd70      	pop	{r4, r5, r6, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20003ddc 	.word	0x20003ddc
 8003fe8:	20003de0 	.word	0x20003de0

08003fec <__sfputc_r>:
 8003fec:	6893      	ldr	r3, [r2, #8]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	b410      	push	{r4}
 8003ff4:	6093      	str	r3, [r2, #8]
 8003ff6:	da09      	bge.n	800400c <__sfputc_r+0x20>
 8003ff8:	6994      	ldr	r4, [r2, #24]
 8003ffa:	42a3      	cmp	r3, r4
 8003ffc:	db02      	blt.n	8004004 <__sfputc_r+0x18>
 8003ffe:	b2cb      	uxtb	r3, r1
 8004000:	2b0a      	cmp	r3, #10
 8004002:	d103      	bne.n	800400c <__sfputc_r+0x20>
 8004004:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004008:	f000 bb1a 	b.w	8004640 <__swbuf_r>
 800400c:	6813      	ldr	r3, [r2, #0]
 800400e:	1c58      	adds	r0, r3, #1
 8004010:	6010      	str	r0, [r2, #0]
 8004012:	7019      	strb	r1, [r3, #0]
 8004014:	b2c8      	uxtb	r0, r1
 8004016:	f85d 4b04 	ldr.w	r4, [sp], #4
 800401a:	4770      	bx	lr

0800401c <__sfputs_r>:
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800401e:	4606      	mov	r6, r0
 8004020:	460f      	mov	r7, r1
 8004022:	4614      	mov	r4, r2
 8004024:	18d5      	adds	r5, r2, r3
 8004026:	42ac      	cmp	r4, r5
 8004028:	d101      	bne.n	800402e <__sfputs_r+0x12>
 800402a:	2000      	movs	r0, #0
 800402c:	e007      	b.n	800403e <__sfputs_r+0x22>
 800402e:	463a      	mov	r2, r7
 8004030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004034:	4630      	mov	r0, r6
 8004036:	f7ff ffd9 	bl	8003fec <__sfputc_r>
 800403a:	1c43      	adds	r3, r0, #1
 800403c:	d1f3      	bne.n	8004026 <__sfputs_r+0xa>
 800403e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004040 <_vfiprintf_r>:
 8004040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004044:	b09d      	sub	sp, #116	; 0x74
 8004046:	460c      	mov	r4, r1
 8004048:	4617      	mov	r7, r2
 800404a:	9303      	str	r3, [sp, #12]
 800404c:	4606      	mov	r6, r0
 800404e:	b118      	cbz	r0, 8004058 <_vfiprintf_r+0x18>
 8004050:	6983      	ldr	r3, [r0, #24]
 8004052:	b90b      	cbnz	r3, 8004058 <_vfiprintf_r+0x18>
 8004054:	f7ff fee2 	bl	8003e1c <__sinit>
 8004058:	4b7c      	ldr	r3, [pc, #496]	; (800424c <_vfiprintf_r+0x20c>)
 800405a:	429c      	cmp	r4, r3
 800405c:	d157      	bne.n	800410e <_vfiprintf_r+0xce>
 800405e:	6874      	ldr	r4, [r6, #4]
 8004060:	89a3      	ldrh	r3, [r4, #12]
 8004062:	0718      	lsls	r0, r3, #28
 8004064:	d55d      	bpl.n	8004122 <_vfiprintf_r+0xe2>
 8004066:	6923      	ldr	r3, [r4, #16]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d05a      	beq.n	8004122 <_vfiprintf_r+0xe2>
 800406c:	2300      	movs	r3, #0
 800406e:	9309      	str	r3, [sp, #36]	; 0x24
 8004070:	2320      	movs	r3, #32
 8004072:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004076:	2330      	movs	r3, #48	; 0x30
 8004078:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800407c:	f04f 0b01 	mov.w	fp, #1
 8004080:	46b8      	mov	r8, r7
 8004082:	4645      	mov	r5, r8
 8004084:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004088:	2b00      	cmp	r3, #0
 800408a:	d155      	bne.n	8004138 <_vfiprintf_r+0xf8>
 800408c:	ebb8 0a07 	subs.w	sl, r8, r7
 8004090:	d00b      	beq.n	80040aa <_vfiprintf_r+0x6a>
 8004092:	4653      	mov	r3, sl
 8004094:	463a      	mov	r2, r7
 8004096:	4621      	mov	r1, r4
 8004098:	4630      	mov	r0, r6
 800409a:	f7ff ffbf 	bl	800401c <__sfputs_r>
 800409e:	3001      	adds	r0, #1
 80040a0:	f000 80c4 	beq.w	800422c <_vfiprintf_r+0x1ec>
 80040a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040a6:	4453      	add	r3, sl
 80040a8:	9309      	str	r3, [sp, #36]	; 0x24
 80040aa:	f898 3000 	ldrb.w	r3, [r8]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80bc 	beq.w	800422c <_vfiprintf_r+0x1ec>
 80040b4:	2300      	movs	r3, #0
 80040b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80040ba:	9304      	str	r3, [sp, #16]
 80040bc:	9307      	str	r3, [sp, #28]
 80040be:	9205      	str	r2, [sp, #20]
 80040c0:	9306      	str	r3, [sp, #24]
 80040c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80040c6:	931a      	str	r3, [sp, #104]	; 0x68
 80040c8:	2205      	movs	r2, #5
 80040ca:	7829      	ldrb	r1, [r5, #0]
 80040cc:	4860      	ldr	r0, [pc, #384]	; (8004250 <_vfiprintf_r+0x210>)
 80040ce:	f7fc f87f 	bl	80001d0 <memchr>
 80040d2:	f105 0801 	add.w	r8, r5, #1
 80040d6:	9b04      	ldr	r3, [sp, #16]
 80040d8:	2800      	cmp	r0, #0
 80040da:	d131      	bne.n	8004140 <_vfiprintf_r+0x100>
 80040dc:	06d9      	lsls	r1, r3, #27
 80040de:	bf44      	itt	mi
 80040e0:	2220      	movmi	r2, #32
 80040e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040e6:	071a      	lsls	r2, r3, #28
 80040e8:	bf44      	itt	mi
 80040ea:	222b      	movmi	r2, #43	; 0x2b
 80040ec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80040f0:	782a      	ldrb	r2, [r5, #0]
 80040f2:	2a2a      	cmp	r2, #42	; 0x2a
 80040f4:	d02c      	beq.n	8004150 <_vfiprintf_r+0x110>
 80040f6:	9a07      	ldr	r2, [sp, #28]
 80040f8:	2100      	movs	r1, #0
 80040fa:	200a      	movs	r0, #10
 80040fc:	46a8      	mov	r8, r5
 80040fe:	3501      	adds	r5, #1
 8004100:	f898 3000 	ldrb.w	r3, [r8]
 8004104:	3b30      	subs	r3, #48	; 0x30
 8004106:	2b09      	cmp	r3, #9
 8004108:	d96d      	bls.n	80041e6 <_vfiprintf_r+0x1a6>
 800410a:	b371      	cbz	r1, 800416a <_vfiprintf_r+0x12a>
 800410c:	e026      	b.n	800415c <_vfiprintf_r+0x11c>
 800410e:	4b51      	ldr	r3, [pc, #324]	; (8004254 <_vfiprintf_r+0x214>)
 8004110:	429c      	cmp	r4, r3
 8004112:	d101      	bne.n	8004118 <_vfiprintf_r+0xd8>
 8004114:	68b4      	ldr	r4, [r6, #8]
 8004116:	e7a3      	b.n	8004060 <_vfiprintf_r+0x20>
 8004118:	4b4f      	ldr	r3, [pc, #316]	; (8004258 <_vfiprintf_r+0x218>)
 800411a:	429c      	cmp	r4, r3
 800411c:	bf08      	it	eq
 800411e:	68f4      	ldreq	r4, [r6, #12]
 8004120:	e79e      	b.n	8004060 <_vfiprintf_r+0x20>
 8004122:	4621      	mov	r1, r4
 8004124:	4630      	mov	r0, r6
 8004126:	f000 faef 	bl	8004708 <__swsetup_r>
 800412a:	2800      	cmp	r0, #0
 800412c:	d09e      	beq.n	800406c <_vfiprintf_r+0x2c>
 800412e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004132:	b01d      	add	sp, #116	; 0x74
 8004134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004138:	2b25      	cmp	r3, #37	; 0x25
 800413a:	d0a7      	beq.n	800408c <_vfiprintf_r+0x4c>
 800413c:	46a8      	mov	r8, r5
 800413e:	e7a0      	b.n	8004082 <_vfiprintf_r+0x42>
 8004140:	4a43      	ldr	r2, [pc, #268]	; (8004250 <_vfiprintf_r+0x210>)
 8004142:	1a80      	subs	r0, r0, r2
 8004144:	fa0b f000 	lsl.w	r0, fp, r0
 8004148:	4318      	orrs	r0, r3
 800414a:	9004      	str	r0, [sp, #16]
 800414c:	4645      	mov	r5, r8
 800414e:	e7bb      	b.n	80040c8 <_vfiprintf_r+0x88>
 8004150:	9a03      	ldr	r2, [sp, #12]
 8004152:	1d11      	adds	r1, r2, #4
 8004154:	6812      	ldr	r2, [r2, #0]
 8004156:	9103      	str	r1, [sp, #12]
 8004158:	2a00      	cmp	r2, #0
 800415a:	db01      	blt.n	8004160 <_vfiprintf_r+0x120>
 800415c:	9207      	str	r2, [sp, #28]
 800415e:	e004      	b.n	800416a <_vfiprintf_r+0x12a>
 8004160:	4252      	negs	r2, r2
 8004162:	f043 0302 	orr.w	r3, r3, #2
 8004166:	9207      	str	r2, [sp, #28]
 8004168:	9304      	str	r3, [sp, #16]
 800416a:	f898 3000 	ldrb.w	r3, [r8]
 800416e:	2b2e      	cmp	r3, #46	; 0x2e
 8004170:	d110      	bne.n	8004194 <_vfiprintf_r+0x154>
 8004172:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004176:	2b2a      	cmp	r3, #42	; 0x2a
 8004178:	f108 0101 	add.w	r1, r8, #1
 800417c:	d137      	bne.n	80041ee <_vfiprintf_r+0x1ae>
 800417e:	9b03      	ldr	r3, [sp, #12]
 8004180:	1d1a      	adds	r2, r3, #4
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	9203      	str	r2, [sp, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	bfb8      	it	lt
 800418a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800418e:	f108 0802 	add.w	r8, r8, #2
 8004192:	9305      	str	r3, [sp, #20]
 8004194:	4d31      	ldr	r5, [pc, #196]	; (800425c <_vfiprintf_r+0x21c>)
 8004196:	f898 1000 	ldrb.w	r1, [r8]
 800419a:	2203      	movs	r2, #3
 800419c:	4628      	mov	r0, r5
 800419e:	f7fc f817 	bl	80001d0 <memchr>
 80041a2:	b140      	cbz	r0, 80041b6 <_vfiprintf_r+0x176>
 80041a4:	2340      	movs	r3, #64	; 0x40
 80041a6:	1b40      	subs	r0, r0, r5
 80041a8:	fa03 f000 	lsl.w	r0, r3, r0
 80041ac:	9b04      	ldr	r3, [sp, #16]
 80041ae:	4303      	orrs	r3, r0
 80041b0:	9304      	str	r3, [sp, #16]
 80041b2:	f108 0801 	add.w	r8, r8, #1
 80041b6:	f898 1000 	ldrb.w	r1, [r8]
 80041ba:	4829      	ldr	r0, [pc, #164]	; (8004260 <_vfiprintf_r+0x220>)
 80041bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80041c0:	2206      	movs	r2, #6
 80041c2:	f108 0701 	add.w	r7, r8, #1
 80041c6:	f7fc f803 	bl	80001d0 <memchr>
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d034      	beq.n	8004238 <_vfiprintf_r+0x1f8>
 80041ce:	4b25      	ldr	r3, [pc, #148]	; (8004264 <_vfiprintf_r+0x224>)
 80041d0:	bb03      	cbnz	r3, 8004214 <_vfiprintf_r+0x1d4>
 80041d2:	9b03      	ldr	r3, [sp, #12]
 80041d4:	3307      	adds	r3, #7
 80041d6:	f023 0307 	bic.w	r3, r3, #7
 80041da:	3308      	adds	r3, #8
 80041dc:	9303      	str	r3, [sp, #12]
 80041de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80041e0:	444b      	add	r3, r9
 80041e2:	9309      	str	r3, [sp, #36]	; 0x24
 80041e4:	e74c      	b.n	8004080 <_vfiprintf_r+0x40>
 80041e6:	fb00 3202 	mla	r2, r0, r2, r3
 80041ea:	2101      	movs	r1, #1
 80041ec:	e786      	b.n	80040fc <_vfiprintf_r+0xbc>
 80041ee:	2300      	movs	r3, #0
 80041f0:	9305      	str	r3, [sp, #20]
 80041f2:	4618      	mov	r0, r3
 80041f4:	250a      	movs	r5, #10
 80041f6:	4688      	mov	r8, r1
 80041f8:	3101      	adds	r1, #1
 80041fa:	f898 2000 	ldrb.w	r2, [r8]
 80041fe:	3a30      	subs	r2, #48	; 0x30
 8004200:	2a09      	cmp	r2, #9
 8004202:	d903      	bls.n	800420c <_vfiprintf_r+0x1cc>
 8004204:	2b00      	cmp	r3, #0
 8004206:	d0c5      	beq.n	8004194 <_vfiprintf_r+0x154>
 8004208:	9005      	str	r0, [sp, #20]
 800420a:	e7c3      	b.n	8004194 <_vfiprintf_r+0x154>
 800420c:	fb05 2000 	mla	r0, r5, r0, r2
 8004210:	2301      	movs	r3, #1
 8004212:	e7f0      	b.n	80041f6 <_vfiprintf_r+0x1b6>
 8004214:	ab03      	add	r3, sp, #12
 8004216:	9300      	str	r3, [sp, #0]
 8004218:	4622      	mov	r2, r4
 800421a:	4b13      	ldr	r3, [pc, #76]	; (8004268 <_vfiprintf_r+0x228>)
 800421c:	a904      	add	r1, sp, #16
 800421e:	4630      	mov	r0, r6
 8004220:	f3af 8000 	nop.w
 8004224:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004228:	4681      	mov	r9, r0
 800422a:	d1d8      	bne.n	80041de <_vfiprintf_r+0x19e>
 800422c:	89a3      	ldrh	r3, [r4, #12]
 800422e:	065b      	lsls	r3, r3, #25
 8004230:	f53f af7d 	bmi.w	800412e <_vfiprintf_r+0xee>
 8004234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004236:	e77c      	b.n	8004132 <_vfiprintf_r+0xf2>
 8004238:	ab03      	add	r3, sp, #12
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	4622      	mov	r2, r4
 800423e:	4b0a      	ldr	r3, [pc, #40]	; (8004268 <_vfiprintf_r+0x228>)
 8004240:	a904      	add	r1, sp, #16
 8004242:	4630      	mov	r0, r6
 8004244:	f000 f888 	bl	8004358 <_printf_i>
 8004248:	e7ec      	b.n	8004224 <_vfiprintf_r+0x1e4>
 800424a:	bf00      	nop
 800424c:	08004c64 	.word	0x08004c64
 8004250:	08004ca8 	.word	0x08004ca8
 8004254:	08004c84 	.word	0x08004c84
 8004258:	08004c44 	.word	0x08004c44
 800425c:	08004cae 	.word	0x08004cae
 8004260:	08004cb2 	.word	0x08004cb2
 8004264:	00000000 	.word	0x00000000
 8004268:	0800401d 	.word	0x0800401d

0800426c <_printf_common>:
 800426c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004270:	4691      	mov	r9, r2
 8004272:	461f      	mov	r7, r3
 8004274:	688a      	ldr	r2, [r1, #8]
 8004276:	690b      	ldr	r3, [r1, #16]
 8004278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800427c:	4293      	cmp	r3, r2
 800427e:	bfb8      	it	lt
 8004280:	4613      	movlt	r3, r2
 8004282:	f8c9 3000 	str.w	r3, [r9]
 8004286:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800428a:	4606      	mov	r6, r0
 800428c:	460c      	mov	r4, r1
 800428e:	b112      	cbz	r2, 8004296 <_printf_common+0x2a>
 8004290:	3301      	adds	r3, #1
 8004292:	f8c9 3000 	str.w	r3, [r9]
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	0699      	lsls	r1, r3, #26
 800429a:	bf42      	ittt	mi
 800429c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80042a0:	3302      	addmi	r3, #2
 80042a2:	f8c9 3000 	strmi.w	r3, [r9]
 80042a6:	6825      	ldr	r5, [r4, #0]
 80042a8:	f015 0506 	ands.w	r5, r5, #6
 80042ac:	d107      	bne.n	80042be <_printf_common+0x52>
 80042ae:	f104 0a19 	add.w	sl, r4, #25
 80042b2:	68e3      	ldr	r3, [r4, #12]
 80042b4:	f8d9 2000 	ldr.w	r2, [r9]
 80042b8:	1a9b      	subs	r3, r3, r2
 80042ba:	429d      	cmp	r5, r3
 80042bc:	db29      	blt.n	8004312 <_printf_common+0xa6>
 80042be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80042c2:	6822      	ldr	r2, [r4, #0]
 80042c4:	3300      	adds	r3, #0
 80042c6:	bf18      	it	ne
 80042c8:	2301      	movne	r3, #1
 80042ca:	0692      	lsls	r2, r2, #26
 80042cc:	d42e      	bmi.n	800432c <_printf_common+0xc0>
 80042ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80042d2:	4639      	mov	r1, r7
 80042d4:	4630      	mov	r0, r6
 80042d6:	47c0      	blx	r8
 80042d8:	3001      	adds	r0, #1
 80042da:	d021      	beq.n	8004320 <_printf_common+0xb4>
 80042dc:	6823      	ldr	r3, [r4, #0]
 80042de:	68e5      	ldr	r5, [r4, #12]
 80042e0:	f8d9 2000 	ldr.w	r2, [r9]
 80042e4:	f003 0306 	and.w	r3, r3, #6
 80042e8:	2b04      	cmp	r3, #4
 80042ea:	bf08      	it	eq
 80042ec:	1aad      	subeq	r5, r5, r2
 80042ee:	68a3      	ldr	r3, [r4, #8]
 80042f0:	6922      	ldr	r2, [r4, #16]
 80042f2:	bf0c      	ite	eq
 80042f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80042f8:	2500      	movne	r5, #0
 80042fa:	4293      	cmp	r3, r2
 80042fc:	bfc4      	itt	gt
 80042fe:	1a9b      	subgt	r3, r3, r2
 8004300:	18ed      	addgt	r5, r5, r3
 8004302:	f04f 0900 	mov.w	r9, #0
 8004306:	341a      	adds	r4, #26
 8004308:	454d      	cmp	r5, r9
 800430a:	d11b      	bne.n	8004344 <_printf_common+0xd8>
 800430c:	2000      	movs	r0, #0
 800430e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004312:	2301      	movs	r3, #1
 8004314:	4652      	mov	r2, sl
 8004316:	4639      	mov	r1, r7
 8004318:	4630      	mov	r0, r6
 800431a:	47c0      	blx	r8
 800431c:	3001      	adds	r0, #1
 800431e:	d103      	bne.n	8004328 <_printf_common+0xbc>
 8004320:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004328:	3501      	adds	r5, #1
 800432a:	e7c2      	b.n	80042b2 <_printf_common+0x46>
 800432c:	18e1      	adds	r1, r4, r3
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	2030      	movs	r0, #48	; 0x30
 8004332:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004336:	4422      	add	r2, r4
 8004338:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800433c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004340:	3302      	adds	r3, #2
 8004342:	e7c4      	b.n	80042ce <_printf_common+0x62>
 8004344:	2301      	movs	r3, #1
 8004346:	4622      	mov	r2, r4
 8004348:	4639      	mov	r1, r7
 800434a:	4630      	mov	r0, r6
 800434c:	47c0      	blx	r8
 800434e:	3001      	adds	r0, #1
 8004350:	d0e6      	beq.n	8004320 <_printf_common+0xb4>
 8004352:	f109 0901 	add.w	r9, r9, #1
 8004356:	e7d7      	b.n	8004308 <_printf_common+0x9c>

08004358 <_printf_i>:
 8004358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800435c:	4617      	mov	r7, r2
 800435e:	7e0a      	ldrb	r2, [r1, #24]
 8004360:	b085      	sub	sp, #20
 8004362:	2a6e      	cmp	r2, #110	; 0x6e
 8004364:	4698      	mov	r8, r3
 8004366:	4606      	mov	r6, r0
 8004368:	460c      	mov	r4, r1
 800436a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800436c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004370:	f000 80bc 	beq.w	80044ec <_printf_i+0x194>
 8004374:	d81a      	bhi.n	80043ac <_printf_i+0x54>
 8004376:	2a63      	cmp	r2, #99	; 0x63
 8004378:	d02e      	beq.n	80043d8 <_printf_i+0x80>
 800437a:	d80a      	bhi.n	8004392 <_printf_i+0x3a>
 800437c:	2a00      	cmp	r2, #0
 800437e:	f000 80c8 	beq.w	8004512 <_printf_i+0x1ba>
 8004382:	2a58      	cmp	r2, #88	; 0x58
 8004384:	f000 808a 	beq.w	800449c <_printf_i+0x144>
 8004388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800438c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004390:	e02a      	b.n	80043e8 <_printf_i+0x90>
 8004392:	2a64      	cmp	r2, #100	; 0x64
 8004394:	d001      	beq.n	800439a <_printf_i+0x42>
 8004396:	2a69      	cmp	r2, #105	; 0x69
 8004398:	d1f6      	bne.n	8004388 <_printf_i+0x30>
 800439a:	6821      	ldr	r1, [r4, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	f011 0f80 	tst.w	r1, #128	; 0x80
 80043a2:	d023      	beq.n	80043ec <_printf_i+0x94>
 80043a4:	1d11      	adds	r1, r2, #4
 80043a6:	6019      	str	r1, [r3, #0]
 80043a8:	6813      	ldr	r3, [r2, #0]
 80043aa:	e027      	b.n	80043fc <_printf_i+0xa4>
 80043ac:	2a73      	cmp	r2, #115	; 0x73
 80043ae:	f000 80b4 	beq.w	800451a <_printf_i+0x1c2>
 80043b2:	d808      	bhi.n	80043c6 <_printf_i+0x6e>
 80043b4:	2a6f      	cmp	r2, #111	; 0x6f
 80043b6:	d02a      	beq.n	800440e <_printf_i+0xb6>
 80043b8:	2a70      	cmp	r2, #112	; 0x70
 80043ba:	d1e5      	bne.n	8004388 <_printf_i+0x30>
 80043bc:	680a      	ldr	r2, [r1, #0]
 80043be:	f042 0220 	orr.w	r2, r2, #32
 80043c2:	600a      	str	r2, [r1, #0]
 80043c4:	e003      	b.n	80043ce <_printf_i+0x76>
 80043c6:	2a75      	cmp	r2, #117	; 0x75
 80043c8:	d021      	beq.n	800440e <_printf_i+0xb6>
 80043ca:	2a78      	cmp	r2, #120	; 0x78
 80043cc:	d1dc      	bne.n	8004388 <_printf_i+0x30>
 80043ce:	2278      	movs	r2, #120	; 0x78
 80043d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80043d4:	496e      	ldr	r1, [pc, #440]	; (8004590 <_printf_i+0x238>)
 80043d6:	e064      	b.n	80044a2 <_printf_i+0x14a>
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80043de:	1d11      	adds	r1, r2, #4
 80043e0:	6019      	str	r1, [r3, #0]
 80043e2:	6813      	ldr	r3, [r2, #0]
 80043e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80043e8:	2301      	movs	r3, #1
 80043ea:	e0a3      	b.n	8004534 <_printf_i+0x1dc>
 80043ec:	f011 0f40 	tst.w	r1, #64	; 0x40
 80043f0:	f102 0104 	add.w	r1, r2, #4
 80043f4:	6019      	str	r1, [r3, #0]
 80043f6:	d0d7      	beq.n	80043a8 <_printf_i+0x50>
 80043f8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	da03      	bge.n	8004408 <_printf_i+0xb0>
 8004400:	222d      	movs	r2, #45	; 0x2d
 8004402:	425b      	negs	r3, r3
 8004404:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004408:	4962      	ldr	r1, [pc, #392]	; (8004594 <_printf_i+0x23c>)
 800440a:	220a      	movs	r2, #10
 800440c:	e017      	b.n	800443e <_printf_i+0xe6>
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	6819      	ldr	r1, [r3, #0]
 8004412:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004416:	d003      	beq.n	8004420 <_printf_i+0xc8>
 8004418:	1d08      	adds	r0, r1, #4
 800441a:	6018      	str	r0, [r3, #0]
 800441c:	680b      	ldr	r3, [r1, #0]
 800441e:	e006      	b.n	800442e <_printf_i+0xd6>
 8004420:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004424:	f101 0004 	add.w	r0, r1, #4
 8004428:	6018      	str	r0, [r3, #0]
 800442a:	d0f7      	beq.n	800441c <_printf_i+0xc4>
 800442c:	880b      	ldrh	r3, [r1, #0]
 800442e:	4959      	ldr	r1, [pc, #356]	; (8004594 <_printf_i+0x23c>)
 8004430:	2a6f      	cmp	r2, #111	; 0x6f
 8004432:	bf14      	ite	ne
 8004434:	220a      	movne	r2, #10
 8004436:	2208      	moveq	r2, #8
 8004438:	2000      	movs	r0, #0
 800443a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800443e:	6865      	ldr	r5, [r4, #4]
 8004440:	60a5      	str	r5, [r4, #8]
 8004442:	2d00      	cmp	r5, #0
 8004444:	f2c0 809c 	blt.w	8004580 <_printf_i+0x228>
 8004448:	6820      	ldr	r0, [r4, #0]
 800444a:	f020 0004 	bic.w	r0, r0, #4
 800444e:	6020      	str	r0, [r4, #0]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d13f      	bne.n	80044d4 <_printf_i+0x17c>
 8004454:	2d00      	cmp	r5, #0
 8004456:	f040 8095 	bne.w	8004584 <_printf_i+0x22c>
 800445a:	4675      	mov	r5, lr
 800445c:	2a08      	cmp	r2, #8
 800445e:	d10b      	bne.n	8004478 <_printf_i+0x120>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	07da      	lsls	r2, r3, #31
 8004464:	d508      	bpl.n	8004478 <_printf_i+0x120>
 8004466:	6923      	ldr	r3, [r4, #16]
 8004468:	6862      	ldr	r2, [r4, #4]
 800446a:	429a      	cmp	r2, r3
 800446c:	bfde      	ittt	le
 800446e:	2330      	movle	r3, #48	; 0x30
 8004470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004474:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004478:	ebae 0305 	sub.w	r3, lr, r5
 800447c:	6123      	str	r3, [r4, #16]
 800447e:	f8cd 8000 	str.w	r8, [sp]
 8004482:	463b      	mov	r3, r7
 8004484:	aa03      	add	r2, sp, #12
 8004486:	4621      	mov	r1, r4
 8004488:	4630      	mov	r0, r6
 800448a:	f7ff feef 	bl	800426c <_printf_common>
 800448e:	3001      	adds	r0, #1
 8004490:	d155      	bne.n	800453e <_printf_i+0x1e6>
 8004492:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004496:	b005      	add	sp, #20
 8004498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800449c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80044a0:	493c      	ldr	r1, [pc, #240]	; (8004594 <_printf_i+0x23c>)
 80044a2:	6822      	ldr	r2, [r4, #0]
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80044aa:	f100 0504 	add.w	r5, r0, #4
 80044ae:	601d      	str	r5, [r3, #0]
 80044b0:	d001      	beq.n	80044b6 <_printf_i+0x15e>
 80044b2:	6803      	ldr	r3, [r0, #0]
 80044b4:	e002      	b.n	80044bc <_printf_i+0x164>
 80044b6:	0655      	lsls	r5, r2, #25
 80044b8:	d5fb      	bpl.n	80044b2 <_printf_i+0x15a>
 80044ba:	8803      	ldrh	r3, [r0, #0]
 80044bc:	07d0      	lsls	r0, r2, #31
 80044be:	bf44      	itt	mi
 80044c0:	f042 0220 	orrmi.w	r2, r2, #32
 80044c4:	6022      	strmi	r2, [r4, #0]
 80044c6:	b91b      	cbnz	r3, 80044d0 <_printf_i+0x178>
 80044c8:	6822      	ldr	r2, [r4, #0]
 80044ca:	f022 0220 	bic.w	r2, r2, #32
 80044ce:	6022      	str	r2, [r4, #0]
 80044d0:	2210      	movs	r2, #16
 80044d2:	e7b1      	b.n	8004438 <_printf_i+0xe0>
 80044d4:	4675      	mov	r5, lr
 80044d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80044da:	fb02 3310 	mls	r3, r2, r0, r3
 80044de:	5ccb      	ldrb	r3, [r1, r3]
 80044e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80044e4:	4603      	mov	r3, r0
 80044e6:	2800      	cmp	r0, #0
 80044e8:	d1f5      	bne.n	80044d6 <_printf_i+0x17e>
 80044ea:	e7b7      	b.n	800445c <_printf_i+0x104>
 80044ec:	6808      	ldr	r0, [r1, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	6949      	ldr	r1, [r1, #20]
 80044f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80044f6:	d004      	beq.n	8004502 <_printf_i+0x1aa>
 80044f8:	1d10      	adds	r0, r2, #4
 80044fa:	6018      	str	r0, [r3, #0]
 80044fc:	6813      	ldr	r3, [r2, #0]
 80044fe:	6019      	str	r1, [r3, #0]
 8004500:	e007      	b.n	8004512 <_printf_i+0x1ba>
 8004502:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004506:	f102 0004 	add.w	r0, r2, #4
 800450a:	6018      	str	r0, [r3, #0]
 800450c:	6813      	ldr	r3, [r2, #0]
 800450e:	d0f6      	beq.n	80044fe <_printf_i+0x1a6>
 8004510:	8019      	strh	r1, [r3, #0]
 8004512:	2300      	movs	r3, #0
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	4675      	mov	r5, lr
 8004518:	e7b1      	b.n	800447e <_printf_i+0x126>
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	1d11      	adds	r1, r2, #4
 800451e:	6019      	str	r1, [r3, #0]
 8004520:	6815      	ldr	r5, [r2, #0]
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	2100      	movs	r1, #0
 8004526:	4628      	mov	r0, r5
 8004528:	f7fb fe52 	bl	80001d0 <memchr>
 800452c:	b108      	cbz	r0, 8004532 <_printf_i+0x1da>
 800452e:	1b40      	subs	r0, r0, r5
 8004530:	6060      	str	r0, [r4, #4]
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	2300      	movs	r3, #0
 8004538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800453c:	e79f      	b.n	800447e <_printf_i+0x126>
 800453e:	6923      	ldr	r3, [r4, #16]
 8004540:	462a      	mov	r2, r5
 8004542:	4639      	mov	r1, r7
 8004544:	4630      	mov	r0, r6
 8004546:	47c0      	blx	r8
 8004548:	3001      	adds	r0, #1
 800454a:	d0a2      	beq.n	8004492 <_printf_i+0x13a>
 800454c:	6823      	ldr	r3, [r4, #0]
 800454e:	079b      	lsls	r3, r3, #30
 8004550:	d507      	bpl.n	8004562 <_printf_i+0x20a>
 8004552:	2500      	movs	r5, #0
 8004554:	f104 0919 	add.w	r9, r4, #25
 8004558:	68e3      	ldr	r3, [r4, #12]
 800455a:	9a03      	ldr	r2, [sp, #12]
 800455c:	1a9b      	subs	r3, r3, r2
 800455e:	429d      	cmp	r5, r3
 8004560:	db05      	blt.n	800456e <_printf_i+0x216>
 8004562:	68e0      	ldr	r0, [r4, #12]
 8004564:	9b03      	ldr	r3, [sp, #12]
 8004566:	4298      	cmp	r0, r3
 8004568:	bfb8      	it	lt
 800456a:	4618      	movlt	r0, r3
 800456c:	e793      	b.n	8004496 <_printf_i+0x13e>
 800456e:	2301      	movs	r3, #1
 8004570:	464a      	mov	r2, r9
 8004572:	4639      	mov	r1, r7
 8004574:	4630      	mov	r0, r6
 8004576:	47c0      	blx	r8
 8004578:	3001      	adds	r0, #1
 800457a:	d08a      	beq.n	8004492 <_printf_i+0x13a>
 800457c:	3501      	adds	r5, #1
 800457e:	e7eb      	b.n	8004558 <_printf_i+0x200>
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1a7      	bne.n	80044d4 <_printf_i+0x17c>
 8004584:	780b      	ldrb	r3, [r1, #0]
 8004586:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800458a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800458e:	e765      	b.n	800445c <_printf_i+0x104>
 8004590:	08004cca 	.word	0x08004cca
 8004594:	08004cb9 	.word	0x08004cb9

08004598 <_sbrk_r>:
 8004598:	b538      	push	{r3, r4, r5, lr}
 800459a:	4c06      	ldr	r4, [pc, #24]	; (80045b4 <_sbrk_r+0x1c>)
 800459c:	2300      	movs	r3, #0
 800459e:	4605      	mov	r5, r0
 80045a0:	4608      	mov	r0, r1
 80045a2:	6023      	str	r3, [r4, #0]
 80045a4:	f000 fb02 	bl	8004bac <_sbrk>
 80045a8:	1c43      	adds	r3, r0, #1
 80045aa:	d102      	bne.n	80045b2 <_sbrk_r+0x1a>
 80045ac:	6823      	ldr	r3, [r4, #0]
 80045ae:	b103      	cbz	r3, 80045b2 <_sbrk_r+0x1a>
 80045b0:	602b      	str	r3, [r5, #0]
 80045b2:	bd38      	pop	{r3, r4, r5, pc}
 80045b4:	20003e8c 	.word	0x20003e8c

080045b8 <__sread>:
 80045b8:	b510      	push	{r4, lr}
 80045ba:	460c      	mov	r4, r1
 80045bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c0:	f000 fa98 	bl	8004af4 <_read_r>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	bfab      	itete	ge
 80045c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80045ca:	89a3      	ldrhlt	r3, [r4, #12]
 80045cc:	181b      	addge	r3, r3, r0
 80045ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80045d2:	bfac      	ite	ge
 80045d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80045d6:	81a3      	strhlt	r3, [r4, #12]
 80045d8:	bd10      	pop	{r4, pc}

080045da <__swrite>:
 80045da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045de:	461f      	mov	r7, r3
 80045e0:	898b      	ldrh	r3, [r1, #12]
 80045e2:	05db      	lsls	r3, r3, #23
 80045e4:	4605      	mov	r5, r0
 80045e6:	460c      	mov	r4, r1
 80045e8:	4616      	mov	r6, r2
 80045ea:	d505      	bpl.n	80045f8 <__swrite+0x1e>
 80045ec:	2302      	movs	r3, #2
 80045ee:	2200      	movs	r2, #0
 80045f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045f4:	f000 f9b8 	bl	8004968 <_lseek_r>
 80045f8:	89a3      	ldrh	r3, [r4, #12]
 80045fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004602:	81a3      	strh	r3, [r4, #12]
 8004604:	4632      	mov	r2, r6
 8004606:	463b      	mov	r3, r7
 8004608:	4628      	mov	r0, r5
 800460a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800460e:	f000 b869 	b.w	80046e4 <_write_r>

08004612 <__sseek>:
 8004612:	b510      	push	{r4, lr}
 8004614:	460c      	mov	r4, r1
 8004616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800461a:	f000 f9a5 	bl	8004968 <_lseek_r>
 800461e:	1c43      	adds	r3, r0, #1
 8004620:	89a3      	ldrh	r3, [r4, #12]
 8004622:	bf15      	itete	ne
 8004624:	6560      	strne	r0, [r4, #84]	; 0x54
 8004626:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800462a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800462e:	81a3      	strheq	r3, [r4, #12]
 8004630:	bf18      	it	ne
 8004632:	81a3      	strhne	r3, [r4, #12]
 8004634:	bd10      	pop	{r4, pc}

08004636 <__sclose>:
 8004636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800463a:	f000 b8d3 	b.w	80047e4 <_close_r>
	...

08004640 <__swbuf_r>:
 8004640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004642:	460e      	mov	r6, r1
 8004644:	4614      	mov	r4, r2
 8004646:	4605      	mov	r5, r0
 8004648:	b118      	cbz	r0, 8004652 <__swbuf_r+0x12>
 800464a:	6983      	ldr	r3, [r0, #24]
 800464c:	b90b      	cbnz	r3, 8004652 <__swbuf_r+0x12>
 800464e:	f7ff fbe5 	bl	8003e1c <__sinit>
 8004652:	4b21      	ldr	r3, [pc, #132]	; (80046d8 <__swbuf_r+0x98>)
 8004654:	429c      	cmp	r4, r3
 8004656:	d12a      	bne.n	80046ae <__swbuf_r+0x6e>
 8004658:	686c      	ldr	r4, [r5, #4]
 800465a:	69a3      	ldr	r3, [r4, #24]
 800465c:	60a3      	str	r3, [r4, #8]
 800465e:	89a3      	ldrh	r3, [r4, #12]
 8004660:	071a      	lsls	r2, r3, #28
 8004662:	d52e      	bpl.n	80046c2 <__swbuf_r+0x82>
 8004664:	6923      	ldr	r3, [r4, #16]
 8004666:	b363      	cbz	r3, 80046c2 <__swbuf_r+0x82>
 8004668:	6923      	ldr	r3, [r4, #16]
 800466a:	6820      	ldr	r0, [r4, #0]
 800466c:	1ac0      	subs	r0, r0, r3
 800466e:	6963      	ldr	r3, [r4, #20]
 8004670:	b2f6      	uxtb	r6, r6
 8004672:	4298      	cmp	r0, r3
 8004674:	4637      	mov	r7, r6
 8004676:	db04      	blt.n	8004682 <__swbuf_r+0x42>
 8004678:	4621      	mov	r1, r4
 800467a:	4628      	mov	r0, r5
 800467c:	f000 f94a 	bl	8004914 <_fflush_r>
 8004680:	bb28      	cbnz	r0, 80046ce <__swbuf_r+0x8e>
 8004682:	68a3      	ldr	r3, [r4, #8]
 8004684:	3b01      	subs	r3, #1
 8004686:	60a3      	str	r3, [r4, #8]
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	1c5a      	adds	r2, r3, #1
 800468c:	6022      	str	r2, [r4, #0]
 800468e:	701e      	strb	r6, [r3, #0]
 8004690:	6963      	ldr	r3, [r4, #20]
 8004692:	3001      	adds	r0, #1
 8004694:	4298      	cmp	r0, r3
 8004696:	d004      	beq.n	80046a2 <__swbuf_r+0x62>
 8004698:	89a3      	ldrh	r3, [r4, #12]
 800469a:	07db      	lsls	r3, r3, #31
 800469c:	d519      	bpl.n	80046d2 <__swbuf_r+0x92>
 800469e:	2e0a      	cmp	r6, #10
 80046a0:	d117      	bne.n	80046d2 <__swbuf_r+0x92>
 80046a2:	4621      	mov	r1, r4
 80046a4:	4628      	mov	r0, r5
 80046a6:	f000 f935 	bl	8004914 <_fflush_r>
 80046aa:	b190      	cbz	r0, 80046d2 <__swbuf_r+0x92>
 80046ac:	e00f      	b.n	80046ce <__swbuf_r+0x8e>
 80046ae:	4b0b      	ldr	r3, [pc, #44]	; (80046dc <__swbuf_r+0x9c>)
 80046b0:	429c      	cmp	r4, r3
 80046b2:	d101      	bne.n	80046b8 <__swbuf_r+0x78>
 80046b4:	68ac      	ldr	r4, [r5, #8]
 80046b6:	e7d0      	b.n	800465a <__swbuf_r+0x1a>
 80046b8:	4b09      	ldr	r3, [pc, #36]	; (80046e0 <__swbuf_r+0xa0>)
 80046ba:	429c      	cmp	r4, r3
 80046bc:	bf08      	it	eq
 80046be:	68ec      	ldreq	r4, [r5, #12]
 80046c0:	e7cb      	b.n	800465a <__swbuf_r+0x1a>
 80046c2:	4621      	mov	r1, r4
 80046c4:	4628      	mov	r0, r5
 80046c6:	f000 f81f 	bl	8004708 <__swsetup_r>
 80046ca:	2800      	cmp	r0, #0
 80046cc:	d0cc      	beq.n	8004668 <__swbuf_r+0x28>
 80046ce:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80046d2:	4638      	mov	r0, r7
 80046d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046d6:	bf00      	nop
 80046d8:	08004c64 	.word	0x08004c64
 80046dc:	08004c84 	.word	0x08004c84
 80046e0:	08004c44 	.word	0x08004c44

080046e4 <_write_r>:
 80046e4:	b538      	push	{r3, r4, r5, lr}
 80046e6:	4c07      	ldr	r4, [pc, #28]	; (8004704 <_write_r+0x20>)
 80046e8:	4605      	mov	r5, r0
 80046ea:	4608      	mov	r0, r1
 80046ec:	4611      	mov	r1, r2
 80046ee:	2200      	movs	r2, #0
 80046f0:	6022      	str	r2, [r4, #0]
 80046f2:	461a      	mov	r2, r3
 80046f4:	f7ff f824 	bl	8003740 <_write>
 80046f8:	1c43      	adds	r3, r0, #1
 80046fa:	d102      	bne.n	8004702 <_write_r+0x1e>
 80046fc:	6823      	ldr	r3, [r4, #0]
 80046fe:	b103      	cbz	r3, 8004702 <_write_r+0x1e>
 8004700:	602b      	str	r3, [r5, #0]
 8004702:	bd38      	pop	{r3, r4, r5, pc}
 8004704:	20003e8c 	.word	0x20003e8c

08004708 <__swsetup_r>:
 8004708:	4b32      	ldr	r3, [pc, #200]	; (80047d4 <__swsetup_r+0xcc>)
 800470a:	b570      	push	{r4, r5, r6, lr}
 800470c:	681d      	ldr	r5, [r3, #0]
 800470e:	4606      	mov	r6, r0
 8004710:	460c      	mov	r4, r1
 8004712:	b125      	cbz	r5, 800471e <__swsetup_r+0x16>
 8004714:	69ab      	ldr	r3, [r5, #24]
 8004716:	b913      	cbnz	r3, 800471e <__swsetup_r+0x16>
 8004718:	4628      	mov	r0, r5
 800471a:	f7ff fb7f 	bl	8003e1c <__sinit>
 800471e:	4b2e      	ldr	r3, [pc, #184]	; (80047d8 <__swsetup_r+0xd0>)
 8004720:	429c      	cmp	r4, r3
 8004722:	d10f      	bne.n	8004744 <__swsetup_r+0x3c>
 8004724:	686c      	ldr	r4, [r5, #4]
 8004726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800472a:	b29a      	uxth	r2, r3
 800472c:	0715      	lsls	r5, r2, #28
 800472e:	d42c      	bmi.n	800478a <__swsetup_r+0x82>
 8004730:	06d0      	lsls	r0, r2, #27
 8004732:	d411      	bmi.n	8004758 <__swsetup_r+0x50>
 8004734:	2209      	movs	r2, #9
 8004736:	6032      	str	r2, [r6, #0]
 8004738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800473c:	81a3      	strh	r3, [r4, #12]
 800473e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004742:	bd70      	pop	{r4, r5, r6, pc}
 8004744:	4b25      	ldr	r3, [pc, #148]	; (80047dc <__swsetup_r+0xd4>)
 8004746:	429c      	cmp	r4, r3
 8004748:	d101      	bne.n	800474e <__swsetup_r+0x46>
 800474a:	68ac      	ldr	r4, [r5, #8]
 800474c:	e7eb      	b.n	8004726 <__swsetup_r+0x1e>
 800474e:	4b24      	ldr	r3, [pc, #144]	; (80047e0 <__swsetup_r+0xd8>)
 8004750:	429c      	cmp	r4, r3
 8004752:	bf08      	it	eq
 8004754:	68ec      	ldreq	r4, [r5, #12]
 8004756:	e7e6      	b.n	8004726 <__swsetup_r+0x1e>
 8004758:	0751      	lsls	r1, r2, #29
 800475a:	d512      	bpl.n	8004782 <__swsetup_r+0x7a>
 800475c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800475e:	b141      	cbz	r1, 8004772 <__swsetup_r+0x6a>
 8004760:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004764:	4299      	cmp	r1, r3
 8004766:	d002      	beq.n	800476e <__swsetup_r+0x66>
 8004768:	4630      	mov	r0, r6
 800476a:	f000 f975 	bl	8004a58 <_free_r>
 800476e:	2300      	movs	r3, #0
 8004770:	6363      	str	r3, [r4, #52]	; 0x34
 8004772:	89a3      	ldrh	r3, [r4, #12]
 8004774:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004778:	81a3      	strh	r3, [r4, #12]
 800477a:	2300      	movs	r3, #0
 800477c:	6063      	str	r3, [r4, #4]
 800477e:	6923      	ldr	r3, [r4, #16]
 8004780:	6023      	str	r3, [r4, #0]
 8004782:	89a3      	ldrh	r3, [r4, #12]
 8004784:	f043 0308 	orr.w	r3, r3, #8
 8004788:	81a3      	strh	r3, [r4, #12]
 800478a:	6923      	ldr	r3, [r4, #16]
 800478c:	b94b      	cbnz	r3, 80047a2 <__swsetup_r+0x9a>
 800478e:	89a3      	ldrh	r3, [r4, #12]
 8004790:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004794:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004798:	d003      	beq.n	80047a2 <__swsetup_r+0x9a>
 800479a:	4621      	mov	r1, r4
 800479c:	4630      	mov	r0, r6
 800479e:	f000 f919 	bl	80049d4 <__smakebuf_r>
 80047a2:	89a2      	ldrh	r2, [r4, #12]
 80047a4:	f012 0301 	ands.w	r3, r2, #1
 80047a8:	d00c      	beq.n	80047c4 <__swsetup_r+0xbc>
 80047aa:	2300      	movs	r3, #0
 80047ac:	60a3      	str	r3, [r4, #8]
 80047ae:	6963      	ldr	r3, [r4, #20]
 80047b0:	425b      	negs	r3, r3
 80047b2:	61a3      	str	r3, [r4, #24]
 80047b4:	6923      	ldr	r3, [r4, #16]
 80047b6:	b953      	cbnz	r3, 80047ce <__swsetup_r+0xc6>
 80047b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80047c0:	d1ba      	bne.n	8004738 <__swsetup_r+0x30>
 80047c2:	bd70      	pop	{r4, r5, r6, pc}
 80047c4:	0792      	lsls	r2, r2, #30
 80047c6:	bf58      	it	pl
 80047c8:	6963      	ldrpl	r3, [r4, #20]
 80047ca:	60a3      	str	r3, [r4, #8]
 80047cc:	e7f2      	b.n	80047b4 <__swsetup_r+0xac>
 80047ce:	2000      	movs	r0, #0
 80047d0:	e7f7      	b.n	80047c2 <__swsetup_r+0xba>
 80047d2:	bf00      	nop
 80047d4:	20000010 	.word	0x20000010
 80047d8:	08004c64 	.word	0x08004c64
 80047dc:	08004c84 	.word	0x08004c84
 80047e0:	08004c44 	.word	0x08004c44

080047e4 <_close_r>:
 80047e4:	b538      	push	{r3, r4, r5, lr}
 80047e6:	4c06      	ldr	r4, [pc, #24]	; (8004800 <_close_r+0x1c>)
 80047e8:	2300      	movs	r3, #0
 80047ea:	4605      	mov	r5, r0
 80047ec:	4608      	mov	r0, r1
 80047ee:	6023      	str	r3, [r4, #0]
 80047f0:	f000 f9b4 	bl	8004b5c <_close>
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	d102      	bne.n	80047fe <_close_r+0x1a>
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	b103      	cbz	r3, 80047fe <_close_r+0x1a>
 80047fc:	602b      	str	r3, [r5, #0]
 80047fe:	bd38      	pop	{r3, r4, r5, pc}
 8004800:	20003e8c 	.word	0x20003e8c

08004804 <__sflush_r>:
 8004804:	898a      	ldrh	r2, [r1, #12]
 8004806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800480a:	4605      	mov	r5, r0
 800480c:	0710      	lsls	r0, r2, #28
 800480e:	460c      	mov	r4, r1
 8004810:	d45a      	bmi.n	80048c8 <__sflush_r+0xc4>
 8004812:	684b      	ldr	r3, [r1, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	dc05      	bgt.n	8004824 <__sflush_r+0x20>
 8004818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800481a:	2b00      	cmp	r3, #0
 800481c:	dc02      	bgt.n	8004824 <__sflush_r+0x20>
 800481e:	2000      	movs	r0, #0
 8004820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004826:	2e00      	cmp	r6, #0
 8004828:	d0f9      	beq.n	800481e <__sflush_r+0x1a>
 800482a:	2300      	movs	r3, #0
 800482c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004830:	682f      	ldr	r7, [r5, #0]
 8004832:	602b      	str	r3, [r5, #0]
 8004834:	d033      	beq.n	800489e <__sflush_r+0x9a>
 8004836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004838:	89a3      	ldrh	r3, [r4, #12]
 800483a:	075a      	lsls	r2, r3, #29
 800483c:	d505      	bpl.n	800484a <__sflush_r+0x46>
 800483e:	6863      	ldr	r3, [r4, #4]
 8004840:	1ac0      	subs	r0, r0, r3
 8004842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004844:	b10b      	cbz	r3, 800484a <__sflush_r+0x46>
 8004846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004848:	1ac0      	subs	r0, r0, r3
 800484a:	2300      	movs	r3, #0
 800484c:	4602      	mov	r2, r0
 800484e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004850:	6a21      	ldr	r1, [r4, #32]
 8004852:	4628      	mov	r0, r5
 8004854:	47b0      	blx	r6
 8004856:	1c43      	adds	r3, r0, #1
 8004858:	89a3      	ldrh	r3, [r4, #12]
 800485a:	d106      	bne.n	800486a <__sflush_r+0x66>
 800485c:	6829      	ldr	r1, [r5, #0]
 800485e:	291d      	cmp	r1, #29
 8004860:	d84b      	bhi.n	80048fa <__sflush_r+0xf6>
 8004862:	4a2b      	ldr	r2, [pc, #172]	; (8004910 <__sflush_r+0x10c>)
 8004864:	40ca      	lsrs	r2, r1
 8004866:	07d6      	lsls	r6, r2, #31
 8004868:	d547      	bpl.n	80048fa <__sflush_r+0xf6>
 800486a:	2200      	movs	r2, #0
 800486c:	6062      	str	r2, [r4, #4]
 800486e:	04d9      	lsls	r1, r3, #19
 8004870:	6922      	ldr	r2, [r4, #16]
 8004872:	6022      	str	r2, [r4, #0]
 8004874:	d504      	bpl.n	8004880 <__sflush_r+0x7c>
 8004876:	1c42      	adds	r2, r0, #1
 8004878:	d101      	bne.n	800487e <__sflush_r+0x7a>
 800487a:	682b      	ldr	r3, [r5, #0]
 800487c:	b903      	cbnz	r3, 8004880 <__sflush_r+0x7c>
 800487e:	6560      	str	r0, [r4, #84]	; 0x54
 8004880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004882:	602f      	str	r7, [r5, #0]
 8004884:	2900      	cmp	r1, #0
 8004886:	d0ca      	beq.n	800481e <__sflush_r+0x1a>
 8004888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800488c:	4299      	cmp	r1, r3
 800488e:	d002      	beq.n	8004896 <__sflush_r+0x92>
 8004890:	4628      	mov	r0, r5
 8004892:	f000 f8e1 	bl	8004a58 <_free_r>
 8004896:	2000      	movs	r0, #0
 8004898:	6360      	str	r0, [r4, #52]	; 0x34
 800489a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800489e:	6a21      	ldr	r1, [r4, #32]
 80048a0:	2301      	movs	r3, #1
 80048a2:	4628      	mov	r0, r5
 80048a4:	47b0      	blx	r6
 80048a6:	1c41      	adds	r1, r0, #1
 80048a8:	d1c6      	bne.n	8004838 <__sflush_r+0x34>
 80048aa:	682b      	ldr	r3, [r5, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d0c3      	beq.n	8004838 <__sflush_r+0x34>
 80048b0:	2b1d      	cmp	r3, #29
 80048b2:	d001      	beq.n	80048b8 <__sflush_r+0xb4>
 80048b4:	2b16      	cmp	r3, #22
 80048b6:	d101      	bne.n	80048bc <__sflush_r+0xb8>
 80048b8:	602f      	str	r7, [r5, #0]
 80048ba:	e7b0      	b.n	800481e <__sflush_r+0x1a>
 80048bc:	89a3      	ldrh	r3, [r4, #12]
 80048be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048c2:	81a3      	strh	r3, [r4, #12]
 80048c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048c8:	690f      	ldr	r7, [r1, #16]
 80048ca:	2f00      	cmp	r7, #0
 80048cc:	d0a7      	beq.n	800481e <__sflush_r+0x1a>
 80048ce:	0793      	lsls	r3, r2, #30
 80048d0:	680e      	ldr	r6, [r1, #0]
 80048d2:	bf08      	it	eq
 80048d4:	694b      	ldreq	r3, [r1, #20]
 80048d6:	600f      	str	r7, [r1, #0]
 80048d8:	bf18      	it	ne
 80048da:	2300      	movne	r3, #0
 80048dc:	eba6 0807 	sub.w	r8, r6, r7
 80048e0:	608b      	str	r3, [r1, #8]
 80048e2:	f1b8 0f00 	cmp.w	r8, #0
 80048e6:	dd9a      	ble.n	800481e <__sflush_r+0x1a>
 80048e8:	4643      	mov	r3, r8
 80048ea:	463a      	mov	r2, r7
 80048ec:	6a21      	ldr	r1, [r4, #32]
 80048ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80048f0:	4628      	mov	r0, r5
 80048f2:	47b0      	blx	r6
 80048f4:	2800      	cmp	r0, #0
 80048f6:	dc07      	bgt.n	8004908 <__sflush_r+0x104>
 80048f8:	89a3      	ldrh	r3, [r4, #12]
 80048fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048fe:	81a3      	strh	r3, [r4, #12]
 8004900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004908:	4407      	add	r7, r0
 800490a:	eba8 0800 	sub.w	r8, r8, r0
 800490e:	e7e8      	b.n	80048e2 <__sflush_r+0xde>
 8004910:	20400001 	.word	0x20400001

08004914 <_fflush_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	690b      	ldr	r3, [r1, #16]
 8004918:	4605      	mov	r5, r0
 800491a:	460c      	mov	r4, r1
 800491c:	b1db      	cbz	r3, 8004956 <_fflush_r+0x42>
 800491e:	b118      	cbz	r0, 8004928 <_fflush_r+0x14>
 8004920:	6983      	ldr	r3, [r0, #24]
 8004922:	b90b      	cbnz	r3, 8004928 <_fflush_r+0x14>
 8004924:	f7ff fa7a 	bl	8003e1c <__sinit>
 8004928:	4b0c      	ldr	r3, [pc, #48]	; (800495c <_fflush_r+0x48>)
 800492a:	429c      	cmp	r4, r3
 800492c:	d109      	bne.n	8004942 <_fflush_r+0x2e>
 800492e:	686c      	ldr	r4, [r5, #4]
 8004930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004934:	b17b      	cbz	r3, 8004956 <_fflush_r+0x42>
 8004936:	4621      	mov	r1, r4
 8004938:	4628      	mov	r0, r5
 800493a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800493e:	f7ff bf61 	b.w	8004804 <__sflush_r>
 8004942:	4b07      	ldr	r3, [pc, #28]	; (8004960 <_fflush_r+0x4c>)
 8004944:	429c      	cmp	r4, r3
 8004946:	d101      	bne.n	800494c <_fflush_r+0x38>
 8004948:	68ac      	ldr	r4, [r5, #8]
 800494a:	e7f1      	b.n	8004930 <_fflush_r+0x1c>
 800494c:	4b05      	ldr	r3, [pc, #20]	; (8004964 <_fflush_r+0x50>)
 800494e:	429c      	cmp	r4, r3
 8004950:	bf08      	it	eq
 8004952:	68ec      	ldreq	r4, [r5, #12]
 8004954:	e7ec      	b.n	8004930 <_fflush_r+0x1c>
 8004956:	2000      	movs	r0, #0
 8004958:	bd38      	pop	{r3, r4, r5, pc}
 800495a:	bf00      	nop
 800495c:	08004c64 	.word	0x08004c64
 8004960:	08004c84 	.word	0x08004c84
 8004964:	08004c44 	.word	0x08004c44

08004968 <_lseek_r>:
 8004968:	b538      	push	{r3, r4, r5, lr}
 800496a:	4c07      	ldr	r4, [pc, #28]	; (8004988 <_lseek_r+0x20>)
 800496c:	4605      	mov	r5, r0
 800496e:	4608      	mov	r0, r1
 8004970:	4611      	mov	r1, r2
 8004972:	2200      	movs	r2, #0
 8004974:	6022      	str	r2, [r4, #0]
 8004976:	461a      	mov	r2, r3
 8004978:	f000 f908 	bl	8004b8c <_lseek>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_lseek_r+0x1e>
 8004980:	6823      	ldr	r3, [r4, #0]
 8004982:	b103      	cbz	r3, 8004986 <_lseek_r+0x1e>
 8004984:	602b      	str	r3, [r5, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	20003e8c 	.word	0x20003e8c

0800498c <__swhatbuf_r>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	460e      	mov	r6, r1
 8004990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004994:	2900      	cmp	r1, #0
 8004996:	b090      	sub	sp, #64	; 0x40
 8004998:	4614      	mov	r4, r2
 800499a:	461d      	mov	r5, r3
 800499c:	da07      	bge.n	80049ae <__swhatbuf_r+0x22>
 800499e:	2300      	movs	r3, #0
 80049a0:	602b      	str	r3, [r5, #0]
 80049a2:	89b3      	ldrh	r3, [r6, #12]
 80049a4:	061a      	lsls	r2, r3, #24
 80049a6:	d410      	bmi.n	80049ca <__swhatbuf_r+0x3e>
 80049a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049ac:	e00e      	b.n	80049cc <__swhatbuf_r+0x40>
 80049ae:	aa01      	add	r2, sp, #4
 80049b0:	f000 f8b2 	bl	8004b18 <_fstat_r>
 80049b4:	2800      	cmp	r0, #0
 80049b6:	dbf2      	blt.n	800499e <__swhatbuf_r+0x12>
 80049b8:	9a02      	ldr	r2, [sp, #8]
 80049ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80049be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80049c2:	425a      	negs	r2, r3
 80049c4:	415a      	adcs	r2, r3
 80049c6:	602a      	str	r2, [r5, #0]
 80049c8:	e7ee      	b.n	80049a8 <__swhatbuf_r+0x1c>
 80049ca:	2340      	movs	r3, #64	; 0x40
 80049cc:	2000      	movs	r0, #0
 80049ce:	6023      	str	r3, [r4, #0]
 80049d0:	b010      	add	sp, #64	; 0x40
 80049d2:	bd70      	pop	{r4, r5, r6, pc}

080049d4 <__smakebuf_r>:
 80049d4:	898b      	ldrh	r3, [r1, #12]
 80049d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049d8:	079d      	lsls	r5, r3, #30
 80049da:	4606      	mov	r6, r0
 80049dc:	460c      	mov	r4, r1
 80049de:	d507      	bpl.n	80049f0 <__smakebuf_r+0x1c>
 80049e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049e4:	6023      	str	r3, [r4, #0]
 80049e6:	6123      	str	r3, [r4, #16]
 80049e8:	2301      	movs	r3, #1
 80049ea:	6163      	str	r3, [r4, #20]
 80049ec:	b002      	add	sp, #8
 80049ee:	bd70      	pop	{r4, r5, r6, pc}
 80049f0:	ab01      	add	r3, sp, #4
 80049f2:	466a      	mov	r2, sp
 80049f4:	f7ff ffca 	bl	800498c <__swhatbuf_r>
 80049f8:	9900      	ldr	r1, [sp, #0]
 80049fa:	4605      	mov	r5, r0
 80049fc:	4630      	mov	r0, r6
 80049fe:	f7ff fa97 	bl	8003f30 <_malloc_r>
 8004a02:	b948      	cbnz	r0, 8004a18 <__smakebuf_r+0x44>
 8004a04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a08:	059a      	lsls	r2, r3, #22
 8004a0a:	d4ef      	bmi.n	80049ec <__smakebuf_r+0x18>
 8004a0c:	f023 0303 	bic.w	r3, r3, #3
 8004a10:	f043 0302 	orr.w	r3, r3, #2
 8004a14:	81a3      	strh	r3, [r4, #12]
 8004a16:	e7e3      	b.n	80049e0 <__smakebuf_r+0xc>
 8004a18:	4b0d      	ldr	r3, [pc, #52]	; (8004a50 <__smakebuf_r+0x7c>)
 8004a1a:	62b3      	str	r3, [r6, #40]	; 0x28
 8004a1c:	89a3      	ldrh	r3, [r4, #12]
 8004a1e:	6020      	str	r0, [r4, #0]
 8004a20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a24:	81a3      	strh	r3, [r4, #12]
 8004a26:	9b00      	ldr	r3, [sp, #0]
 8004a28:	6163      	str	r3, [r4, #20]
 8004a2a:	9b01      	ldr	r3, [sp, #4]
 8004a2c:	6120      	str	r0, [r4, #16]
 8004a2e:	b15b      	cbz	r3, 8004a48 <__smakebuf_r+0x74>
 8004a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a34:	4630      	mov	r0, r6
 8004a36:	f000 f881 	bl	8004b3c <_isatty_r>
 8004a3a:	b128      	cbz	r0, 8004a48 <__smakebuf_r+0x74>
 8004a3c:	89a3      	ldrh	r3, [r4, #12]
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	81a3      	strh	r3, [r4, #12]
 8004a48:	89a3      	ldrh	r3, [r4, #12]
 8004a4a:	431d      	orrs	r5, r3
 8004a4c:	81a5      	strh	r5, [r4, #12]
 8004a4e:	e7cd      	b.n	80049ec <__smakebuf_r+0x18>
 8004a50:	08003d9d 	.word	0x08003d9d

08004a54 <__malloc_lock>:
 8004a54:	4770      	bx	lr

08004a56 <__malloc_unlock>:
 8004a56:	4770      	bx	lr

08004a58 <_free_r>:
 8004a58:	b538      	push	{r3, r4, r5, lr}
 8004a5a:	4605      	mov	r5, r0
 8004a5c:	2900      	cmp	r1, #0
 8004a5e:	d045      	beq.n	8004aec <_free_r+0x94>
 8004a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a64:	1f0c      	subs	r4, r1, #4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	bfb8      	it	lt
 8004a6a:	18e4      	addlt	r4, r4, r3
 8004a6c:	f7ff fff2 	bl	8004a54 <__malloc_lock>
 8004a70:	4a1f      	ldr	r2, [pc, #124]	; (8004af0 <_free_r+0x98>)
 8004a72:	6813      	ldr	r3, [r2, #0]
 8004a74:	4610      	mov	r0, r2
 8004a76:	b933      	cbnz	r3, 8004a86 <_free_r+0x2e>
 8004a78:	6063      	str	r3, [r4, #4]
 8004a7a:	6014      	str	r4, [r2, #0]
 8004a7c:	4628      	mov	r0, r5
 8004a7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a82:	f7ff bfe8 	b.w	8004a56 <__malloc_unlock>
 8004a86:	42a3      	cmp	r3, r4
 8004a88:	d90c      	bls.n	8004aa4 <_free_r+0x4c>
 8004a8a:	6821      	ldr	r1, [r4, #0]
 8004a8c:	1862      	adds	r2, r4, r1
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	bf04      	itt	eq
 8004a92:	681a      	ldreq	r2, [r3, #0]
 8004a94:	685b      	ldreq	r3, [r3, #4]
 8004a96:	6063      	str	r3, [r4, #4]
 8004a98:	bf04      	itt	eq
 8004a9a:	1852      	addeq	r2, r2, r1
 8004a9c:	6022      	streq	r2, [r4, #0]
 8004a9e:	6004      	str	r4, [r0, #0]
 8004aa0:	e7ec      	b.n	8004a7c <_free_r+0x24>
 8004aa2:	4613      	mov	r3, r2
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	b10a      	cbz	r2, 8004aac <_free_r+0x54>
 8004aa8:	42a2      	cmp	r2, r4
 8004aaa:	d9fa      	bls.n	8004aa2 <_free_r+0x4a>
 8004aac:	6819      	ldr	r1, [r3, #0]
 8004aae:	1858      	adds	r0, r3, r1
 8004ab0:	42a0      	cmp	r0, r4
 8004ab2:	d10b      	bne.n	8004acc <_free_r+0x74>
 8004ab4:	6820      	ldr	r0, [r4, #0]
 8004ab6:	4401      	add	r1, r0
 8004ab8:	1858      	adds	r0, r3, r1
 8004aba:	4282      	cmp	r2, r0
 8004abc:	6019      	str	r1, [r3, #0]
 8004abe:	d1dd      	bne.n	8004a7c <_free_r+0x24>
 8004ac0:	6810      	ldr	r0, [r2, #0]
 8004ac2:	6852      	ldr	r2, [r2, #4]
 8004ac4:	605a      	str	r2, [r3, #4]
 8004ac6:	4401      	add	r1, r0
 8004ac8:	6019      	str	r1, [r3, #0]
 8004aca:	e7d7      	b.n	8004a7c <_free_r+0x24>
 8004acc:	d902      	bls.n	8004ad4 <_free_r+0x7c>
 8004ace:	230c      	movs	r3, #12
 8004ad0:	602b      	str	r3, [r5, #0]
 8004ad2:	e7d3      	b.n	8004a7c <_free_r+0x24>
 8004ad4:	6820      	ldr	r0, [r4, #0]
 8004ad6:	1821      	adds	r1, r4, r0
 8004ad8:	428a      	cmp	r2, r1
 8004ada:	bf04      	itt	eq
 8004adc:	6811      	ldreq	r1, [r2, #0]
 8004ade:	6852      	ldreq	r2, [r2, #4]
 8004ae0:	6062      	str	r2, [r4, #4]
 8004ae2:	bf04      	itt	eq
 8004ae4:	1809      	addeq	r1, r1, r0
 8004ae6:	6021      	streq	r1, [r4, #0]
 8004ae8:	605c      	str	r4, [r3, #4]
 8004aea:	e7c7      	b.n	8004a7c <_free_r+0x24>
 8004aec:	bd38      	pop	{r3, r4, r5, pc}
 8004aee:	bf00      	nop
 8004af0:	20003ddc 	.word	0x20003ddc

08004af4 <_read_r>:
 8004af4:	b538      	push	{r3, r4, r5, lr}
 8004af6:	4c07      	ldr	r4, [pc, #28]	; (8004b14 <_read_r+0x20>)
 8004af8:	4605      	mov	r5, r0
 8004afa:	4608      	mov	r0, r1
 8004afc:	4611      	mov	r1, r2
 8004afe:	2200      	movs	r2, #0
 8004b00:	6022      	str	r2, [r4, #0]
 8004b02:	461a      	mov	r2, r3
 8004b04:	f000 f84a 	bl	8004b9c <_read>
 8004b08:	1c43      	adds	r3, r0, #1
 8004b0a:	d102      	bne.n	8004b12 <_read_r+0x1e>
 8004b0c:	6823      	ldr	r3, [r4, #0]
 8004b0e:	b103      	cbz	r3, 8004b12 <_read_r+0x1e>
 8004b10:	602b      	str	r3, [r5, #0]
 8004b12:	bd38      	pop	{r3, r4, r5, pc}
 8004b14:	20003e8c 	.word	0x20003e8c

08004b18 <_fstat_r>:
 8004b18:	b538      	push	{r3, r4, r5, lr}
 8004b1a:	4c07      	ldr	r4, [pc, #28]	; (8004b38 <_fstat_r+0x20>)
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4605      	mov	r5, r0
 8004b20:	4608      	mov	r0, r1
 8004b22:	4611      	mov	r1, r2
 8004b24:	6023      	str	r3, [r4, #0]
 8004b26:	f000 f821 	bl	8004b6c <_fstat>
 8004b2a:	1c43      	adds	r3, r0, #1
 8004b2c:	d102      	bne.n	8004b34 <_fstat_r+0x1c>
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	b103      	cbz	r3, 8004b34 <_fstat_r+0x1c>
 8004b32:	602b      	str	r3, [r5, #0]
 8004b34:	bd38      	pop	{r3, r4, r5, pc}
 8004b36:	bf00      	nop
 8004b38:	20003e8c 	.word	0x20003e8c

08004b3c <_isatty_r>:
 8004b3c:	b538      	push	{r3, r4, r5, lr}
 8004b3e:	4c06      	ldr	r4, [pc, #24]	; (8004b58 <_isatty_r+0x1c>)
 8004b40:	2300      	movs	r3, #0
 8004b42:	4605      	mov	r5, r0
 8004b44:	4608      	mov	r0, r1
 8004b46:	6023      	str	r3, [r4, #0]
 8004b48:	f000 f818 	bl	8004b7c <_isatty>
 8004b4c:	1c43      	adds	r3, r0, #1
 8004b4e:	d102      	bne.n	8004b56 <_isatty_r+0x1a>
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	b103      	cbz	r3, 8004b56 <_isatty_r+0x1a>
 8004b54:	602b      	str	r3, [r5, #0]
 8004b56:	bd38      	pop	{r3, r4, r5, pc}
 8004b58:	20003e8c 	.word	0x20003e8c

08004b5c <_close>:
 8004b5c:	4b02      	ldr	r3, [pc, #8]	; (8004b68 <_close+0xc>)
 8004b5e:	2258      	movs	r2, #88	; 0x58
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b66:	4770      	bx	lr
 8004b68:	20003e8c 	.word	0x20003e8c

08004b6c <_fstat>:
 8004b6c:	4b02      	ldr	r3, [pc, #8]	; (8004b78 <_fstat+0xc>)
 8004b6e:	2258      	movs	r2, #88	; 0x58
 8004b70:	601a      	str	r2, [r3, #0]
 8004b72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b76:	4770      	bx	lr
 8004b78:	20003e8c 	.word	0x20003e8c

08004b7c <_isatty>:
 8004b7c:	4b02      	ldr	r3, [pc, #8]	; (8004b88 <_isatty+0xc>)
 8004b7e:	2258      	movs	r2, #88	; 0x58
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	2000      	movs	r0, #0
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	20003e8c 	.word	0x20003e8c

08004b8c <_lseek>:
 8004b8c:	4b02      	ldr	r3, [pc, #8]	; (8004b98 <_lseek+0xc>)
 8004b8e:	2258      	movs	r2, #88	; 0x58
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b96:	4770      	bx	lr
 8004b98:	20003e8c 	.word	0x20003e8c

08004b9c <_read>:
 8004b9c:	4b02      	ldr	r3, [pc, #8]	; (8004ba8 <_read+0xc>)
 8004b9e:	2258      	movs	r2, #88	; 0x58
 8004ba0:	601a      	str	r2, [r3, #0]
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ba6:	4770      	bx	lr
 8004ba8:	20003e8c 	.word	0x20003e8c

08004bac <_sbrk>:
 8004bac:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <_sbrk+0x14>)
 8004bae:	6819      	ldr	r1, [r3, #0]
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	b909      	cbnz	r1, 8004bb8 <_sbrk+0xc>
 8004bb4:	4903      	ldr	r1, [pc, #12]	; (8004bc4 <_sbrk+0x18>)
 8004bb6:	6019      	str	r1, [r3, #0]
 8004bb8:	6818      	ldr	r0, [r3, #0]
 8004bba:	4402      	add	r2, r0
 8004bbc:	601a      	str	r2, [r3, #0]
 8004bbe:	4770      	bx	lr
 8004bc0:	20003de4 	.word	0x20003de4
 8004bc4:	20003e90 	.word	0x20003e90

08004bc8 <_init>:
 8004bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bca:	bf00      	nop
 8004bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bce:	bc08      	pop	{r3}
 8004bd0:	469e      	mov	lr, r3
 8004bd2:	4770      	bx	lr

08004bd4 <_fini>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	bf00      	nop
 8004bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bda:	bc08      	pop	{r3}
 8004bdc:	469e      	mov	lr, r3
 8004bde:	4770      	bx	lr
