// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.811300,HLS_SYN_LAT=9809,HLS_SYN_TPT=9801,HLS_SYN_MEM=270,HLS_SYN_DSP=0,HLS_SYN_FF=352302,HLS_SYN_LUT=111608,HLS_VERSION=2024_1}" *)

module myproject (
        conv1_input_TDATA,
        layer16_out_TDATA,
        ap_clk,
        ap_rst_n,
        conv1_input_TVALID,
        conv1_input_TREADY,
        ap_start,
        layer16_out_TVALID,
        layer16_out_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [47:0] conv1_input_TDATA;
output  [159:0] layer16_out_TDATA;
input   ap_clk;
input   ap_rst_n;
input   conv1_input_TVALID;
output   conv1_input_TREADY;
input   ap_start;
output   layer16_out_TVALID;
input   layer16_out_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_done;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_out;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY;
wire   [47:0] zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din;
wire    zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read;
wire   [511:0] conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_done;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read;
wire   [511:0] relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_out;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_done;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_out;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read;
wire   [511:0] zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din;
wire    zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_done;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_out;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read;
wire   [511:0] depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din;
wire    depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_done;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read;
wire   [511:0] relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_out;
wire    relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read;
wire   [1023:0] pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out;
wire    pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_done;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read;
wire   [1023:0] relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_out;
wire    relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_done;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_out;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read;
wire   [1023:0] global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din;
wire    global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_done;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_out;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read;
wire   [159:0] dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din;
wire    dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read;
wire   [159:0] softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID;
wire    layer17_out_full_n;
wire   [47:0] layer17_out_dout;
wire   [11:0] layer17_out_num_data_valid;
wire   [11:0] layer17_out_fifo_cap;
wire    layer17_out_empty_n;
wire    layer2_out_full_n;
wire   [511:0] layer2_out_dout;
wire   [8:0] layer2_out_num_data_valid;
wire   [8:0] layer2_out_fifo_cap;
wire    layer2_out_empty_n;
wire    layer5_out_full_n;
wire   [511:0] layer5_out_dout;
wire   [8:0] layer5_out_num_data_valid;
wire   [8:0] layer5_out_fifo_cap;
wire    layer5_out_empty_n;
wire    layer18_out_full_n;
wire   [511:0] layer18_out_dout;
wire   [9:0] layer18_out_num_data_valid;
wire   [9:0] layer18_out_fifo_cap;
wire    layer18_out_empty_n;
wire    layer6_out_full_n;
wire   [511:0] layer6_out_dout;
wire   [8:0] layer6_out_num_data_valid;
wire   [8:0] layer6_out_fifo_cap;
wire    layer6_out_empty_n;
wire    layer9_out_full_n;
wire   [511:0] layer9_out_dout;
wire   [8:0] layer9_out_num_data_valid;
wire   [8:0] layer9_out_fifo_cap;
wire    layer9_out_empty_n;
wire    layer19_out_full_n;
wire   [1023:0] layer19_out_dout;
wire   [8:0] layer19_out_num_data_valid;
wire   [8:0] layer19_out_fifo_cap;
wire    layer19_out_empty_n;
wire    layer13_out_full_n;
wire   [1023:0] layer13_out_dout;
wire   [8:0] layer13_out_num_data_valid;
wire   [8:0] layer13_out_fifo_cap;
wire    layer13_out_empty_n;
wire    layer14_out_full_n;
wire   [1023:0] layer14_out_dout;
wire   [1:0] layer14_out_num_data_valid;
wire   [1:0] layer14_out_fifo_cap;
wire    layer14_out_empty_n;
wire    layer15_out_full_n;
wire   [159:0] layer15_out_dout;
wire   [1:0] layer15_out_num_data_valid;
wire   [1:0] layer15_out_fifo_cap;
wire    layer15_out_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din;
wire    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_dout;
wire    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_dout;
wire    start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n;
wire   [0:0] start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din;
wire    start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n;
wire   [0:0] start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_dout;
wire    start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din;
wire    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_dout;
wire    start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout;
wire    start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din;
wire    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_dout;
wire    start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n;
wire   [0:0] start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din;
wire    start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n;
wire   [0:0] start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_dout;
wire    start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din;
wire    start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_dout;
wire    start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n;

myproject_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_s zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n),
    .ap_done(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready),
    .start_out(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_out),
    .start_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write),
    .conv1_input_TDATA(conv1_input_TDATA),
    .conv1_input_TVALID(conv1_input_TVALID),
    .conv1_input_TREADY(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY),
    .layer17_out_din(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din),
    .layer17_out_num_data_valid(layer17_out_num_data_valid),
    .layer17_out_fifo_cap(layer17_out_fifo_cap),
    .layer17_out_full_n(layer17_out_full_n),
    .layer17_out_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write)
);

myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_s conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write),
    .layer17_out_dout(layer17_out_dout),
    .layer17_out_num_data_valid(layer17_out_num_data_valid),
    .layer17_out_fifo_cap(layer17_out_fifo_cap),
    .layer17_out_empty_n(layer17_out_empty_n),
    .layer17_out_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read),
    .layer2_out_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write)
);

myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_s relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n),
    .ap_done(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready),
    .layer2_out_dout(layer2_out_dout),
    .layer2_out_num_data_valid(layer2_out_num_data_valid),
    .layer2_out_fifo_cap(layer2_out_fifo_cap),
    .layer2_out_empty_n(layer2_out_empty_n),
    .layer2_out_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read),
    .layer5_out_din(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_full_n(layer5_out_full_n),
    .layer5_out_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write),
    .start_out(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_out),
    .start_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write)
);

myproject_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_s zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start),
    .start_full_n(start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n),
    .ap_done(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_done),
    .ap_continue(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue),
    .ap_idle(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle),
    .ap_ready(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready),
    .start_out(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_out),
    .start_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write),
    .layer5_out_dout(layer5_out_dout),
    .layer5_out_num_data_valid(layer5_out_num_data_valid),
    .layer5_out_fifo_cap(layer5_out_fifo_cap),
    .layer5_out_empty_n(layer5_out_empty_n),
    .layer5_out_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read),
    .layer18_out_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_full_n(layer18_out_full_n),
    .layer18_out_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write)
);

myproject_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_s depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n),
    .ap_done(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_done),
    .ap_continue(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue),
    .ap_idle(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle),
    .ap_ready(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready),
    .start_out(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_out),
    .start_write(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write),
    .layer18_out_dout(layer18_out_dout),
    .layer18_out_num_data_valid(layer18_out_num_data_valid),
    .layer18_out_fifo_cap(layer18_out_fifo_cap),
    .layer18_out_empty_n(layer18_out_empty_n),
    .layer18_out_read(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read),
    .layer6_out_din(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_full_n(layer6_out_full_n),
    .layer6_out_write(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write)
);

myproject_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_s relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start),
    .start_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n),
    .ap_done(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready),
    .layer6_out_dout(layer6_out_dout),
    .layer6_out_num_data_valid(layer6_out_num_data_valid),
    .layer6_out_fifo_cap(layer6_out_fifo_cap),
    .layer6_out_empty_n(layer6_out_empty_n),
    .layer6_out_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read),
    .layer9_out_din(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_full_n(layer9_out_full_n),
    .layer9_out_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write),
    .start_out(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_out),
    .start_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write)
);

myproject_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_s pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready),
    .layer9_out_dout(layer9_out_dout),
    .layer9_out_num_data_valid(layer9_out_num_data_valid),
    .layer9_out_fifo_cap(layer9_out_fifo_cap),
    .layer9_out_empty_n(layer9_out_empty_n),
    .layer9_out_read(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read),
    .layer19_out_din(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_full_n(layer19_out_full_n),
    .layer19_out_write(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write),
    .start_out(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_out),
    .start_write(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write)
);

myproject_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start),
    .start_full_n(start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n),
    .ap_done(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready),
    .layer19_out_dout(layer19_out_dout),
    .layer19_out_num_data_valid(layer19_out_num_data_valid),
    .layer19_out_fifo_cap(layer19_out_fifo_cap),
    .layer19_out_empty_n(layer19_out_empty_n),
    .layer19_out_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read),
    .layer13_out_din(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din),
    .layer13_out_num_data_valid(layer13_out_num_data_valid),
    .layer13_out_fifo_cap(layer13_out_fifo_cap),
    .layer13_out_full_n(layer13_out_full_n),
    .layer13_out_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write),
    .start_out(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_out),
    .start_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write)
);

myproject_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_s global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n),
    .ap_done(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_done),
    .ap_continue(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue),
    .ap_idle(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle),
    .ap_ready(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready),
    .start_out(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_out),
    .start_write(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write),
    .layer13_out_dout(layer13_out_dout),
    .layer13_out_num_data_valid(layer13_out_num_data_valid),
    .layer13_out_fifo_cap(layer13_out_fifo_cap),
    .layer13_out_empty_n(layer13_out_empty_n),
    .layer13_out_read(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read),
    .layer14_out_din(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din),
    .layer14_out_num_data_valid(layer14_out_num_data_valid),
    .layer14_out_fifo_cap(layer14_out_fifo_cap),
    .layer14_out_full_n(layer14_out_full_n),
    .layer14_out_write(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write)
);

myproject_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_s dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n),
    .ap_done(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready),
    .start_out(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_out),
    .start_write(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write),
    .layer14_out_dout(layer14_out_dout),
    .layer14_out_num_data_valid(layer14_out_num_data_valid),
    .layer14_out_fifo_cap(layer14_out_fifo_cap),
    .layer14_out_empty_n(layer14_out_empty_n),
    .layer14_out_read(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read),
    .layer15_out_din(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_full_n(layer15_out_full_n),
    .layer15_out_write(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write)
);

myproject_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready),
    .layer15_out_dout(layer15_out_dout),
    .layer15_out_num_data_valid(layer15_out_num_data_valid),
    .layer15_out_fifo_cap(layer15_out_fifo_cap),
    .layer15_out_empty_n(layer15_out_empty_n),
    .layer15_out_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read),
    .layer16_out_TDATA(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA),
    .layer16_out_TVALID(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID),
    .layer16_out_TREADY(layer16_out_TREADY)
);

myproject_fifo_w48_d1089_A layer17_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_din),
    .if_full_n(layer17_out_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_layer17_out_write),
    .if_dout(layer17_out_dout),
    .if_num_data_valid(layer17_out_num_data_valid),
    .if_fifo_cap(layer17_out_fifo_cap),
    .if_empty_n(layer17_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer17_out_read)
);

myproject_fifo_w512_d256_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_num_data_valid(layer2_out_num_data_valid),
    .if_fifo_cap(layer2_out_fifo_cap),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer2_out_read)
);

myproject_fifo_w512_d256_A layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_din),
    .if_full_n(layer5_out_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_layer5_out_write),
    .if_dout(layer5_out_dout),
    .if_num_data_valid(layer5_out_num_data_valid),
    .if_fifo_cap(layer5_out_fifo_cap),
    .if_empty_n(layer5_out_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer5_out_read)
);

myproject_fifo_w512_d324_A layer18_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_din),
    .if_full_n(layer18_out_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_layer18_out_write),
    .if_dout(layer18_out_dout),
    .if_num_data_valid(layer18_out_num_data_valid),
    .if_fifo_cap(layer18_out_fifo_cap),
    .if_empty_n(layer18_out_empty_n),
    .if_read(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer18_out_read)
);

myproject_fifo_w512_d256_A layer6_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_din),
    .if_full_n(layer6_out_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_layer6_out_write),
    .if_dout(layer6_out_dout),
    .if_num_data_valid(layer6_out_num_data_valid),
    .if_fifo_cap(layer6_out_fifo_cap),
    .if_empty_n(layer6_out_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer6_out_read)
);

myproject_fifo_w512_d256_A layer9_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_din),
    .if_full_n(layer9_out_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_layer9_out_write),
    .if_dout(layer9_out_dout),
    .if_num_data_valid(layer9_out_num_data_valid),
    .if_fifo_cap(layer9_out_fifo_cap),
    .if_empty_n(layer9_out_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer9_out_read)
);

myproject_fifo_w1024_d256_A layer19_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_din),
    .if_full_n(layer19_out_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_layer19_out_write),
    .if_dout(layer19_out_dout),
    .if_num_data_valid(layer19_out_num_data_valid),
    .if_fifo_cap(layer19_out_fifo_cap),
    .if_empty_n(layer19_out_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer19_out_read)
);

myproject_fifo_w1024_d256_A layer13_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_din),
    .if_full_n(layer13_out_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_layer13_out_write),
    .if_dout(layer13_out_dout),
    .if_num_data_valid(layer13_out_num_data_valid),
    .if_fifo_cap(layer13_out_fifo_cap),
    .if_empty_n(layer13_out_empty_n),
    .if_read(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer13_out_read)
);

myproject_fifo_w1024_d1_S layer14_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_din),
    .if_full_n(layer14_out_full_n),
    .if_write(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_layer14_out_write),
    .if_dout(layer14_out_dout),
    .if_num_data_valid(layer14_out_num_data_valid),
    .if_fifo_cap(layer14_out_fifo_cap),
    .if_empty_n(layer14_out_empty_n),
    .if_read(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer14_out_read)
);

myproject_fifo_w160_d1_S layer15_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_din),
    .if_full_n(layer15_out_full_n),
    .if_write(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_layer15_out_write),
    .if_dout(layer15_out_dout),
    .if_num_data_valid(layer15_out_num_data_valid),
    .if_fifo_cap(layer15_out_fifo_cap),
    .if_empty_n(layer15_out_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer15_out_read)
);

myproject_start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0 start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_full_n),
    .if_write(zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0 start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_ready)
);

myproject_start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0 start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din),
    .if_full_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n),
    .if_read(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_ready)
);

myproject_start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0 start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din),
    .if_full_n(start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_full_n),
    .if_write(zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_start_write),
    .if_dout(start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_dout),
    .if_empty_n(start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n),
    .if_read(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0 start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_full_n),
    .if_write(depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n),
    .if_read(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_ready)
);

myproject_start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0 start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_full_n),
    .if_write(relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13bll_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_full_n),
    .if_write(pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n),
    .if_read(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_ready)
);

myproject_start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0 start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din),
    .if_full_n(start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_full_n),
    .if_write(relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_start_write),
    .if_dout(start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_dout),
    .if_empty_n(start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n),
    .if_read(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_ready)
);

myproject_start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_full_n),
    .if_write(global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n),
    .if_read(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_ready)
);

myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_full_n),
    .if_write(dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_done;

assign ap_idle = (zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_idle & zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_idle & softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_idle & relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_idle & relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_idle & relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_idle & pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_idle & global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_idle & depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_idle & dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_idle & conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_idle);

assign ap_ready = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign conv1_input_TREADY = zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_conv1_input_TREADY;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_empty_n;

assign dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_ap_start = start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_empty_n;

assign depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_continue = 1'b1;

assign depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_ap_start = start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_empty_n;

assign global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_continue = 1'b1;

assign global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_ap_start = start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_empty_n;

assign layer16_out_TDATA = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TDATA;

assign layer16_out_TVALID = softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_layer16_out_TVALID;

assign pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_ap_start = start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_empty_n;

assign relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_ap_start = start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_empty_n;

assign relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_ap_start = start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_empty_n;

assign relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_ap_start = start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_continue = 1'b1;

assign softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_ap_start = start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_empty_n;

assign start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_32u_config2_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_din = 1'b1;

assign start_for_depthwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config6_U0_din = 1'b1;

assign start_for_global_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config14_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config19_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config5_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_ReLU_config9_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_din = 1'b1;

assign start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_din = 1'b1;

assign zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config17_U0_ap_start = ap_start;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_continue = 1'b1;

assign zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_ap_start = start_for_zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_U0_empty_n;

endmodule //myproject
