// Seed: 3195297892
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4 = id_4;
  logic id_5;
endmodule
program module_1 #(
    parameter id_10 = 32'd38,
    parameter id_14 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[1 : id_10],
    _id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15
);
  inout wire id_15;
  inout wire _id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_8
  );
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_16[1 : 1  &  1];
  assign id_4 = -1;
  wire [1 : id_14] id_17;
endprogram
