# RISC-V
This project aims to design and implement a 32 bit RISC-V instruction set architecture using verilog.
