--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2217 paths analyzed, 297 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.361ns.
--------------------------------------------------------------------------------
Slack:                  15.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.740ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.740ns (3.153ns logic, 5.587ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  15.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.516ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.482   M_alufn_st_q[4]
                                                       M_input_a_st_q[0]_rt
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.516ns (3.323ns logic, 5.193ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  15.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.474   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (3.315ns logic, 5.193ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  15.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.405ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.405ns (3.212ns logic, 5.193ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.363ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X8Y56.C4       net (fanout=13)       1.982   M_input_a_st_q[2]
    SLICE_X8Y56.COUT     Topcyc                0.328   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<2>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.363ns (3.169ns logic, 5.194ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.305ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X8Y56.CX       net (fanout=13)       2.135   M_input_a_st_q[2]
    SLICE_X8Y56.COUT     Tcxcy                 0.117   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.305ns (2.958ns logic, 5.347ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  16.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_4 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (0.685 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_4 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_input_a_st_q_4
    SLICE_X8Y57.A1       net (fanout=13)       2.003   M_input_a_st_q[4]
    SLICE_X8Y57.AMUX     Topaa                 0.456   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<4>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (3.077ns logic, 5.212ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.181ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.482   M_alufn_st_q[4]
                                                       M_input_a_st_q[0]_rt
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.181ns (3.382ns logic, 4.799ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.173ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.474   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.173ns (3.374ns logic, 4.799ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  16.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.161ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X8Y56.BX       net (fanout=12)       1.952   M_input_a_st_q[1]
    SLICE_X8Y56.COUT     Tbxcy                 0.156   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.161ns (2.997ns logic, 5.164ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_4 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.072ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (0.685 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_4 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_input_a_st_q_4
    SLICE_X8Y57.A1       net (fanout=13)       2.003   M_input_a_st_q[4]
    SLICE_X8Y57.CMUX     Topac                 0.633   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<4>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.072ns (3.254ns logic, 4.818ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.031ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.DX       net (fanout=12)       1.869   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Tdxcy                 0.109   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.031ns (2.950ns logic, 5.081ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.028ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X8Y56.C4       net (fanout=13)       1.982   M_input_a_st_q[2]
    SLICE_X8Y56.COUT     Topcyc                0.328   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<2>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.028ns (3.228ns logic, 4.800ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  16.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.022ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X8Y56.B6       net (fanout=12)       1.486   M_input_a_st_q[1]
    SLICE_X8Y56.COUT     Topcyb                0.483   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<1>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.AMUX     Tcina                 0.220   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.B1       net (fanout=1)        1.071   alu/add_call/Mmux_sum1_split[4]
    SLICE_X6Y56.B        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3111
    SLICE_X9Y56.A1       net (fanout=2)        0.999   M_add_call_sum_out[4]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.022ns (3.324ns logic, 4.698ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_2 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.970ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_2 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y62.Q4     Tickq                 1.778   io_dip_2_IBUF
                                                       M_input_a_st_q_2
    SLICE_X8Y56.CX       net (fanout=13)       2.135   M_input_a_st_q[2]
    SLICE_X8Y56.COUT     Tcxcy                 0.117   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.970ns (3.017ns logic, 4.953ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_4 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (0.685 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_4 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y60.Q4     Tickq                 1.778   io_dip_4_IBUF
                                                       M_input_a_st_q_4
    SLICE_X8Y57.AX       net (fanout=13)       2.117   M_input_a_st_q[4]
    SLICE_X8Y57.CMUX     Taxc                  0.391   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.944ns (3.012ns logic, 4.932ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  16.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (0.685 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X8Y57.B3       net (fanout=12)       1.818   M_input_a_st_q[5]
    SLICE_X8Y57.CMUX     Topbc                 0.650   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_lut<5>
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.904ns (3.271ns logic, 4.633ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  16.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.DMUX     Tcind                 0.320   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.D6       net (fanout=1)        0.671   alu/add_call/Mmux_sum1_split[7]
    SLICE_X6Y56.D        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3141
    SLICE_X9Y57.A4       net (fanout=2)        0.790   M_add_call_sum_out[7]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (3.253ns logic, 4.644ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  16.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 4)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.DMUX     Topdd                 0.463   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X6Y56.A5       net (fanout=1)        0.508   alu/add_call/Mmux_sum1_split[3]
    SLICE_X6Y56.A        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3101
    SLICE_X9Y56.A4       net (fanout=2)        0.713   M_add_call_sum_out[3]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (3.084ns logic, 4.735ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  16.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X8Y56.BX       net (fanout=12)       1.952   M_input_a_st_q[1]
    SLICE_X8Y56.COUT     Tbxcy                 0.156   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (3.056ns logic, 4.770ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  16.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.805ns (Levels of Logic = 6)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.COUT     Tbyp                  0.093   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X8Y58.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X9Y57.C2       net (fanout=1)        0.738   alu/add_call/Mmux_sum1_split[10]
    SLICE_X9Y57.C        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/Mmux_sum321
    SLICE_X9Y57.A2       net (fanout=2)        0.552   M_add_call_sum_out[10]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.805ns (3.329ns logic, 4.476ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  16.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.BMUX     Tcinb                 0.310   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X9Y56.B2       net (fanout=1)        0.751   alu/add_call/Mmux_sum1_split[5]
    SLICE_X9Y56.B        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/Mmux_sum3121
    SLICE_X9Y56.A5       net (fanout=2)        0.238   M_add_call_sum_out[5]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (3.267ns logic, 4.506ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  16.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.757ns (Levels of Logic = 6)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.D1       net (fanout=12)       2.375   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Topcyd                0.312   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<3>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.COUT     Tbyp                  0.093   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X8Y58.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[7]
    SLICE_X8Y58.COUT     Tbyp                  0.093   alu/add_call/Mmux_sum1_rs_cy[11]
                                                       alu/add_call/Mmux_sum1_rs_cy<11>
    SLICE_X8Y59.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[11]
    SLICE_X8Y59.CMUX     Tcinc                 0.279   Mmux_sum1_split[15]
                                                       alu/add_call/Mmux_sum1_rs_xor<15>
    SLICE_X6Y57.A2       net (fanout=1)        1.011   alu/add_call/Mmux_sum1_split[14]
    SLICE_X6Y57.A        Tilo                  0.235   M_add_call_sum_out[12]
                                                       alu/add_call/Mmux_sum361
    SLICE_X10Y59.A2      net (fanout=3)        1.223   M_add_call_sum_out[14]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.757ns (3.139ns logic, 4.618ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  16.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/add_call/Mmult_n0023 (DSP)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.318 - 0.341)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/add_call/Mmult_n0023 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y14.M6       Tdspcko_M_B0REG       4.371   alu/add_call/Mmult_n0023
                                                       alu/add_call/Mmult_n0023
    SLICE_X6Y56.C4       net (fanout=1)        1.236   alu/add_call/n0023[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      8.286ns (5.214ns logic, 3.072ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  16.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_5 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 4)
  Clock Path Skew:      -0.585ns (0.685 - 1.270)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_5 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y61.Q4     Tickq                 1.778   io_dip_5_IBUF
                                                       M_input_a_st_q_5
    SLICE_X8Y57.BX       net (fanout=12)       1.910   M_input_a_st_q[5]
    SLICE_X8Y57.CMUX     Taxc                  0.376   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (2.997ns logic, 4.725ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_3 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.696ns (Levels of Logic = 5)
  Clock Path Skew:      -0.586ns (0.685 - 1.271)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_3 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y63.Q4     Tickq                 1.778   io_dip_3_IBUF
                                                       M_input_a_st_q_3
    SLICE_X8Y56.DX       net (fanout=12)       1.869   M_input_a_st_q[3]
    SLICE_X8Y56.COUT     Tdxcy                 0.109   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.696ns (3.009ns logic, 4.687ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_1 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_1 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y61.Q4      Tickq                 1.778   io_dip_1_IBUF
                                                       M_input_a_st_q_1
    SLICE_X8Y56.B6       net (fanout=12)       1.486   M_input_a_st_q[1]
    SLICE_X8Y56.COUT     Topcyb                0.483   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<1>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.CMUX     Tcinc                 0.279   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.C2       net (fanout=1)        0.979   alu/add_call/Mmux_sum1_split[6]
    SLICE_X6Y56.C        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3131
    SLICE_X9Y57.A1       net (fanout=2)        1.031   M_add_call_sum_out[6]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (3.383ns logic, 4.304ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack:                  16.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.482   M_alufn_st_q[4]
                                                       M_input_a_st_q[0]_rt
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.DMUX     Tcind                 0.320   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.D6       net (fanout=1)        0.671   alu/add_call/Mmux_sum1_split[7]
    SLICE_X6Y56.D        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3141
    SLICE_X9Y57.A4       net (fanout=2)        0.790   M_add_call_sum_out[7]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.423ns logic, 4.250ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  16.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.COUT     Topcya                0.474   M_alufn_st_q[4]
                                                       alu/add_call/Mmux_sum1_rs_lut<0>
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   alu/add_call/Mmux_sum1_rs_cy[3]
    SLICE_X8Y57.DMUX     Tcind                 0.320   alu/add_call/Mmux_sum1_rs_cy[7]
                                                       alu/add_call/Mmux_sum1_rs_cy<7>
    SLICE_X6Y56.D6       net (fanout=1)        0.671   alu/add_call/Mmux_sum1_split[7]
    SLICE_X6Y56.D        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3141
    SLICE_X9Y57.A4       net (fanout=2)        0.790   M_add_call_sum_out[7]
    SLICE_X9Y57.A        Tilo                  0.259   M_add_call_sum_out[9]
                                                       alu/add_call/zvn<0>2
    SLICE_X10Y59.A3      net (fanout=2)        0.805   zvn<0>1
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (3.415ns logic, 4.250ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  16.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_input_a_st_q_0 (FF)
  Destination:          M_check_input_q_0 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.634ns (Levels of Logic = 4)
  Clock Path Skew:      -0.579ns (0.685 - 1.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_input_a_st_q_0 to M_check_input_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y60.Q4      Tickq                 1.778   io_dip_0_IBUF
                                                       M_input_a_st_q_0
    SLICE_X8Y56.A2       net (fanout=12)       1.981   M_input_a_st_q[0]
    SLICE_X8Y56.DMUX     Topad                 0.672   M_alufn_st_q[4]
                                                       M_input_a_st_q[0]_rt
                                                       alu/add_call/Mmux_sum1_rs_cy<3>
    SLICE_X6Y56.A5       net (fanout=1)        0.508   alu/add_call/Mmux_sum1_split[3]
    SLICE_X6Y56.A        Tilo                  0.235   M_alufn_st_q[3]
                                                       alu/add_call/Mmux_sum3101
    SLICE_X9Y56.A4       net (fanout=2)        0.713   M_add_call_sum_out[3]
    SLICE_X9Y56.A        Tilo                  0.259   M_add_call_sum_out[1]
                                                       alu/add_call/zvn<0>1
    SLICE_X10Y59.A1      net (fanout=2)        1.139   zvn[0]
    SLICE_X10Y59.CLK     Tas                   0.349   M_check_input_q[2]
                                                       Mmux_M_check_input_d<0>11
                                                       M_check_input_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.634ns (3.293ns logic, 4.341ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_input_a_st_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_input_a_st_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_input_a_st_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_input_a_st_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_input_a_st_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_input_a_st_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_input_a_st_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_input_a_st_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_input_a_st_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_input_a_st_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_input_a_st_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_input_a_st_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_input_a_st_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_input_a_st_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_input_a_st_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.134ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: M_input_a_st_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 23.601ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: button_condd/M_sync_out/CLK
  Logical resource: button_condd/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[3]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[7]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 24.520ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg_display/ctr/M_ctr_q[11]/CLK
  Logical resource: seg_display/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.361|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2217 paths, 0 nets, and 431 connections

Design statistics:
   Minimum period:   9.361ns{1}   (Maximum frequency: 106.826MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 14:51:13 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



