// Seed: 1845031198
module module_0 ();
  wire id_2;
  assign module_2.id_8 = 0;
  assign id_1 = 1;
  assign id_2 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_9;
  assign id_9 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_5, id_6;
  module_0 modCall_1 ();
  wire id_7;
  final begin : LABEL_0
    assume #1  (1) $display;
    else $display;
    #id_8;
  end
  uwire id_9 = id_1 >= id_6;
endmodule
