3. Implement Bus, Star and Ring topology and study their performance through simulation.