Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9b91399c01e04750933e72a27543890b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot iitcam_behav xil_defaultlib.iitcam xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:77]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/iitram9bx1k.v:117]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:88]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port ena [/home/simone/Indirectly-Indexed-2D-Ternary-Content-Addressable-Memory-TCAM-master/setram.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [/home/simone/iitcam_verilog/iitcam_verilog.srcs/sources_1/new/lutdram.v:266]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enb [/home/simone/iitcam_verilog/iitcam_verilog.srcs/sources_1/new/lutdram.v:269]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regcea [/home/simone/iitcam_verilog/iitcam_verilog.srcs/sources_1/new/lutdram.v:272]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port regceb [/home/simone/iitcam_verilog/iitcam_verilog.srcs/sources_1/new/lutdram.v:273]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 6599. Module xpm_memory_dpdistram(MEMORY_SIZE=1024,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,READ_DATA_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_SIZE=1024,MEMORY_PRIMITIVE=1,MEMORY_INIT_PARAM="0",READ_DATA_WIDTH_A=32,BYTE_WRITE_WIDTH_A=32,ADDR_WIDTH_A=5,WRITE_MODE_A=1,WRITE_DATA_WIDTH_B=32,READ_DATA_WIDTH_B=32,BYTE_WRITE_WIDTH_B=32,ADDR_WIDTH_B=5,READ_LATENCY_B=2,WRITE_MODE_B=1) has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.camctl
Compiling architecture behavioral of entity xil_defaultlib.ram_mixed [\ram_mixed(widtha=1,sizea=16384,...]
Compiling architecture behavioral of entity xil_defaultlib.ram_mixed [\ram_mixed(addrwidthb=8)\]
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling module xil_defaultlib.lutdram(DWID=32,MRDW="DONT_CARE"...
Compiling module xil_defaultlib.iitram9bx1k(REGM=0)
Compiling module xil_defaultlib.iitram9b(DEP=8,REGM=0)
Compiling architecture behavioral of entity xil_defaultlib.ram_mixed [\ram_mixed(widtha=10,sizea=1024,...]
Compiling module xil_defaultlib.setram(CDEP=8,REGO=1)
Compiling module xil_defaultlib.bcam_reg_default
Compiling module xil_defaultlib.iitcam9b(CDEP=8,REGM=0)
Compiling module xil_defaultlib.iitcam
Compiling module xil_defaultlib.glbl
Built simulation snapshot iitcam_behav
