#----------------------------------------------------------------------------------------------------------
# compile
#----------------------------------------------------------------------------------------------------------
# vcom -work work -2008 -explicit -stats=none ../SourceCode/LogicUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicUnit
# -- Compiling architecture rtl of LogicUnit
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/Adder.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity rippleadder
# -- Compiling entity FullAdder
# -- Compiling architecture rtl of rippleadder
# -- Compiling architecture rtl of FullAdder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ArithUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity ArithUnit
# -- Compiling architecture rtl of ArithUnit
# -- Loading entity rippleadder
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SLL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SLL64
# -- Compiling architecture rtl of SLL64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRL64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRL64
# -- Compiling architecture rtl of SRL64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/SRA64.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity SRA64
# -- Compiling architecture rtl of SRL64
# -- Loading entity SRL64
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ShiftUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity ShiftUnit
# -- Compiling architecture rtl of ShiftUnit
# 
# vcom -work work -2008 -explicit -stats=none ../SourceCode/ExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity ExecUnit
# 
# vcom -work work -2008 -explicit -stats=none TBExecUnit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TbExecUnit
# -- Compiling architecture behavioural of TbExecUnit
# 
# vcom -work work -2008 -explicit -stats=time,-cmd,msg ConfigExU.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:20 on Apr 10,2020
# -- Loading package STANDARD
# -- Compiling configuration FuncLUSim
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration TimeLUSim
# -- Loading entity TbLogicUnit
# -- Loading architecture behavioural of TbLogicUnit
# -- Loading entity LogicUnit
# -- Compiling configuration FuncAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity ArithUnit
# -- Compiling configuration TimeAUSim
# -- Loading entity TbArithUnit
# -- Loading architecture behavioural of TbArithUnit
# -- Loading entity ArithUnit
# -- Compiling configuration FuncSUSim
# -- Loading entity TbShiftUnit
# -- Loading architecture behavioural of TbShiftUnit
# -- Loading package MATH_REAL
# -- Loading entity ShiftUnit
# -- Compiling configuration TimeSUSim
# -- Loading entity TbShiftUnit
# -- Loading architecture behavioural of TbShiftUnit
# -- Loading entity ShiftUnit
# -- Compiling configuration FuncXUSim
# -- Loading entity TbExecUnit
# -- Loading architecture behavioural of TbExecUnit
# -- Loading entity ExecUnit
# -- Compiling configuration TimeXUSim
# -- Loading entity TbExecUnit
# -- Loading architecture behavioural of TbExecUnit
# -- Loading entity ExecUnit
# End time: 21:07:20 on Apr 10,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#----------------------------------------------------------------------------------------------------------
# Start the simulation
#----------------------------------------------------------------------------------------------------------
# vsim -gui work.FuncXUSim -t 100ps
# vsim -gui work.FuncXUSim -t 100ps 
# Start time: 21:07:23 on Apr 10,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.funcxusim
# Loading work.tbexecunit(behavioural)
# ** Error: (vsim-3170) Could not find 'execunit(rtl)'.
#         Searched libraries:
#             C:/Users/Rico/Desktop/ENSC 350 Final Project/ENSC350FP/ExU/Simulation/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FunctionalExecUnit.do PAUSED at line 29
do FunctionalShiftUnit.do
# quit -sim
# End time: 21:07:36 on Apr 10,2020, Elapsed time: 0:00:13
# Errors: 1, Warnings: 0
# transcript file FuncShiftUnitTranscript.txt
