# Risc-V pipelined
RTL for Pipelined RISC-V processor

Currently supported types of instructions
 * I-type
 * R-type
 * B-type
 * SW
 * LW

![5-stage pipeline Risc-V](doc/pipeline_09_12_22.svg?raw=true)
