
Stm32_ApiaryWaterDispensingSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010cc4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000093c  08010e98  08010e98  00020e98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080117d4  080117d4  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  080117d4  080117d4  000217d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080117dc  080117dc  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080117dc  080117dc  000217dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080117e0  080117e0  000217e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080117e4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005174  200001dc  080119c0  000301dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005350  080119c0  00035350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023562  00000000  00000000  0003024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000508a  00000000  00000000  000537b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c90  00000000  00000000  00058840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001623  00000000  00000000  0005a4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002847d  00000000  00000000  0005baf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024d0d  00000000  00000000  00083f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8018  00000000  00000000  000a8c7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008788  00000000  00000000  00190c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  00199420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010e7c 	.word	0x08010e7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08010e7c 	.word	0x08010e7c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_ldivmod>:
 8000c28:	b97b      	cbnz	r3, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2a:	b972      	cbnz	r2, 8000c4a <__aeabi_ldivmod+0x22>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bfbe      	ittt	lt
 8000c30:	2000      	movlt	r0, #0
 8000c32:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c36:	e006      	blt.n	8000c46 <__aeabi_ldivmod+0x1e>
 8000c38:	bf08      	it	eq
 8000c3a:	2800      	cmpeq	r0, #0
 8000c3c:	bf1c      	itt	ne
 8000c3e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c42:	f04f 30ff 	movne.w	r0, #4294967295
 8000c46:	f000 b9bb 	b.w	8000fc0 <__aeabi_idiv0>
 8000c4a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c4e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c52:	2900      	cmp	r1, #0
 8000c54:	db09      	blt.n	8000c6a <__aeabi_ldivmod+0x42>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db1a      	blt.n	8000c90 <__aeabi_ldivmod+0x68>
 8000c5a:	f000 f84d 	bl	8000cf8 <__udivmoddi4>
 8000c5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c66:	b004      	add	sp, #16
 8000c68:	4770      	bx	lr
 8000c6a:	4240      	negs	r0, r0
 8000c6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db1b      	blt.n	8000cac <__aeabi_ldivmod+0x84>
 8000c74:	f000 f840 	bl	8000cf8 <__udivmoddi4>
 8000c78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c80:	b004      	add	sp, #16
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	4252      	negs	r2, r2
 8000c8a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c8e:	4770      	bx	lr
 8000c90:	4252      	negs	r2, r2
 8000c92:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c96:	f000 f82f 	bl	8000cf8 <__udivmoddi4>
 8000c9a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca2:	b004      	add	sp, #16
 8000ca4:	4240      	negs	r0, r0
 8000ca6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000caa:	4770      	bx	lr
 8000cac:	4252      	negs	r2, r2
 8000cae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb2:	f000 f821 	bl	8000cf8 <__udivmoddi4>
 8000cb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cbe:	b004      	add	sp, #16
 8000cc0:	4252      	negs	r2, r2
 8000cc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b970 	b.w	8000fc0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	460f      	mov	r7, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	d965      	bls.n	8000dda <__udivmoddi4+0xe2>
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	b143      	cbz	r3, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d18:	f1c3 0220 	rsb	r2, r3, #32
 8000d1c:	409f      	lsls	r7, r3
 8000d1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d22:	4317      	orrs	r7, r2
 8000d24:	409c      	lsls	r4, r3
 8000d26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d2a:	fa1f f58c 	uxth.w	r5, ip
 8000d2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d32:	0c22      	lsrs	r2, r4, #16
 8000d34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d3c:	fb01 f005 	mul.w	r0, r1, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d4c:	f080 811c 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d50:	4290      	cmp	r0, r2
 8000d52:	f240 8119 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d56:	3902      	subs	r1, #2
 8000d58:	4462      	add	r2, ip
 8000d5a:	1a12      	subs	r2, r2, r0
 8000d5c:	b2a4      	uxth	r4, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6a:	fb00 f505 	mul.w	r5, r0, r5
 8000d6e:	42a5      	cmp	r5, r4
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x90>
 8000d72:	eb1c 0404 	adds.w	r4, ip, r4
 8000d76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7a:	f080 8107 	bcs.w	8000f8c <__udivmoddi4+0x294>
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	f240 8104 	bls.w	8000f8c <__udivmoddi4+0x294>
 8000d84:	4464      	add	r4, ip
 8000d86:	3802      	subs	r0, #2
 8000d88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8c:	1b64      	subs	r4, r4, r5
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11e      	cbz	r6, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40dc      	lsrs	r4, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e9c6 4300 	strd	r4, r3, [r6]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0xbc>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80ed 	beq.w	8000f82 <__udivmoddi4+0x28a>
 8000da8:	2100      	movs	r1, #0
 8000daa:	e9c6 0500 	strd	r0, r5, [r6]
 8000dae:	4608      	mov	r0, r1
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	fab3 f183 	clz	r1, r3
 8000db8:	2900      	cmp	r1, #0
 8000dba:	d149      	bne.n	8000e50 <__udivmoddi4+0x158>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	d302      	bcc.n	8000dc6 <__udivmoddi4+0xce>
 8000dc0:	4282      	cmp	r2, r0
 8000dc2:	f200 80f8 	bhi.w	8000fb6 <__udivmoddi4+0x2be>
 8000dc6:	1a84      	subs	r4, r0, r2
 8000dc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	4617      	mov	r7, r2
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d0e2      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000dd8:	e7df      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xe6>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 8090 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dee:	fa1f fe8c 	uxth.w	lr, ip
 8000df2:	2101      	movs	r1, #1
 8000df4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000df8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dfc:	0c22      	lsrs	r2, r4, #16
 8000dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e02:	fb0e f005 	mul.w	r0, lr, r5
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f200 80cb 	bhi.w	8000fb0 <__udivmoddi4+0x2b8>
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	1a12      	subs	r2, r2, r0
 8000e1e:	b2a4      	uxth	r4, r4
 8000e20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e24:	fb07 2210 	mls	r2, r7, r0, r2
 8000e28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e30:	45a6      	cmp	lr, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x14e>
 8000e34:	eb1c 0404 	adds.w	r4, ip, r4
 8000e38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e3c:	d202      	bcs.n	8000e44 <__udivmoddi4+0x14c>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f200 80bb 	bhi.w	8000fba <__udivmoddi4+0x2c2>
 8000e44:	4610      	mov	r0, r2
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e4e:	e79f      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e50:	f1c1 0720 	rsb	r7, r1, #32
 8000e54:	408b      	lsls	r3, r1
 8000e56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e62:	fa20 f307 	lsr.w	r3, r0, r7
 8000e66:	40fd      	lsrs	r5, r7
 8000e68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6c:	4323      	orrs	r3, r4
 8000e6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	fb09 5518 	mls	r5, r9, r8, r5
 8000e7a:	0c1c      	lsrs	r4, r3, #16
 8000e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e80:	fb08 f50e 	mul.w	r5, r8, lr
 8000e84:	42a5      	cmp	r5, r4
 8000e86:	fa02 f201 	lsl.w	r2, r2, r1
 8000e8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e98:	f080 8088 	bcs.w	8000fac <__udivmoddi4+0x2b4>
 8000e9c:	42a5      	cmp	r5, r4
 8000e9e:	f240 8085 	bls.w	8000fac <__udivmoddi4+0x2b4>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	4464      	add	r4, ip
 8000ea8:	1b64      	subs	r4, r4, r5
 8000eaa:	b29d      	uxth	r5, r3
 8000eac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eb8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ec8:	d26c      	bcs.n	8000fa4 <__udivmoddi4+0x2ac>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	d96a      	bls.n	8000fa4 <__udivmoddi4+0x2ac>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4464      	add	r4, ip
 8000ed2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	46c8      	mov	r8, r9
 8000ee2:	46ae      	mov	lr, r5
 8000ee4:	d356      	bcc.n	8000f94 <__udivmoddi4+0x29c>
 8000ee6:	d053      	beq.n	8000f90 <__udivmoddi4+0x298>
 8000ee8:	b156      	cbz	r6, 8000f00 <__udivmoddi4+0x208>
 8000eea:	ebb0 0208 	subs.w	r2, r0, r8
 8000eee:	eb64 040e 	sbc.w	r4, r4, lr
 8000ef2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ef6:	40ca      	lsrs	r2, r1
 8000ef8:	40cc      	lsrs	r4, r1
 8000efa:	4317      	orrs	r7, r2
 8000efc:	e9c6 7400 	strd	r7, r4, [r6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	f1c3 0120 	rsb	r1, r3, #32
 8000f0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f10:	fa20 f201 	lsr.w	r2, r0, r1
 8000f14:	fa25 f101 	lsr.w	r1, r5, r1
 8000f18:	409d      	lsls	r5, r3
 8000f1a:	432a      	orrs	r2, r5
 8000f1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f20:	fa1f fe8c 	uxth.w	lr, ip
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1510 	mls	r5, r7, r0, r1
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f32:	fb00 f50e 	mul.w	r5, r0, lr
 8000f36:	428d      	cmp	r5, r1
 8000f38:	fa04 f403 	lsl.w	r4, r4, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x258>
 8000f3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f46:	d22f      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f48:	428d      	cmp	r5, r1
 8000f4a:	d92d      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	4461      	add	r1, ip
 8000f50:	1b49      	subs	r1, r1, r5
 8000f52:	b292      	uxth	r2, r2
 8000f54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f58:	fb07 1115 	mls	r1, r7, r5, r1
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	fb05 f10e 	mul.w	r1, r5, lr
 8000f64:	4291      	cmp	r1, r2
 8000f66:	d908      	bls.n	8000f7a <__udivmoddi4+0x282>
 8000f68:	eb1c 0202 	adds.w	r2, ip, r2
 8000f6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f70:	d216      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d914      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f76:	3d02      	subs	r5, #2
 8000f78:	4462      	add	r2, ip
 8000f7a:	1a52      	subs	r2, r2, r1
 8000f7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f80:	e738      	b.n	8000df4 <__udivmoddi4+0xfc>
 8000f82:	4631      	mov	r1, r6
 8000f84:	4630      	mov	r0, r6
 8000f86:	e708      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000f88:	4639      	mov	r1, r7
 8000f8a:	e6e6      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	e6fb      	b.n	8000d88 <__udivmoddi4+0x90>
 8000f90:	4548      	cmp	r0, r9
 8000f92:	d2a9      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f94:	ebb9 0802 	subs.w	r8, r9, r2
 8000f98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	e7a3      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000fa0:	4645      	mov	r5, r8
 8000fa2:	e7ea      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fa4:	462b      	mov	r3, r5
 8000fa6:	e794      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa8:	4640      	mov	r0, r8
 8000faa:	e7d1      	b.n	8000f50 <__udivmoddi4+0x258>
 8000fac:	46d0      	mov	r8, sl
 8000fae:	e77b      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fb0:	3d02      	subs	r5, #2
 8000fb2:	4462      	add	r2, ip
 8000fb4:	e732      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e70a      	b.n	8000dd0 <__udivmoddi4+0xd8>
 8000fba:	4464      	add	r4, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e742      	b.n	8000e46 <__udivmoddi4+0x14e>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <GFX_SetFont>:
#if  USING_STRINGS == 1
const uint8_t* font;
uint8_t size = 1;

void GFX_SetFont(const uint8_t* font_t)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	font = font_t;
 8000fcc:	4a04      	ldr	r2, [pc, #16]	; (8000fe0 <GFX_SetFont+0x1c>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	200001f8 	.word	0x200001f8

08000fe4 <GFX_DrawChar>:
{
	return size;
}

void GFX_DrawChar(int x, int y, char chr, uint8_t color, uint8_t background)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	71fb      	strb	r3, [r7, #7]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	71bb      	strb	r3, [r7, #6]
	if(chr > 0x7E) return; // chr > '~'
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b7e      	cmp	r3, #126	; 0x7e
 8000ffe:	f200 80a3 	bhi.w	8001148 <GFX_DrawChar+0x164>

	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001002:	2300      	movs	r3, #0
 8001004:	75fb      	strb	r3, [r7, #23]
 8001006:	e096      	b.n	8001136 <GFX_DrawChar+0x152>
	{
        uint8_t line = (uint8_t)font[(chr-0x20) * font[1] + i + 2]; // Takie this line, (chr-0x20) = move 20 chars back,
 8001008:	4b51      	ldr	r3, [pc, #324]	; (8001150 <GFX_DrawChar+0x16c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	3b20      	subs	r3, #32
 8001010:	494f      	ldr	r1, [pc, #316]	; (8001150 <GFX_DrawChar+0x16c>)
 8001012:	6809      	ldr	r1, [r1, #0]
 8001014:	3101      	adds	r1, #1
 8001016:	7809      	ldrb	r1, [r1, #0]
 8001018:	fb03 f101 	mul.w	r1, r3, r1
 800101c:	7dfb      	ldrb	r3, [r7, #23]
 800101e:	440b      	add	r3, r1
 8001020:	3302      	adds	r3, #2
 8001022:	4413      	add	r3, r2
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	75bb      	strb	r3, [r7, #22]

        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 8001028:	2300      	movs	r3, #0
 800102a:	757b      	strb	r3, [r7, #21]
 800102c:	e078      	b.n	8001120 <GFX_DrawChar+0x13c>
        {
            if(line & 1) // Check last pixel in line
 800102e:	7dbb      	ldrb	r3, [r7, #22]
 8001030:	f003 0301 	and.w	r3, r3, #1
 8001034:	2b00      	cmp	r3, #0
 8001036:	d032      	beq.n	800109e <GFX_DrawChar+0xba>
            {
            	if(size == 1)
 8001038:	4b46      	ldr	r3, [pc, #280]	; (8001154 <GFX_DrawChar+0x170>)
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d113      	bne.n	8001068 <GFX_DrawChar+0x84>
            		GFX_DrawPixel(x+i, y+j, color); // Draw this pixel
 8001040:	7dfb      	ldrb	r3, [r7, #23]
 8001042:	b29a      	uxth	r2, r3
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	b29b      	uxth	r3, r3
 8001048:	4413      	add	r3, r2
 800104a:	b29b      	uxth	r3, r3
 800104c:	b218      	sxth	r0, r3
 800104e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001052:	b29a      	uxth	r2, r3
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	b29b      	uxth	r3, r3
 8001058:	4413      	add	r3, r2
 800105a:	b29b      	uxth	r3, r3
 800105c:	b21b      	sxth	r3, r3
 800105e:	79ba      	ldrb	r2, [r7, #6]
 8001060:	4619      	mov	r1, r3
 8001062:	f000 f9d3 	bl	800140c <SSD1306_DrawPixel>
 8001066:	e052      	b.n	800110e <GFX_DrawChar+0x12a>
            	else
            		GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, color); // Or bigger pixel
 8001068:	7dfb      	ldrb	r3, [r7, #23]
 800106a:	4a3a      	ldr	r2, [pc, #232]	; (8001154 <GFX_DrawChar+0x170>)
 800106c:	7812      	ldrb	r2, [r2, #0]
 800106e:	fb03 f202 	mul.w	r2, r3, r2
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	18d0      	adds	r0, r2, r3
 8001076:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800107a:	4a36      	ldr	r2, [pc, #216]	; (8001154 <GFX_DrawChar+0x170>)
 800107c:	7812      	ldrb	r2, [r2, #0]
 800107e:	fb03 f202 	mul.w	r2, r3, r2
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	18d1      	adds	r1, r2, r3
 8001086:	4b33      	ldr	r3, [pc, #204]	; (8001154 <GFX_DrawChar+0x170>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b31      	ldr	r3, [pc, #196]	; (8001154 <GFX_DrawChar+0x170>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	b29c      	uxth	r4, r3
 8001092:	79bb      	ldrb	r3, [r7, #6]
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	4623      	mov	r3, r4
 8001098:	f000 f960 	bl	800135c <GFX_DrawFillRectangle>
 800109c:	e037      	b.n	800110e <GFX_DrawChar+0x12a>
            }
            else if(background == 0)
 800109e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d133      	bne.n	800110e <GFX_DrawChar+0x12a>
            {
            	if(size == 1)
 80010a6:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <GFX_DrawChar+0x170>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b01      	cmp	r3, #1
 80010ac:	d114      	bne.n	80010d8 <GFX_DrawChar+0xf4>
					GFX_DrawPixel(x+i, y+j, background); // Draw black BG
 80010ae:	7dfb      	ldrb	r3, [r7, #23]
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	4413      	add	r3, r2
 80010b8:	b29b      	uxth	r3, r3
 80010ba:	b218      	sxth	r0, r3
 80010bc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	4413      	add	r3, r2
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80010d0:	4619      	mov	r1, r3
 80010d2:	f000 f99b 	bl	800140c <SSD1306_DrawPixel>
 80010d6:	e01a      	b.n	800110e <GFX_DrawChar+0x12a>
				else
					GFX_DrawFillRectangle(x+i*size, y+j*size, size, size, background); // Or bigger
 80010d8:	7dfb      	ldrb	r3, [r7, #23]
 80010da:	4a1e      	ldr	r2, [pc, #120]	; (8001154 <GFX_DrawChar+0x170>)
 80010dc:	7812      	ldrb	r2, [r2, #0]
 80010de:	fb03 f202 	mul.w	r2, r3, r2
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	18d0      	adds	r0, r2, r3
 80010e6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <GFX_DrawChar+0x170>)
 80010ec:	7812      	ldrb	r2, [r2, #0]
 80010ee:	fb03 f202 	mul.w	r2, r3, r2
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	18d1      	adds	r1, r2, r3
 80010f6:	4b17      	ldr	r3, [pc, #92]	; (8001154 <GFX_DrawChar+0x170>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <GFX_DrawChar+0x170>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b29c      	uxth	r4, r3
 8001102:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	4623      	mov	r3, r4
 800110a:	f000 f927 	bl	800135c <GFX_DrawFillRectangle>
        for(int8_t j=0; j<font[0]; j++, line >>= 1) // For each pixel in column
 800110e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001112:	b2db      	uxtb	r3, r3
 8001114:	3301      	adds	r3, #1
 8001116:	b2db      	uxtb	r3, r3
 8001118:	757b      	strb	r3, [r7, #21]
 800111a:	7dbb      	ldrb	r3, [r7, #22]
 800111c:	085b      	lsrs	r3, r3, #1
 800111e:	75bb      	strb	r3, [r7, #22]
 8001120:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001124:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <GFX_DrawChar+0x16c>)
 8001126:	6812      	ldr	r2, [r2, #0]
 8001128:	7812      	ldrb	r2, [r2, #0]
 800112a:	4293      	cmp	r3, r2
 800112c:	f6ff af7f 	blt.w	800102e <GFX_DrawChar+0x4a>
	for(uint8_t i=0; i<font[1]; i++ ) // Each column (Width)
 8001130:	7dfb      	ldrb	r3, [r7, #23]
 8001132:	3301      	adds	r3, #1
 8001134:	75fb      	strb	r3, [r7, #23]
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <GFX_DrawChar+0x16c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3301      	adds	r3, #1
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	7dfa      	ldrb	r2, [r7, #23]
 8001140:	429a      	cmp	r2, r3
 8001142:	f4ff af61 	bcc.w	8001008 <GFX_DrawChar+0x24>
 8001146:	e000      	b.n	800114a <GFX_DrawChar+0x166>
	if(chr > 0x7E) return; // chr > '~'
 8001148:	bf00      	nop
            }
        }
    }
}
 800114a:	371c      	adds	r7, #28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd90      	pop	{r4, r7, pc}
 8001150:	200001f8 	.word	0x200001f8
 8001154:	20000000 	.word	0x20000000

08001158 <GFX_DrawString>:

void GFX_DrawString(int x, int y, char* str, uint8_t color, uint8_t background)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af02      	add	r7, sp, #8
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
 8001164:	70fb      	strb	r3, [r7, #3]
	int x_tmp = x;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	617b      	str	r3, [r7, #20]

	char znak;
	znak = *str;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	74fb      	strb	r3, [r7, #19]

	while(*str++)
 8001170:	e03e      	b.n	80011f0 <GFX_DrawString+0x98>
	{
		GFX_DrawChar(x_tmp, y, znak, color, background); // Draw current char
 8001172:	78f9      	ldrb	r1, [r7, #3]
 8001174:	7cfa      	ldrb	r2, [r7, #19]
 8001176:	f897 3020 	ldrb.w	r3, [r7, #32]
 800117a:	9300      	str	r3, [sp, #0]
 800117c:	460b      	mov	r3, r1
 800117e:	68b9      	ldr	r1, [r7, #8]
 8001180:	6978      	ldr	r0, [r7, #20]
 8001182:	f7ff ff2f 	bl	8000fe4 <GFX_DrawChar>

		x_tmp += ((uint8_t)font[1] * size) + 1; // Move X drawing pointer do char width + 1 (space)
 8001186:	4b20      	ldr	r3, [pc, #128]	; (8001208 <GFX_DrawString+0xb0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	4b1e      	ldr	r3, [pc, #120]	; (800120c <GFX_DrawString+0xb4>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	fb02 f303 	mul.w	r3, r2, r3
 8001198:	3301      	adds	r3, #1
 800119a:	697a      	ldr	r2, [r7, #20]
 800119c:	4413      	add	r3, r2
 800119e:	617b      	str	r3, [r7, #20]

		if(background == 0) // Draw black space if needed
 80011a0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d120      	bne.n	80011ea <GFX_DrawString+0x92>
		{
			for(uint8_t i=0; i<(font[0]*size); i++)
 80011a8:	2300      	movs	r3, #0
 80011aa:	74bb      	strb	r3, [r7, #18]
 80011ac:	e012      	b.n	80011d4 <GFX_DrawString+0x7c>
			{
				GFX_DrawPixel(x_tmp-1, y+i, PIXEL_BLACK);
 80011ae:	697b      	ldr	r3, [r7, #20]
 80011b0:	b29b      	uxth	r3, r3
 80011b2:	3b01      	subs	r3, #1
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	b218      	sxth	r0, r3
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	4413      	add	r3, r2
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	2200      	movs	r2, #0
 80011c8:	4619      	mov	r1, r3
 80011ca:	f000 f91f 	bl	800140c <SSD1306_DrawPixel>
			for(uint8_t i=0; i<(font[0]*size); i++)
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	3301      	adds	r3, #1
 80011d2:	74bb      	strb	r3, [r7, #18]
 80011d4:	7cba      	ldrb	r2, [r7, #18]
 80011d6:	4b0c      	ldr	r3, [pc, #48]	; (8001208 <GFX_DrawString+0xb0>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	4619      	mov	r1, r3
 80011de:	4b0b      	ldr	r3, [pc, #44]	; (800120c <GFX_DrawString+0xb4>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	fb01 f303 	mul.w	r3, r1, r3
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dbe1      	blt.n	80011ae <GFX_DrawString+0x56>
			}
		}

		znak = *str; // Next char
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	74fb      	strb	r3, [r7, #19]
	while(*str++)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	607a      	str	r2, [r7, #4]
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1ba      	bne.n	8001172 <GFX_DrawString+0x1a>
	}
}
 80011fc:	bf00      	nop
 80011fe:	bf00      	nop
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	200001f8 	.word	0x200001f8
 800120c:	20000000 	.word	0x20000000

08001210 <GFX_WriteLine>:
#endif
#if USING_LINES == 1
void GFX_WriteLine(int x_start, int y_start, int x_end, int y_end, uint8_t color)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b08c      	sub	sp, #48	; 0x30
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
 800121c:	603b      	str	r3, [r7, #0]
	int16_t steep = abs(y_end - y_start) > abs(x_end - x_start);
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	68bb      	ldr	r3, [r7, #8]
 8001222:	1ad3      	subs	r3, r2, r3
 8001224:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001228:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	1acb      	subs	r3, r1, r3
 8001232:	2b00      	cmp	r3, #0
 8001234:	bfb8      	it	lt
 8001236:	425b      	neglt	r3, r3
 8001238:	429a      	cmp	r2, r3
 800123a:	bfcc      	ite	gt
 800123c:	2301      	movgt	r3, #1
 800123e:	2300      	movle	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	857b      	strh	r3, [r7, #42]	; 0x2a

	    if (steep) {
 8001244:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001248:	2b00      	cmp	r3, #0
 800124a:	d00b      	beq.n	8001264 <GFX_WriteLine+0x54>
	        _swap_int(x_start, y_start);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	60bb      	str	r3, [r7, #8]
	        _swap_int(x_end, y_end);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	623b      	str	r3, [r7, #32]
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	603b      	str	r3, [r7, #0]
	    }

	    if (x_start > x_end) {
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	429a      	cmp	r2, r3
 800126a:	dd0b      	ble.n	8001284 <GFX_WriteLine+0x74>
	        _swap_int(x_start, x_end);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	607b      	str	r3, [r7, #4]
	        _swap_int(y_start, y_end);
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	61bb      	str	r3, [r7, #24]
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	60bb      	str	r3, [r7, #8]
 8001280:	69bb      	ldr	r3, [r7, #24]
 8001282:	603b      	str	r3, [r7, #0]
	    }

	    int16_t dx, dy;
	    dx = x_end - x_start;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	b29a      	uxth	r2, r3
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	b29b      	uxth	r3, r3
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	82fb      	strh	r3, [r7, #22]
	    dy = abs(y_end - y_start);
 8001292:	683a      	ldr	r2, [r7, #0]
 8001294:	68bb      	ldr	r3, [r7, #8]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	bfb8      	it	lt
 800129c:	425b      	neglt	r3, r3
 800129e:	82bb      	strh	r3, [r7, #20]

	    int16_t err = dx / 2;
 80012a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80012a4:	0fda      	lsrs	r2, r3, #31
 80012a6:	4413      	add	r3, r2
 80012a8:	105b      	asrs	r3, r3, #1
 80012aa:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    int16_t ystep;

	    if (y_start < y_end) {
 80012ac:	68ba      	ldr	r2, [r7, #8]
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	429a      	cmp	r2, r3
 80012b2:	da02      	bge.n	80012ba <GFX_WriteLine+0xaa>
	        ystep = 1;
 80012b4:	2301      	movs	r3, #1
 80012b6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80012b8:	e030      	b.n	800131c <GFX_WriteLine+0x10c>
	    } else {
	        ystep = -1;
 80012ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012be:	85bb      	strh	r3, [r7, #44]	; 0x2c
	    }

	    for (; x_start<=x_end; x_start++) {
 80012c0:	e02c      	b.n	800131c <GFX_WriteLine+0x10c>
	        if (steep) {
 80012c2:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d009      	beq.n	80012de <GFX_WriteLine+0xce>
	        	GFX_DrawPixel(y_start, x_start, color);
 80012ca:	68bb      	ldr	r3, [r7, #8]
 80012cc:	b21b      	sxth	r3, r3
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	b211      	sxth	r1, r2
 80012d2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012d6:	4618      	mov	r0, r3
 80012d8:	f000 f898 	bl	800140c <SSD1306_DrawPixel>
 80012dc:	e008      	b.n	80012f0 <GFX_WriteLine+0xe0>
	        } else {
	        	GFX_DrawPixel(x_start, y_start, color);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	68ba      	ldr	r2, [r7, #8]
 80012e4:	b211      	sxth	r1, r2
 80012e6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f88e 	bl	800140c <SSD1306_DrawPixel>
	        }
	        err -= dy;
 80012f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80012f2:	8abb      	ldrh	r3, [r7, #20]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	85fb      	strh	r3, [r7, #46]	; 0x2e
	        if (err < 0) {
 80012fa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80012fe:	2b00      	cmp	r3, #0
 8001300:	da09      	bge.n	8001316 <GFX_WriteLine+0x106>
	            y_start += ystep;
 8001302:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	4413      	add	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]
	            err += dx;
 800130c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800130e:	8afb      	ldrh	r3, [r7, #22]
 8001310:	4413      	add	r3, r2
 8001312:	b29b      	uxth	r3, r3
 8001314:	85fb      	strh	r3, [r7, #46]	; 0x2e
	    for (; x_start<=x_end; x_start++) {
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	3301      	adds	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	ddce      	ble.n	80012c2 <GFX_WriteLine+0xb2>
	        }
	    }
}
 8001324:	bf00      	nop
 8001326:	bf00      	nop
 8001328:	3730      	adds	r7, #48	; 0x30
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}

0800132e <GFX_DrawFastVLine>:

void GFX_DrawFastVLine(int x_start, int y_start, int h, uint8_t color)
{
 800132e:	b580      	push	{r7, lr}
 8001330:	b086      	sub	sp, #24
 8001332:	af02      	add	r7, sp, #8
 8001334:	60f8      	str	r0, [r7, #12]
 8001336:	60b9      	str	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
 800133a:	70fb      	strb	r3, [r7, #3]
	GFX_WriteLine(x_start, y_start, x_start, y_start+h-1, color);
 800133c:	68ba      	ldr	r2, [r7, #8]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	1e5a      	subs	r2, r3, #1
 8001344:	78fb      	ldrb	r3, [r7, #3]
 8001346:	9300      	str	r3, [sp, #0]
 8001348:	4613      	mov	r3, r2
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	68b9      	ldr	r1, [r7, #8]
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f7ff ff5e 	bl	8001210 <GFX_WriteLine>
}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <GFX_DrawFillRectangle>:

}
#endif
#if USING_FILL_RECTANGLE == 1
void GFX_DrawFillRectangle(int x, int y, uint16_t w, uint16_t h, uint8_t color)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	4611      	mov	r1, r2
 8001368:	461a      	mov	r2, r3
 800136a:	460b      	mov	r3, r1
 800136c:	80fb      	strh	r3, [r7, #6]
 800136e:	4613      	mov	r3, r2
 8001370:	80bb      	strh	r3, [r7, #4]
    for (int i=x; i<x+w; i++) {
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	617b      	str	r3, [r7, #20]
 8001376:	e009      	b.n	800138c <GFX_DrawFillRectangle+0x30>
    	GFX_DrawFastVLine(i, y, h, color);
 8001378:	88ba      	ldrh	r2, [r7, #4]
 800137a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	6978      	ldr	r0, [r7, #20]
 8001382:	f7ff ffd4 	bl	800132e <GFX_DrawFastVLine>
    for (int i=x; i<x+w; i++) {
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4413      	add	r3, r2
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	429a      	cmp	r2, r3
 8001396:	dbef      	blt.n	8001378 <GFX_DrawFillRectangle+0x1c>
    }

}
 8001398:	bf00      	nop
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <SSD1306_Command>:
I2C_HandleTypeDef *oled_i2c;

static uint8_t buffer[SSD1306_BUFFER_SIZE];

void SSD1306_Command(uint8_t Command)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af04      	add	r7, sp, #16
 80013aa:	4603      	mov	r3, r0
 80013ac:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x00, 1, &Command, 1, SSD1306_TIMEOUT);
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <SSD1306_Command+0x30>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	2301      	movs	r3, #1
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	1dfb      	adds	r3, r7, #7
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2301      	movs	r3, #1
 80013c2:	2200      	movs	r2, #0
 80013c4:	2178      	movs	r1, #120	; 0x78
 80013c6:	f004 fe85 	bl	80060d4 <HAL_I2C_Mem_Write>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	200001fc 	.word	0x200001fc

080013d8 <SSD1306_Data>:

void SSD1306_Data(uint8_t *Data, uint16_t Size)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af04      	add	r7, sp, #16
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	807b      	strh	r3, [r7, #2]
	if(oled_i2c->hdmatx->State == HAL_DMA_STATE_READY)
	{
		HAL_I2C_Mem_Write_DMA(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size);
	}
#else
	HAL_I2C_Mem_Write(oled_i2c, (SSD1306_ADDRESS<<1), 0x40, 1, Data, Size, SSD1306_TIMEOUT);
 80013e4:	4b08      	ldr	r3, [pc, #32]	; (8001408 <SSD1306_Data+0x30>)
 80013e6:	6818      	ldr	r0, [r3, #0]
 80013e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	2240      	movs	r2, #64	; 0x40
 80013fa:	2178      	movs	r1, #120	; 0x78
 80013fc:	f004 fe6a 	bl	80060d4 <HAL_I2C_Mem_Write>
#endif
}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200001fc 	.word	0x200001fc

0800140c <SSD1306_DrawPixel>:
//
// Functions
//

void SSD1306_DrawPixel(int16_t x, int16_t y, uint8_t Color)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	80fb      	strh	r3, [r7, #6]
 8001416:	460b      	mov	r3, r1
 8001418:	80bb      	strh	r3, [r7, #4]
 800141a:	4613      	mov	r3, r2
 800141c:	70fb      	strb	r3, [r7, #3]
	if((x < 0) || (x >= SSD1306_LCDWIDTH) || (y < 0) || (y >= SSD1306_LCDHEIGHT))
 800141e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001422:	2b00      	cmp	r3, #0
 8001424:	db79      	blt.n	800151a <SSD1306_DrawPixel+0x10e>
 8001426:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800142a:	2b7f      	cmp	r3, #127	; 0x7f
 800142c:	dc75      	bgt.n	800151a <SSD1306_DrawPixel+0x10e>
 800142e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db71      	blt.n	800151a <SSD1306_DrawPixel+0x10e>
 8001436:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800143a:	2b3f      	cmp	r3, #63	; 0x3f
 800143c:	dc6d      	bgt.n	800151a <SSD1306_DrawPixel+0x10e>
	  return;

    switch(Color)
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	2b02      	cmp	r3, #2
 8001442:	d049      	beq.n	80014d8 <SSD1306_DrawPixel+0xcc>
 8001444:	2b02      	cmp	r3, #2
 8001446:	dc69      	bgt.n	800151c <SSD1306_DrawPixel+0x110>
 8001448:	2b00      	cmp	r3, #0
 800144a:	d022      	beq.n	8001492 <SSD1306_DrawPixel+0x86>
 800144c:	2b01      	cmp	r3, #1
 800144e:	d165      	bne.n	800151c <SSD1306_DrawPixel+0x110>
    {
    case SSD1306_WHITE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] |= (1 << (y & 7));
 8001450:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001454:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001458:	2b00      	cmp	r3, #0
 800145a:	da00      	bge.n	800145e <SSD1306_DrawPixel+0x52>
 800145c:	3307      	adds	r3, #7
 800145e:	10db      	asrs	r3, r3, #3
 8001460:	b218      	sxth	r0, r3
 8001462:	4603      	mov	r3, r0
 8001464:	01db      	lsls	r3, r3, #7
 8001466:	4413      	add	r3, r2
 8001468:	4a2f      	ldr	r2, [pc, #188]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 800146a:	5cd3      	ldrb	r3, [r2, r3]
 800146c:	b25a      	sxtb	r2, r3
 800146e:	88bb      	ldrh	r3, [r7, #4]
 8001470:	f003 0307 	and.w	r3, r3, #7
 8001474:	2101      	movs	r1, #1
 8001476:	fa01 f303 	lsl.w	r3, r1, r3
 800147a:	b25b      	sxtb	r3, r3
 800147c:	4313      	orrs	r3, r2
 800147e:	b259      	sxtb	r1, r3
 8001480:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001484:	4603      	mov	r3, r0
 8001486:	01db      	lsls	r3, r3, #7
 8001488:	4413      	add	r3, r2
 800148a:	b2c9      	uxtb	r1, r1
 800148c:	4a26      	ldr	r2, [pc, #152]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 800148e:	54d1      	strb	r1, [r2, r3]
      break;
 8001490:	e044      	b.n	800151c <SSD1306_DrawPixel+0x110>
    case SSD1306_BLACK:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] &= ~(1 << (y & 7));
 8001492:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001496:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	da00      	bge.n	80014a0 <SSD1306_DrawPixel+0x94>
 800149e:	3307      	adds	r3, #7
 80014a0:	10db      	asrs	r3, r3, #3
 80014a2:	b218      	sxth	r0, r3
 80014a4:	4603      	mov	r3, r0
 80014a6:	01db      	lsls	r3, r3, #7
 80014a8:	4413      	add	r3, r2
 80014aa:	4a1f      	ldr	r2, [pc, #124]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 80014ac:	5cd3      	ldrb	r3, [r2, r3]
 80014ae:	b25a      	sxtb	r2, r3
 80014b0:	88bb      	ldrh	r3, [r7, #4]
 80014b2:	f003 0307 	and.w	r3, r3, #7
 80014b6:	2101      	movs	r1, #1
 80014b8:	fa01 f303 	lsl.w	r3, r1, r3
 80014bc:	b25b      	sxtb	r3, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	b25b      	sxtb	r3, r3
 80014c2:	4013      	ands	r3, r2
 80014c4:	b259      	sxtb	r1, r3
 80014c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014ca:	4603      	mov	r3, r0
 80014cc:	01db      	lsls	r3, r3, #7
 80014ce:	4413      	add	r3, r2
 80014d0:	b2c9      	uxtb	r1, r1
 80014d2:	4a15      	ldr	r2, [pc, #84]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 80014d4:	54d1      	strb	r1, [r2, r3]
      break;
 80014d6:	e021      	b.n	800151c <SSD1306_DrawPixel+0x110>
    case SSD1306_INVERSE:
      buffer[x + (y / 8) * SSD1306_LCDWIDTH] ^= (1 << (y & 7));
 80014d8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	da00      	bge.n	80014e6 <SSD1306_DrawPixel+0xda>
 80014e4:	3307      	adds	r3, #7
 80014e6:	10db      	asrs	r3, r3, #3
 80014e8:	b218      	sxth	r0, r3
 80014ea:	4603      	mov	r3, r0
 80014ec:	01db      	lsls	r3, r3, #7
 80014ee:	4413      	add	r3, r2
 80014f0:	4a0d      	ldr	r2, [pc, #52]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 80014f2:	5cd3      	ldrb	r3, [r2, r3]
 80014f4:	b25a      	sxtb	r2, r3
 80014f6:	88bb      	ldrh	r3, [r7, #4]
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	2101      	movs	r1, #1
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	b25b      	sxtb	r3, r3
 8001504:	4053      	eors	r3, r2
 8001506:	b259      	sxtb	r1, r3
 8001508:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800150c:	4603      	mov	r3, r0
 800150e:	01db      	lsls	r3, r3, #7
 8001510:	4413      	add	r3, r2
 8001512:	b2c9      	uxtb	r1, r1
 8001514:	4a04      	ldr	r2, [pc, #16]	; (8001528 <SSD1306_DrawPixel+0x11c>)
 8001516:	54d1      	strb	r1, [r2, r3]
      break;
 8001518:	e000      	b.n	800151c <SSD1306_DrawPixel+0x110>
	  return;
 800151a:	bf00      	nop
    }
}
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	20000200 	.word	0x20000200

0800152c <SSD1306_Clear>:

void SSD1306_Clear(uint8_t Color)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
	switch(Color)
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d008      	beq.n	800154e <SSD1306_Clear+0x22>
 800153c:	2b01      	cmp	r3, #1
 800153e:	d10d      	bne.n	800155c <SSD1306_Clear+0x30>
	{
	case WHITE:
		memset(buffer, 0xFF, SSD1306_BUFFER_SIZE);
 8001540:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001544:	21ff      	movs	r1, #255	; 0xff
 8001546:	4807      	ldr	r0, [pc, #28]	; (8001564 <SSD1306_Clear+0x38>)
 8001548:	f00d fcf1 	bl	800ef2e <memset>
		break;
 800154c:	e006      	b.n	800155c <SSD1306_Clear+0x30>

	case BLACK:
		memset(buffer, 0x00, SSD1306_BUFFER_SIZE);
 800154e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001552:	2100      	movs	r1, #0
 8001554:	4803      	ldr	r0, [pc, #12]	; (8001564 <SSD1306_Clear+0x38>)
 8001556:	f00d fcea 	bl	800ef2e <memset>
		break;
 800155a:	bf00      	nop
	}
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	20000200 	.word	0x20000200

08001568 <SSD1306_Display>:

void SSD1306_Display(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	SSD1306_Command(SSD1306_PAGEADDR);
 800156c:	2022      	movs	r0, #34	; 0x22
 800156e:	f7ff ff19 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0);                      // Page start address
 8001572:	2000      	movs	r0, #0
 8001574:	f7ff ff16 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0xFF);                   // Page end (not really, but works here)
 8001578:	20ff      	movs	r0, #255	; 0xff
 800157a:	f7ff ff13 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_COLUMNADDR);
 800157e:	2021      	movs	r0, #33	; 0x21
 8001580:	f7ff ff10 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0); // Column start address
 8001584:	2000      	movs	r0, #0
 8001586:	f7ff ff0d 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_LCDWIDTH - 1); // Column end address
 800158a:	207f      	movs	r0, #127	; 0x7f
 800158c:	f7ff ff0a 	bl	80013a4 <SSD1306_Command>

	SSD1306_Data(buffer, SSD1306_BUFFER_SIZE);
 8001590:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001594:	4802      	ldr	r0, [pc, #8]	; (80015a0 <SSD1306_Display+0x38>)
 8001596:	f7ff ff1f 	bl	80013d8 <SSD1306_Data>
}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000200 	.word	0x20000200

080015a4 <SSD1306_Init>:

void SSD1306_Init(I2C_HandleTypeDef *i2c)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	oled_i2c = i2c;
 80015ac:	4a28      	ldr	r2, [pc, #160]	; (8001650 <SSD1306_Init+0xac>)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6013      	str	r3, [r2, #0]

	SSD1306_Command(SSD1306_DISPLAYOFF);
 80015b2:	20ae      	movs	r0, #174	; 0xae
 80015b4:	f7ff fef6 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYCLOCKDIV);
 80015b8:	20d5      	movs	r0, #213	; 0xd5
 80015ba:	f7ff fef3 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x80);
 80015be:	2080      	movs	r0, #128	; 0x80
 80015c0:	f7ff fef0 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_LCDHEIGHT - 1);
 80015c4:	203f      	movs	r0, #63	; 0x3f
 80015c6:	f7ff feed 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETDISPLAYOFFSET);
 80015ca:	20d3      	movs	r0, #211	; 0xd3
 80015cc:	f7ff feea 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x00);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff fee7 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETSTARTLINE);
 80015d6:	2040      	movs	r0, #64	; 0x40
 80015d8:	f7ff fee4 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_CHARGEPUMP);
 80015dc:	208d      	movs	r0, #141	; 0x8d
 80015de:	f7ff fee1 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x14);
 80015e2:	2014      	movs	r0, #20
 80015e4:	f7ff fede 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_MEMORYMODE); // 0x20
 80015e8:	2020      	movs	r0, #32
 80015ea:	f7ff fedb 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x00); // 0x0 act like ks0108
 80015ee:	2000      	movs	r0, #0
 80015f0:	f7ff fed8 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SEGREMAP | 0x1);
 80015f4:	20a1      	movs	r0, #161	; 0xa1
 80015f6:	f7ff fed5 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_COMSCANDEC);
 80015fa:	20c8      	movs	r0, #200	; 0xc8
 80015fc:	f7ff fed2 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETCOMPINS);
 8001600:	20da      	movs	r0, #218	; 0xda
 8001602:	f7ff fecf 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x12);
 8001606:	2012      	movs	r0, #18
 8001608:	f7ff fecc 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_SETCONTRAST);
 800160c:	2081      	movs	r0, #129	; 0x81
 800160e:	f7ff fec9 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0xFF);
 8001612:	20ff      	movs	r0, #255	; 0xff
 8001614:	f7ff fec6 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETPRECHARGE); // 0xd9
 8001618:	20d9      	movs	r0, #217	; 0xd9
 800161a:	f7ff fec3 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0xF1);
 800161e:	20f1      	movs	r0, #241	; 0xf1
 8001620:	f7ff fec0 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_SETVCOMDETECT); // 0xDB
 8001624:	20db      	movs	r0, #219	; 0xdb
 8001626:	f7ff febd 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(0x40);
 800162a:	2040      	movs	r0, #64	; 0x40
 800162c:	f7ff feba 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_DISPLAYALLON_RESUME); // 0xA4
 8001630:	20a4      	movs	r0, #164	; 0xa4
 8001632:	f7ff feb7 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_NORMALDISPLAY);       // 0xA6
 8001636:	20a6      	movs	r0, #166	; 0xa6
 8001638:	f7ff feb4 	bl	80013a4 <SSD1306_Command>
	SSD1306_Command(SSD1306_DEACTIVATE_SCROLL);
 800163c:	202e      	movs	r0, #46	; 0x2e
 800163e:	f7ff feb1 	bl	80013a4 <SSD1306_Command>

	SSD1306_Command(SSD1306_DISPLAYON); // Main screen turn on
 8001642:	20af      	movs	r0, #175	; 0xaf
 8001644:	f7ff feae 	bl	80013a4 <SSD1306_Command>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	200001fc 	.word	0x200001fc

08001654 <BH1750_Init>:

//
//	Initialization.
//
BH1750_STATUS BH1750_Init(I2C_HandleTypeDef *hi2c)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	bh1750_i2c = hi2c;
 800165c:	4a0a      	ldr	r2, [pc, #40]	; (8001688 <BH1750_Init+0x34>)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6013      	str	r3, [r2, #0]
	if(BH1750_OK == BH1750_Reset())
 8001662:	f000 f813 	bl	800168c <BH1750_Reset>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d107      	bne.n	800167c <BH1750_Init+0x28>
	{
		if(BH1750_OK == BH1750_SetMtreg(BH1750_DEFAULT_MTREG)) // Set default value;
 800166c:	2045      	movs	r0, #69	; 0x45
 800166e:	f000 f859 	bl	8001724 <BH1750_SetMtreg>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <BH1750_Init+0x28>
			return BH1750_OK;
 8001678:	2300      	movs	r3, #0
 800167a:	e000      	b.n	800167e <BH1750_Init+0x2a>
	}
	return BH1750_ERROR;
 800167c:	2301      	movs	r3, #1
}
 800167e:	4618      	mov	r0, r3
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000600 	.word	0x20000600

0800168c <BH1750_Reset>:

//
//	Reset all registers to default value.
//
BH1750_STATUS BH1750_Reset(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af02      	add	r7, sp, #8
	uint8_t tmp = 0x07;
 8001692:	2307      	movs	r3, #7
 8001694:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp, 1, 10))
 8001696:	4b09      	ldr	r3, [pc, #36]	; (80016bc <BH1750_Reset+0x30>)
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	1dfa      	adds	r2, r7, #7
 800169c:	230a      	movs	r3, #10
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	2301      	movs	r3, #1
 80016a2:	2146      	movs	r1, #70	; 0x46
 80016a4:	f004 f9f2 	bl	8005a8c <HAL_I2C_Master_Transmit>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d101      	bne.n	80016b2 <BH1750_Reset+0x26>
		return BH1750_OK;
 80016ae:	2300      	movs	r3, #0
 80016b0:	e000      	b.n	80016b4 <BH1750_Reset+0x28>

	return BH1750_ERROR;
 80016b2:	2301      	movs	r3, #1
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000600 	.word	0x20000600

080016c0 <BH1750_SetMode>:

//
//	Set the mode of converting. Look into bh1750_mode enum.
//
BH1750_STATUS BH1750_SetMode(bh1750_mode Mode)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
	if(!((Mode >> 4) || (Mode >> 5))) return BH1750_ERROR;
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d106      	bne.n	80016e2 <BH1750_SetMode+0x22>
 80016d4:	79fb      	ldrb	r3, [r7, #7]
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d101      	bne.n	80016e2 <BH1750_SetMode+0x22>
 80016de:	2301      	movs	r3, #1
 80016e0:	e018      	b.n	8001714 <BH1750_SetMode+0x54>
	if((Mode & 0x0F) > 3) return BH1750_ERROR;
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	f003 030c 	and.w	r3, r3, #12
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <BH1750_SetMode+0x30>
 80016ec:	2301      	movs	r3, #1
 80016ee:	e011      	b.n	8001714 <BH1750_SetMode+0x54>

	Bh1750_Mode = Mode;
 80016f0:	79fa      	ldrb	r2, [r7, #7]
 80016f2:	4b0a      	ldr	r3, [pc, #40]	; (800171c <BH1750_SetMode+0x5c>)
 80016f4:	701a      	strb	r2, [r3, #0]
	if(HAL_OK == HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &Mode, 1, 10))
 80016f6:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <BH1750_SetMode+0x60>)
 80016f8:	6818      	ldr	r0, [r3, #0]
 80016fa:	1dfa      	adds	r2, r7, #7
 80016fc:	230a      	movs	r3, #10
 80016fe:	9300      	str	r3, [sp, #0]
 8001700:	2301      	movs	r3, #1
 8001702:	2146      	movs	r1, #70	; 0x46
 8001704:	f004 f9c2 	bl	8005a8c <HAL_I2C_Master_Transmit>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d101      	bne.n	8001712 <BH1750_SetMode+0x52>
		return BH1750_OK;
 800170e:	2300      	movs	r3, #0
 8001710:	e000      	b.n	8001714 <BH1750_SetMode+0x54>

	return BH1750_ERROR;
 8001712:	2301      	movs	r3, #1
}
 8001714:	4618      	mov	r0, r3
 8001716:	3708      	adds	r7, #8
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000604 	.word	0x20000604
 8001720:	20000600 	.word	0x20000600

08001724 <BH1750_SetMtreg>:

//
//	Set the Measurement Time register. It allows to increase or decrease the sensitivity.
//
BH1750_STATUS BH1750_SetMtreg(uint8_t Mtreg)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af02      	add	r7, sp, #8
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retCode;
	if (Mtreg < 31 || Mtreg > 254) {
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	2b1e      	cmp	r3, #30
 8001732:	d902      	bls.n	800173a <BH1750_SetMtreg+0x16>
 8001734:	79fb      	ldrb	r3, [r7, #7]
 8001736:	2bff      	cmp	r3, #255	; 0xff
 8001738:	d101      	bne.n	800173e <BH1750_SetMtreg+0x1a>
		return BH1750_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e037      	b.n	80017ae <BH1750_SetMtreg+0x8a>
	}

	Bh1750_Mtreg = Mtreg;
 800173e:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <BH1750_SetMtreg+0x94>)
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	7013      	strb	r3, [r2, #0]

	uint8_t tmp[2];

	tmp[0] = (0x40 | (Mtreg >> 5));
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	095b      	lsrs	r3, r3, #5
 8001748:	b2db      	uxtb	r3, r3
 800174a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800174e:	b2db      	uxtb	r3, r3
 8001750:	733b      	strb	r3, [r7, #12]
	tmp[1] = (0x60 | (Mtreg & 0x1F));
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	f003 031f 	and.w	r3, r3, #31
 800175a:	b25b      	sxtb	r3, r3
 800175c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001760:	b25b      	sxtb	r3, r3
 8001762:	b2db      	uxtb	r3, r3
 8001764:	737b      	strb	r3, [r7, #13]

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[0], 1, 10);
 8001766:	4b15      	ldr	r3, [pc, #84]	; (80017bc <BH1750_SetMtreg+0x98>)
 8001768:	6818      	ldr	r0, [r3, #0]
 800176a:	f107 020c 	add.w	r2, r7, #12
 800176e:	230a      	movs	r3, #10
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2301      	movs	r3, #1
 8001774:	2146      	movs	r1, #70	; 0x46
 8001776:	f004 f989 	bl	8005a8c <HAL_I2C_Master_Transmit>
 800177a:	4603      	mov	r3, r0
 800177c:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK != retCode) {
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d001      	beq.n	8001788 <BH1750_SetMtreg+0x64>
		return BH1750_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e012      	b.n	80017ae <BH1750_SetMtreg+0x8a>
	}

	retCode = HAL_I2C_Master_Transmit(bh1750_i2c, BH1750_ADDRESS, &tmp[1], 1, 10);
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <BH1750_SetMtreg+0x98>)
 800178a:	6818      	ldr	r0, [r3, #0]
 800178c:	f107 030c 	add.w	r3, r7, #12
 8001790:	1c5a      	adds	r2, r3, #1
 8001792:	230a      	movs	r3, #10
 8001794:	9300      	str	r3, [sp, #0]
 8001796:	2301      	movs	r3, #1
 8001798:	2146      	movs	r1, #70	; 0x46
 800179a:	f004 f977 	bl	8005a8c <HAL_I2C_Master_Transmit>
 800179e:	4603      	mov	r3, r0
 80017a0:	73fb      	strb	r3, [r7, #15]
	if (HAL_OK == retCode) {
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <BH1750_SetMtreg+0x88>
		return BH1750_OK;
 80017a8:	2300      	movs	r3, #0
 80017aa:	e000      	b.n	80017ae <BH1750_SetMtreg+0x8a>
	}

	return BH1750_ERROR;
 80017ac:	2301      	movs	r3, #1
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000605 	.word	0x20000605
 80017bc:	20000600 	.word	0x20000600

080017c0 <BH1750_ReadLight>:

//
//	Read the converted value and calculate the result.
//
BH1750_STATUS BH1750_ReadLight(float *Result)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af02      	add	r7, sp, #8
 80017c6:	6078      	str	r0, [r7, #4]
	float result;
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Master_Receive(bh1750_i2c, BH1750_ADDRESS, tmp, 2, 10))
 80017c8:	4b25      	ldr	r3, [pc, #148]	; (8001860 <BH1750_ReadLight+0xa0>)
 80017ca:	6818      	ldr	r0, [r3, #0]
 80017cc:	f107 0208 	add.w	r2, r7, #8
 80017d0:	230a      	movs	r3, #10
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	2302      	movs	r3, #2
 80017d6:	2146      	movs	r1, #70	; 0x46
 80017d8:	f004 fa56 	bl	8005c88 <HAL_I2C_Master_Receive>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d138      	bne.n	8001854 <BH1750_ReadLight+0x94>
	{
		result = (tmp[0] << 8) | (tmp[1]);
 80017e2:	7a3b      	ldrb	r3, [r7, #8]
 80017e4:	021b      	lsls	r3, r3, #8
 80017e6:	7a7a      	ldrb	r2, [r7, #9]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f2:	edc7 7a03 	vstr	s15, [r7, #12]

		if(Bh1750_Mtreg != BH1750_DEFAULT_MTREG)
 80017f6:	4b1b      	ldr	r3, [pc, #108]	; (8001864 <BH1750_ReadLight+0xa4>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b45      	cmp	r3, #69	; 0x45
 80017fc:	d00f      	beq.n	800181e <BH1750_ReadLight+0x5e>
		{
			result *= (float)((uint8_t)BH1750_DEFAULT_MTREG/(float)Bh1750_Mtreg);
 80017fe:	4b19      	ldr	r3, [pc, #100]	; (8001864 <BH1750_ReadLight+0xa4>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800180a:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001868 <BH1750_ReadLight+0xa8>
 800180e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001812:	ed97 7a03 	vldr	s14, [r7, #12]
 8001816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800181a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		if(Bh1750_Mode == ONETIME_HIGH_RES_MODE_2 || Bh1750_Mode == CONTINUOUS_HIGH_RES_MODE_2)
 800181e:	4b13      	ldr	r3, [pc, #76]	; (800186c <BH1750_ReadLight+0xac>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	2b21      	cmp	r3, #33	; 0x21
 8001824:	d003      	beq.n	800182e <BH1750_ReadLight+0x6e>
 8001826:	4b11      	ldr	r3, [pc, #68]	; (800186c <BH1750_ReadLight+0xac>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b11      	cmp	r3, #17
 800182c:	d107      	bne.n	800183e <BH1750_ReadLight+0x7e>
		{
			result /= 2.0;
 800182e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001832:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183a:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		*Result = result / (float)BH1750_CONVERSION_FACTOR;
 800183e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001842:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001870 <BH1750_ReadLight+0xb0>
 8001846:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	edc3 7a00 	vstr	s15, [r3]
		return BH1750_OK;
 8001850:	2300      	movs	r3, #0
 8001852:	e000      	b.n	8001856 <BH1750_ReadLight+0x96>
	}
	return BH1750_ERROR;
 8001854:	2301      	movs	r3, #1
}
 8001856:	4618      	mov	r0, r3
 8001858:	3710      	adds	r7, #16
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000600 	.word	0x20000600
 8001864:	20000605 	.word	0x20000605
 8001868:	428a0000 	.word	0x428a0000
 800186c:	20000604 	.word	0x20000604
 8001870:	3f99999a 	.word	0x3f99999a

08001874 <BME280_Read8>:
int16_t t2, t3, p2, p3, p4, p5, p6, p7, p8, p9, h2, h4, h5;
uint16_t t1, p1;
int32_t t_fine;

uint8_t BME280_Read8(uint8_t addr)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b088      	sub	sp, #32
 8001878:	af04      	add	r7, sp, #16
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp = 0;
 800187e:	2300      	movs	r3, #0
 8001880:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, &tmp, 1, 10);
 8001882:	4b0a      	ldr	r3, [pc, #40]	; (80018ac <BME280_Read8+0x38>)
 8001884:	6818      	ldr	r0, [r3, #0]
 8001886:	79fb      	ldrb	r3, [r7, #7]
 8001888:	b29a      	uxth	r2, r3
 800188a:	230a      	movs	r3, #10
 800188c:	9302      	str	r3, [sp, #8]
 800188e:	2301      	movs	r3, #1
 8001890:	9301      	str	r3, [sp, #4]
 8001892:	f107 030f 	add.w	r3, r7, #15
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	2301      	movs	r3, #1
 800189a:	21ec      	movs	r1, #236	; 0xec
 800189c:	f004 fd14 	bl	80062c8 <HAL_I2C_Mem_Read>
	return tmp;
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000608 	.word	0x20000608

080018b0 <BME280_Read16>:

uint16_t BME280_Read16(uint8_t addr)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b088      	sub	sp, #32
 80018b4:	af04      	add	r7, sp, #16
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[2];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 2, 10);
 80018ba:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <BME280_Read16+0x40>)
 80018bc:	6818      	ldr	r0, [r3, #0]
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	230a      	movs	r3, #10
 80018c4:	9302      	str	r3, [sp, #8]
 80018c6:	2302      	movs	r3, #2
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	f107 030c 	add.w	r3, r7, #12
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	2301      	movs	r3, #1
 80018d2:	21ec      	movs	r1, #236	; 0xec
 80018d4:	f004 fcf8 	bl	80062c8 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 8) | tmp[1]);
 80018d8:	7b3b      	ldrb	r3, [r7, #12]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	b21a      	sxth	r2, r3
 80018de:	7b7b      	ldrb	r3, [r7, #13]
 80018e0:	b21b      	sxth	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b21b      	sxth	r3, r3
 80018e6:	b29b      	uxth	r3, r3
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000608 	.word	0x20000608

080018f4 <BME280_Read16LE>:

uint16_t BME280_Read16LE(uint8_t addr)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b084      	sub	sp, #16
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp;

	tmp = BME280_Read16(addr);
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ffd5 	bl	80018b0 <BME280_Read16>
 8001906:	4603      	mov	r3, r0
 8001908:	81fb      	strh	r3, [r7, #14]
	return (tmp >> 8) | (tmp << 8);
 800190a:	89fb      	ldrh	r3, [r7, #14]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	b29b      	uxth	r3, r3
 8001910:	b21a      	sxth	r2, r3
 8001912:	89fb      	ldrh	r3, [r7, #14]
 8001914:	021b      	lsls	r3, r3, #8
 8001916:	b21b      	sxth	r3, r3
 8001918:	4313      	orrs	r3, r2
 800191a:	b21b      	sxth	r3, r3
 800191c:	b29b      	uxth	r3, r3
}
 800191e:	4618      	mov	r0, r3
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <BME280_Write8>:

void BME280_Write8(uint8_t address, uint8_t data)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af04      	add	r7, sp, #16
 800192e:	4603      	mov	r3, r0
 8001930:	460a      	mov	r2, r1
 8001932:	71fb      	strb	r3, [r7, #7]
 8001934:	4613      	mov	r3, r2
 8001936:	71bb      	strb	r3, [r7, #6]

	HAL_I2C_Mem_Write(i2c_h, BME280_I2CADDR, address, 1, &data, 1, 10);
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <BME280_Write8+0x34>)
 800193a:	6818      	ldr	r0, [r3, #0]
 800193c:	79fb      	ldrb	r3, [r7, #7]
 800193e:	b29a      	uxth	r2, r3
 8001940:	230a      	movs	r3, #10
 8001942:	9302      	str	r3, [sp, #8]
 8001944:	2301      	movs	r3, #1
 8001946:	9301      	str	r3, [sp, #4]
 8001948:	1dbb      	adds	r3, r7, #6
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	2301      	movs	r3, #1
 800194e:	21ec      	movs	r1, #236	; 0xec
 8001950:	f004 fbc0 	bl	80060d4 <HAL_I2C_Mem_Write>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000608 	.word	0x20000608

08001960 <BME280_Read24>:

uint32_t BME280_Read24(uint8_t addr)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b088      	sub	sp, #32
 8001964:	af04      	add	r7, sp, #16
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]

	uint8_t tmp[3];
	HAL_I2C_Mem_Read(i2c_h, BME280_I2CADDR, addr, 1, tmp, 3, 10);
 800196a:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <BME280_Read24+0x40>)
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	b29a      	uxth	r2, r3
 8001972:	230a      	movs	r3, #10
 8001974:	9302      	str	r3, [sp, #8]
 8001976:	2303      	movs	r3, #3
 8001978:	9301      	str	r3, [sp, #4]
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	2301      	movs	r3, #1
 8001982:	21ec      	movs	r1, #236	; 0xec
 8001984:	f004 fca0 	bl	80062c8 <HAL_I2C_Mem_Read>
	return ((tmp[0] << 16) | tmp[1] << 8 | tmp[2]);
 8001988:	7b3b      	ldrb	r3, [r7, #12]
 800198a:	041a      	lsls	r2, r3, #16
 800198c:	7b7b      	ldrb	r3, [r7, #13]
 800198e:	021b      	lsls	r3, r3, #8
 8001990:	4313      	orrs	r3, r2
 8001992:	7bba      	ldrb	r2, [r7, #14]
 8001994:	4313      	orrs	r3, r2
}
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000608 	.word	0x20000608

080019a4 <BME280_IsReadingCalibration>:
uint8_t BME280_IsReadingCalibration(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
	uint8_t Status = BME280_Read8(BME280_STATUS);
 80019aa:	20f3      	movs	r0, #243	; 0xf3
 80019ac:	f7ff ff62 	bl	8001874 <BME280_Read8>
 80019b0:	4603      	mov	r3, r0
 80019b2:	71fb      	strb	r3, [r7, #7]

	return ((Status & 1) != 0);
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	bf14      	ite	ne
 80019be:	2301      	movne	r3, #1
 80019c0:	2300      	moveq	r3, #0
 80019c2:	b2db      	uxtb	r3, r3
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <BME280_SetConfig>:

void BME280_SetConfig(uint8_t standby_time, uint8_t filter)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	4603      	mov	r3, r0
 80019d4:	460a      	mov	r2, r1
 80019d6:	71fb      	strb	r3, [r7, #7]
 80019d8:	4613      	mov	r3, r2
 80019da:	71bb      	strb	r3, [r7, #6]
	BME280_Write8(BME280_CONFIG, (uint8_t)(((standby_time & 0x7) << 5) | ((filter & 0x7) << 2)) & 0xFC);
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	015b      	lsls	r3, r3, #5
 80019e0:	b25a      	sxtb	r2, r3
 80019e2:	79bb      	ldrb	r3, [r7, #6]
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	b25b      	sxtb	r3, r3
 80019e8:	f003 031c 	and.w	r3, r3, #28
 80019ec:	b25b      	sxtb	r3, r3
 80019ee:	4313      	orrs	r3, r2
 80019f0:	b25b      	sxtb	r3, r3
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	f023 0303 	bic.w	r3, r3, #3
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	4619      	mov	r1, r3
 80019fc:	20f5      	movs	r0, #245	; 0xf5
 80019fe:	f7ff ff93 	bl	8001928 <BME280_Write8>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
	...

08001a0c <BME280_Init>:


void BME280_Init(I2C_HandleTypeDef *i2c_handler, uint8_t temperature_resolution, uint8_t pressure_oversampling, uint8_t huminidity_oversampling, uint8_t mode)
{
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	4608      	mov	r0, r1
 8001a16:	4611      	mov	r1, r2
 8001a18:	461a      	mov	r2, r3
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	70fb      	strb	r3, [r7, #3]
 8001a1e:	460b      	mov	r3, r1
 8001a20:	70bb      	strb	r3, [r7, #2]
 8001a22:	4613      	mov	r3, r2
 8001a24:	707b      	strb	r3, [r7, #1]
	i2c_h = i2c_handler;
 8001a26:	4a8f      	ldr	r2, [pc, #572]	; (8001c64 <BME280_Init+0x258>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6013      	str	r3, [r2, #0]
	uint8_t HumReg, i;

		if (mode > BME280_NORMALMODE)
 8001a2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a30:	2b03      	cmp	r3, #3
 8001a32:	d902      	bls.n	8001a3a <BME280_Init+0x2e>
		    mode = BME280_NORMALMODE;
 8001a34:	2303      	movs	r3, #3
 8001a36:	f887 3020 	strb.w	r3, [r7, #32]
		_mode = mode;
 8001a3a:	4a8b      	ldr	r2, [pc, #556]	; (8001c68 <BME280_Init+0x25c>)
 8001a3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a40:	7013      	strb	r3, [r2, #0]
		if(mode == BME280_FORCEDMODE)
 8001a42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a46:	2b01      	cmp	r3, #1
 8001a48:	d102      	bne.n	8001a50 <BME280_Init+0x44>
			mode = BME280_SLEEPMODE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 3020 	strb.w	r3, [r7, #32]

		if (temperature_resolution > BME280_TEMPERATURE_20BIT)
 8001a50:	78fb      	ldrb	r3, [r7, #3]
 8001a52:	2b05      	cmp	r3, #5
 8001a54:	d901      	bls.n	8001a5a <BME280_Init+0x4e>
			temperature_resolution = BME280_TEMPERATURE_20BIT;
 8001a56:	2305      	movs	r3, #5
 8001a58:	70fb      	strb	r3, [r7, #3]
		_temperature_res = temperature_resolution;
 8001a5a:	4a84      	ldr	r2, [pc, #528]	; (8001c6c <BME280_Init+0x260>)
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	7013      	strb	r3, [r2, #0]

		if (pressure_oversampling > BME280_PRESSURE_ULTRAHIGHRES)
 8001a60:	78bb      	ldrb	r3, [r7, #2]
 8001a62:	2b05      	cmp	r3, #5
 8001a64:	d901      	bls.n	8001a6a <BME280_Init+0x5e>
			pressure_oversampling = BME280_PRESSURE_ULTRAHIGHRES;
 8001a66:	2305      	movs	r3, #5
 8001a68:	70bb      	strb	r3, [r7, #2]
		_pressure_oversampling = pressure_oversampling;
 8001a6a:	4a81      	ldr	r2, [pc, #516]	; (8001c70 <BME280_Init+0x264>)
 8001a6c:	78bb      	ldrb	r3, [r7, #2]
 8001a6e:	7013      	strb	r3, [r2, #0]

		if (huminidity_oversampling > BME280_HUMINIDITY_ULTRAHIGH)
 8001a70:	787b      	ldrb	r3, [r7, #1]
 8001a72:	2b05      	cmp	r3, #5
 8001a74:	d901      	bls.n	8001a7a <BME280_Init+0x6e>
			huminidity_oversampling = BME280_HUMINIDITY_ULTRAHIGH;
 8001a76:	2305      	movs	r3, #5
 8001a78:	707b      	strb	r3, [r7, #1]
		_huminidity_oversampling = huminidity_oversampling;
 8001a7a:	4a7e      	ldr	r2, [pc, #504]	; (8001c74 <BME280_Init+0x268>)
 8001a7c:	787b      	ldrb	r3, [r7, #1]
 8001a7e:	7013      	strb	r3, [r2, #0]

		while(BME280_Read8(BME280_CHIPID) != 0x60);
 8001a80:	bf00      	nop
 8001a82:	20d0      	movs	r0, #208	; 0xd0
 8001a84:	f7ff fef6 	bl	8001874 <BME280_Read8>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b60      	cmp	r3, #96	; 0x60
 8001a8c:	d1f9      	bne.n	8001a82 <BME280_Init+0x76>

		BME280_Write8(BME280_SOFTRESET, 0xB6);
 8001a8e:	21b6      	movs	r1, #182	; 0xb6
 8001a90:	20e0      	movs	r0, #224	; 0xe0
 8001a92:	f7ff ff49 	bl	8001928 <BME280_Write8>

		for(i = 0; i<30; i++)
 8001a96:	2300      	movs	r3, #0
 8001a98:	73fb      	strb	r3, [r7, #15]
 8001a9a:	e005      	b.n	8001aa8 <BME280_Init+0x9c>
			HAL_Delay(10); // Wait  300 msfor wake up
 8001a9c:	200a      	movs	r0, #10
 8001a9e:	f003 fbe5 	bl	800526c <HAL_Delay>
		for(i = 0; i<30; i++)
 8001aa2:	7bfb      	ldrb	r3, [r7, #15]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	73fb      	strb	r3, [r7, #15]
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	2b1d      	cmp	r3, #29
 8001aac:	d9f6      	bls.n	8001a9c <BME280_Init+0x90>

		while(BME280_IsReadingCalibration())
 8001aae:	e00b      	b.n	8001ac8 <BME280_Init+0xbc>
			for(i = 0; i<10; i++)
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]
 8001ab4:	e005      	b.n	8001ac2 <BME280_Init+0xb6>
				HAL_Delay(1);
 8001ab6:	2001      	movs	r0, #1
 8001ab8:	f003 fbd8 	bl	800526c <HAL_Delay>
			for(i = 0; i<10; i++)
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	73fb      	strb	r3, [r7, #15]
 8001ac2:	7bfb      	ldrb	r3, [r7, #15]
 8001ac4:	2b09      	cmp	r3, #9
 8001ac6:	d9f6      	bls.n	8001ab6 <BME280_Init+0xaa>
		while(BME280_IsReadingCalibration())
 8001ac8:	f7ff ff6c 	bl	80019a4 <BME280_IsReadingCalibration>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1ee      	bne.n	8001ab0 <BME280_Init+0xa4>

		/* read calibration data */
		t1 = BME280_Read16LE(BME280_DIG_T1);
 8001ad2:	2088      	movs	r0, #136	; 0x88
 8001ad4:	f7ff ff0e 	bl	80018f4 <BME280_Read16LE>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	4b66      	ldr	r3, [pc, #408]	; (8001c78 <BME280_Init+0x26c>)
 8001ade:	801a      	strh	r2, [r3, #0]
		t2 = BME280_Read16LE(BME280_DIG_T2);
 8001ae0:	208a      	movs	r0, #138	; 0x8a
 8001ae2:	f7ff ff07 	bl	80018f4 <BME280_Read16LE>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b21a      	sxth	r2, r3
 8001aea:	4b64      	ldr	r3, [pc, #400]	; (8001c7c <BME280_Init+0x270>)
 8001aec:	801a      	strh	r2, [r3, #0]
		t3 = BME280_Read16LE(BME280_DIG_T3);
 8001aee:	208c      	movs	r0, #140	; 0x8c
 8001af0:	f7ff ff00 	bl	80018f4 <BME280_Read16LE>
 8001af4:	4603      	mov	r3, r0
 8001af6:	b21a      	sxth	r2, r3
 8001af8:	4b61      	ldr	r3, [pc, #388]	; (8001c80 <BME280_Init+0x274>)
 8001afa:	801a      	strh	r2, [r3, #0]

		p1 = BME280_Read16LE(BME280_DIG_P1);
 8001afc:	208e      	movs	r0, #142	; 0x8e
 8001afe:	f7ff fef9 	bl	80018f4 <BME280_Read16LE>
 8001b02:	4603      	mov	r3, r0
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b5f      	ldr	r3, [pc, #380]	; (8001c84 <BME280_Init+0x278>)
 8001b08:	801a      	strh	r2, [r3, #0]
		p2 = BME280_Read16LE(BME280_DIG_P2);
 8001b0a:	2090      	movs	r0, #144	; 0x90
 8001b0c:	f7ff fef2 	bl	80018f4 <BME280_Read16LE>
 8001b10:	4603      	mov	r3, r0
 8001b12:	b21a      	sxth	r2, r3
 8001b14:	4b5c      	ldr	r3, [pc, #368]	; (8001c88 <BME280_Init+0x27c>)
 8001b16:	801a      	strh	r2, [r3, #0]
		p3 = BME280_Read16LE(BME280_DIG_P3);
 8001b18:	2092      	movs	r0, #146	; 0x92
 8001b1a:	f7ff feeb 	bl	80018f4 <BME280_Read16LE>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b5a      	ldr	r3, [pc, #360]	; (8001c8c <BME280_Init+0x280>)
 8001b24:	801a      	strh	r2, [r3, #0]
		p4 = BME280_Read16LE(BME280_DIG_P4);
 8001b26:	2094      	movs	r0, #148	; 0x94
 8001b28:	f7ff fee4 	bl	80018f4 <BME280_Read16LE>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	b21a      	sxth	r2, r3
 8001b30:	4b57      	ldr	r3, [pc, #348]	; (8001c90 <BME280_Init+0x284>)
 8001b32:	801a      	strh	r2, [r3, #0]
		p5 = BME280_Read16LE(BME280_DIG_P5);
 8001b34:	2096      	movs	r0, #150	; 0x96
 8001b36:	f7ff fedd 	bl	80018f4 <BME280_Read16LE>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	b21a      	sxth	r2, r3
 8001b3e:	4b55      	ldr	r3, [pc, #340]	; (8001c94 <BME280_Init+0x288>)
 8001b40:	801a      	strh	r2, [r3, #0]
		p6 = BME280_Read16LE(BME280_DIG_P6);
 8001b42:	2098      	movs	r0, #152	; 0x98
 8001b44:	f7ff fed6 	bl	80018f4 <BME280_Read16LE>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	4b52      	ldr	r3, [pc, #328]	; (8001c98 <BME280_Init+0x28c>)
 8001b4e:	801a      	strh	r2, [r3, #0]
		p7 = BME280_Read16LE(BME280_DIG_P7);
 8001b50:	209a      	movs	r0, #154	; 0x9a
 8001b52:	f7ff fecf 	bl	80018f4 <BME280_Read16LE>
 8001b56:	4603      	mov	r3, r0
 8001b58:	b21a      	sxth	r2, r3
 8001b5a:	4b50      	ldr	r3, [pc, #320]	; (8001c9c <BME280_Init+0x290>)
 8001b5c:	801a      	strh	r2, [r3, #0]
		p8 = BME280_Read16LE(BME280_DIG_P8);
 8001b5e:	209c      	movs	r0, #156	; 0x9c
 8001b60:	f7ff fec8 	bl	80018f4 <BME280_Read16LE>
 8001b64:	4603      	mov	r3, r0
 8001b66:	b21a      	sxth	r2, r3
 8001b68:	4b4d      	ldr	r3, [pc, #308]	; (8001ca0 <BME280_Init+0x294>)
 8001b6a:	801a      	strh	r2, [r3, #0]
		p9 = BME280_Read16LE(BME280_DIG_P9);
 8001b6c:	209e      	movs	r0, #158	; 0x9e
 8001b6e:	f7ff fec1 	bl	80018f4 <BME280_Read16LE>
 8001b72:	4603      	mov	r3, r0
 8001b74:	b21a      	sxth	r2, r3
 8001b76:	4b4b      	ldr	r3, [pc, #300]	; (8001ca4 <BME280_Init+0x298>)
 8001b78:	801a      	strh	r2, [r3, #0]

		h1 = BME280_Read8(BME280_DIG_H1);
 8001b7a:	20a1      	movs	r0, #161	; 0xa1
 8001b7c:	f7ff fe7a 	bl	8001874 <BME280_Read8>
 8001b80:	4603      	mov	r3, r0
 8001b82:	461a      	mov	r2, r3
 8001b84:	4b48      	ldr	r3, [pc, #288]	; (8001ca8 <BME280_Init+0x29c>)
 8001b86:	701a      	strb	r2, [r3, #0]
		h2 = BME280_Read16LE(BME280_DIG_H2);
 8001b88:	20e1      	movs	r0, #225	; 0xe1
 8001b8a:	f7ff feb3 	bl	80018f4 <BME280_Read16LE>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	b21a      	sxth	r2, r3
 8001b92:	4b46      	ldr	r3, [pc, #280]	; (8001cac <BME280_Init+0x2a0>)
 8001b94:	801a      	strh	r2, [r3, #0]
		h3 = BME280_Read8(BME280_DIG_H3);
 8001b96:	20e3      	movs	r0, #227	; 0xe3
 8001b98:	f7ff fe6c 	bl	8001874 <BME280_Read8>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4b43      	ldr	r3, [pc, #268]	; (8001cb0 <BME280_Init+0x2a4>)
 8001ba2:	701a      	strb	r2, [r3, #0]
		h4 = ((BME280_Read8(BME280_DIG_H4) << 4 ) | (BME280_Read8(BME280_DIG_H4+1) & 0xF));
 8001ba4:	20e4      	movs	r0, #228	; 0xe4
 8001ba6:	f7ff fe65 	bl	8001874 <BME280_Read8>
 8001baa:	4603      	mov	r3, r0
 8001bac:	011b      	lsls	r3, r3, #4
 8001bae:	b21c      	sxth	r4, r3
 8001bb0:	20e5      	movs	r0, #229	; 0xe5
 8001bb2:	f7ff fe5f 	bl	8001874 <BME280_Read8>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	b21b      	sxth	r3, r3
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	b21b      	sxth	r3, r3
 8001bc0:	4323      	orrs	r3, r4
 8001bc2:	b21a      	sxth	r2, r3
 8001bc4:	4b3b      	ldr	r3, [pc, #236]	; (8001cb4 <BME280_Init+0x2a8>)
 8001bc6:	801a      	strh	r2, [r3, #0]
		h5 = ((BME280_Read8(BME280_DIG_H5+1) << 4) | (BME280_Read8(BME280_DIG_H5) >> 4));
 8001bc8:	20e6      	movs	r0, #230	; 0xe6
 8001bca:	f7ff fe53 	bl	8001874 <BME280_Read8>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	011b      	lsls	r3, r3, #4
 8001bd2:	b21c      	sxth	r4, r3
 8001bd4:	20e5      	movs	r0, #229	; 0xe5
 8001bd6:	f7ff fe4d 	bl	8001874 <BME280_Read8>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	b21b      	sxth	r3, r3
 8001be2:	4323      	orrs	r3, r4
 8001be4:	b21a      	sxth	r2, r3
 8001be6:	4b34      	ldr	r3, [pc, #208]	; (8001cb8 <BME280_Init+0x2ac>)
 8001be8:	801a      	strh	r2, [r3, #0]
		h6 = (int8_t)BME280_Read8(BME280_DIG_H6);
 8001bea:	20e7      	movs	r0, #231	; 0xe7
 8001bec:	f7ff fe42 	bl	8001874 <BME280_Read8>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	b25a      	sxtb	r2, r3
 8001bf4:	4b31      	ldr	r3, [pc, #196]	; (8001cbc <BME280_Init+0x2b0>)
 8001bf6:	701a      	strb	r2, [r3, #0]

		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001bf8:	20f2      	movs	r0, #242	; 0xf2
 8001bfa:	f7ff fe3b 	bl	8001874 <BME280_Read8>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	73bb      	strb	r3, [r7, #14]
		HumReg &= 0xF8;
 8001c02:	7bbb      	ldrb	r3, [r7, #14]
 8001c04:	f023 0307 	bic.w	r3, r3, #7
 8001c08:	73bb      	strb	r3, [r7, #14]
		HumReg |= _huminidity_oversampling;
 8001c0a:	4b1a      	ldr	r3, [pc, #104]	; (8001c74 <BME280_Init+0x268>)
 8001c0c:	781a      	ldrb	r2, [r3, #0]
 8001c0e:	7bbb      	ldrb	r3, [r7, #14]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_HUM_CONTROL, HumReg);
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	4619      	mov	r1, r3
 8001c18:	20f2      	movs	r0, #242	; 0xf2
 8001c1a:	f7ff fe85 	bl	8001928 <BME280_Write8>
		HumReg = BME280_Read8(BME280_HUM_CONTROL);
 8001c1e:	20f2      	movs	r0, #242	; 0xf2
 8001c20:	f7ff fe28 	bl	8001874 <BME280_Read8>
 8001c24:	4603      	mov	r3, r0
 8001c26:	73bb      	strb	r3, [r7, #14]
		BME280_Write8(BME280_CONTROL, ((temperature_resolution<<5) | (pressure_oversampling<<2) | mode));
 8001c28:	78fb      	ldrb	r3, [r7, #3]
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	b25a      	sxtb	r2, r3
 8001c2e:	78bb      	ldrb	r3, [r7, #2]
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	b25b      	sxtb	r3, r3
 8001c34:	4313      	orrs	r3, r2
 8001c36:	b25a      	sxtb	r2, r3
 8001c38:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	b25b      	sxtb	r3, r3
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	4619      	mov	r1, r3
 8001c44:	20f4      	movs	r0, #244	; 0xf4
 8001c46:	f7ff fe6f 	bl	8001928 <BME280_Write8>

		if(mode == BME280_NORMALMODE)
 8001c4a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c4e:	2b03      	cmp	r3, #3
 8001c50:	d103      	bne.n	8001c5a <BME280_Init+0x24e>
		{
			BME280_SetConfig(BME280_STANDBY_MS_0_5, BME280_FILTER_OFF);
 8001c52:	2100      	movs	r1, #0
 8001c54:	2000      	movs	r0, #0
 8001c56:	f7ff feb9 	bl	80019cc <BME280_SetConfig>
		}
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd90      	pop	{r4, r7, pc}
 8001c62:	bf00      	nop
 8001c64:	20000608 	.word	0x20000608
 8001c68:	2000060f 	.word	0x2000060f
 8001c6c:	2000060c 	.word	0x2000060c
 8001c70:	2000060d 	.word	0x2000060d
 8001c74:	2000060e 	.word	0x2000060e
 8001c78:	2000062e 	.word	0x2000062e
 8001c7c:	20000614 	.word	0x20000614
 8001c80:	20000616 	.word	0x20000616
 8001c84:	20000630 	.word	0x20000630
 8001c88:	20000618 	.word	0x20000618
 8001c8c:	2000061a 	.word	0x2000061a
 8001c90:	2000061c 	.word	0x2000061c
 8001c94:	2000061e 	.word	0x2000061e
 8001c98:	20000620 	.word	0x20000620
 8001c9c:	20000622 	.word	0x20000622
 8001ca0:	20000624 	.word	0x20000624
 8001ca4:	20000626 	.word	0x20000626
 8001ca8:	20000610 	.word	0x20000610
 8001cac:	20000628 	.word	0x20000628
 8001cb0:	20000611 	.word	0x20000611
 8001cb4:	2000062a 	.word	0x2000062a
 8001cb8:	2000062c 	.word	0x2000062c
 8001cbc:	20000612 	.word	0x20000612

08001cc0 <BME280_ReadTemperature>:

float BME280_ReadTemperature(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b086      	sub	sp, #24
 8001cc4:	af00      	add	r7, sp, #0
  int32_t var1, var2;

  if(_mode == BME280_FORCEDMODE)
 8001cc6:	4b3f      	ldr	r3, [pc, #252]	; (8001dc4 <BME280_ReadTemperature+0x104>)
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d12b      	bne.n	8001d26 <BME280_ReadTemperature+0x66>
  {
	  uint8_t mode;
	  uint8_t ctrl = BME280_Read8(BME280_CONTROL);
 8001cce:	20f4      	movs	r0, #244	; 0xf4
 8001cd0:	f7ff fdd0 	bl	8001874 <BME280_Read8>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	75fb      	strb	r3, [r7, #23]
	  ctrl &= ~(0x03);
 8001cd8:	7dfb      	ldrb	r3, [r7, #23]
 8001cda:	f023 0303 	bic.w	r3, r3, #3
 8001cde:	75fb      	strb	r3, [r7, #23]
	  ctrl |= BME280_FORCEDMODE;
 8001ce0:	7dfb      	ldrb	r3, [r7, #23]
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	75fb      	strb	r3, [r7, #23]
	  BME280_Write8(BME280_CONTROL, ctrl);
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
 8001cea:	4619      	mov	r1, r3
 8001cec:	20f4      	movs	r0, #244	; 0xf4
 8001cee:	f7ff fe1b 	bl	8001928 <BME280_Write8>

	  mode = BME280_Read8(BME280_CONTROL); 	// Read written mode
 8001cf2:	20f4      	movs	r0, #244	; 0xf4
 8001cf4:	f7ff fdbe 	bl	8001874 <BME280_Read8>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	75bb      	strb	r3, [r7, #22]
	  mode &= 0x03;							// Do not work without it...
 8001cfc:	7dbb      	ldrb	r3, [r7, #22]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	75bb      	strb	r3, [r7, #22]

	  if(mode == BME280_FORCEDMODE)
 8001d04:	7dbb      	ldrb	r3, [r7, #22]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d10d      	bne.n	8001d26 <BME280_ReadTemperature+0x66>
	  {
		  while(1) // Wait for end of conversion
		  {
			  mode = BME280_Read8(BME280_CONTROL);
 8001d0a:	20f4      	movs	r0, #244	; 0xf4
 8001d0c:	f7ff fdb2 	bl	8001874 <BME280_Read8>
 8001d10:	4603      	mov	r3, r0
 8001d12:	75bb      	strb	r3, [r7, #22]
			  mode &= 0x03;
 8001d14:	7dbb      	ldrb	r3, [r7, #22]
 8001d16:	f003 0303 	and.w	r3, r3, #3
 8001d1a:	75bb      	strb	r3, [r7, #22]
			  if(mode == BME280_SLEEPMODE)
 8001d1c:	7dbb      	ldrb	r3, [r7, #22]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d000      	beq.n	8001d24 <BME280_ReadTemperature+0x64>
			  mode = BME280_Read8(BME280_CONTROL);
 8001d22:	e7f2      	b.n	8001d0a <BME280_ReadTemperature+0x4a>
				  break;
 8001d24:	bf00      	nop
		  }
	  }
  }

  int32_t adc_T = BME280_Read24(BME280_TEMPDATA);
 8001d26:	20fa      	movs	r0, #250	; 0xfa
 8001d28:	f7ff fe1a 	bl	8001960 <BME280_Read24>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	613b      	str	r3, [r7, #16]
  if (adc_T == 0x800000)
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001d36:	d102      	bne.n	8001d3e <BME280_ReadTemperature+0x7e>
	  return -99;
 8001d38:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001dc8 <BME280_ReadTemperature+0x108>
 8001d3c:	e03b      	b.n	8001db6 <BME280_ReadTemperature+0xf6>

  adc_T >>= 4;
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	111b      	asrs	r3, r3, #4
 8001d42:	613b      	str	r3, [r7, #16]

  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	10da      	asrs	r2, r3, #3
 8001d48:	4b20      	ldr	r3, [pc, #128]	; (8001dcc <BME280_ReadTemperature+0x10c>)
 8001d4a:	881b      	ldrh	r3, [r3, #0]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	1ad3      	subs	r3, r2, r3
		  ((int32_t)t2)) >> 11;
 8001d50:	4a1f      	ldr	r2, [pc, #124]	; (8001dd0 <BME280_ReadTemperature+0x110>)
 8001d52:	f9b2 2000 	ldrsh.w	r2, [r2]
  var1  = ((((adc_T>>3) - ((int32_t)t1 <<1))) *
 8001d56:	fb02 f303 	mul.w	r3, r2, r3
 8001d5a:	12db      	asrs	r3, r3, #11
 8001d5c:	60fb      	str	r3, [r7, #12]

  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	111b      	asrs	r3, r3, #4
 8001d62:	4a1a      	ldr	r2, [pc, #104]	; (8001dcc <BME280_ReadTemperature+0x10c>)
 8001d64:	8812      	ldrh	r2, [r2, #0]
 8001d66:	1a9b      	subs	r3, r3, r2
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d68:	693a      	ldr	r2, [r7, #16]
 8001d6a:	1112      	asrs	r2, r2, #4
 8001d6c:	4917      	ldr	r1, [pc, #92]	; (8001dcc <BME280_ReadTemperature+0x10c>)
 8001d6e:	8809      	ldrh	r1, [r1, #0]
 8001d70:	1a52      	subs	r2, r2, r1
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d76:	131b      	asrs	r3, r3, #12
		  ((int32_t)t3)) >> 14;
 8001d78:	4a16      	ldr	r2, [pc, #88]	; (8001dd4 <BME280_ReadTemperature+0x114>)
 8001d7a:	f9b2 2000 	ldrsh.w	r2, [r2]
		  ((adc_T>>4) - ((int32_t)t1))) >> 12) *
 8001d7e:	fb02 f303 	mul.w	r3, r2, r3
  var2  = (((((adc_T>>4) - ((int32_t)t1)) *
 8001d82:	139b      	asrs	r3, r3, #14
 8001d84:	60bb      	str	r3, [r7, #8]

  t_fine = var1 + var2;
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <BME280_ReadTemperature+0x118>)
 8001d8e:	6013      	str	r3, [r2, #0]

  float T  = (t_fine * 5 + 128) >> 8;
 8001d90:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <BME280_ReadTemperature+0x118>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4613      	mov	r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	3380      	adds	r3, #128	; 0x80
 8001d9c:	121b      	asrs	r3, r3, #8
 8001d9e:	ee07 3a90 	vmov	s15, r3
 8001da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001da6:	edc7 7a01 	vstr	s15, [r7, #4]
  return T/100;
 8001daa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dae:	eddf 6a0b 	vldr	s13, [pc, #44]	; 8001ddc <BME280_ReadTemperature+0x11c>
 8001db2:	ee87 7aa6 	vdiv.f32	s14, s15, s13

  return -99;
}
 8001db6:	eef0 7a47 	vmov.f32	s15, s14
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	2000060f 	.word	0x2000060f
 8001dc8:	c2c60000 	.word	0xc2c60000
 8001dcc:	2000062e 	.word	0x2000062e
 8001dd0:	20000614 	.word	0x20000614
 8001dd4:	20000616 	.word	0x20000616
 8001dd8:	20000634 	.word	0x20000634
 8001ddc:	42c80000 	.word	0x42c80000

08001de0 <BME280_ReadTemperatureAndPressureAndHuminidity>:
	  float h = (v_x1_u32r>>12);
	  return  h / 1024.0;
}

uint8_t BME280_ReadTemperatureAndPressureAndHuminidity(float *temperature, int32_t *pressure, float *huminidity)
{
 8001de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001de4:	b0d2      	sub	sp, #328	; 0x148
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8001dec:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 8001df0:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	// Must be done first to get the t_fine variable set up
	*temperature = BME280_ReadTemperature();
 8001df4:	f7ff ff64 	bl	8001cc0 <BME280_ReadTemperature>
 8001df8:	eef0 7a40 	vmov.f32	s15, s0
 8001dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e00:	edc3 7a00 	vstr	s15, [r3]

	if(*temperature == -99)
 8001e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001e08:	edd3 7a00 	vldr	s15, [r3]
 8001e0c:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 80020dc <BME280_ReadTemperatureAndPressureAndHuminidity+0x2fc>
 8001e10:	eef4 7a47 	vcmp.f32	s15, s14
 8001e14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e18:	d101      	bne.n	8001e1e <BME280_ReadTemperatureAndPressureAndHuminidity+0x3e>
	  return -1;
 8001e1a:	23ff      	movs	r3, #255	; 0xff
 8001e1c:	e33f      	b.n	800249e <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t adc_P = BME280_Read24(BME280_PRESSUREDATA);
 8001e1e:	20f7      	movs	r0, #247	; 0xf7
 8001e20:	f7ff fd9e 	bl	8001960 <BME280_Read24>
 8001e24:	4603      	mov	r3, r0
 8001e26:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	adc_P >>= 4;
 8001e2a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001e2e:	111b      	asrs	r3, r3, #4
 8001e30:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144

	var1 = ((int64_t)t_fine) - 128000;
 8001e34:	4baa      	ldr	r3, [pc, #680]	; (80020e0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x300>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	17da      	asrs	r2, r3, #31
 8001e3a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001e3e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001e42:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8001e46:	460b      	mov	r3, r1
 8001e48:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8001e4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e4e:	4613      	mov	r3, r2
 8001e50:	f143 33ff 	adc.w	r3, r3, #4294967295
 8001e54:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e5a:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = var1 * var1 * (int64_t)p6;
 8001e5e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001e62:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e66:	fb03 f102 	mul.w	r1, r3, r2
 8001e6a:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001e6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e72:	fb02 f303 	mul.w	r3, r2, r3
 8001e76:	18ca      	adds	r2, r1, r3
 8001e78:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001e7c:	fba3 4503 	umull	r4, r5, r3, r3
 8001e80:	1953      	adds	r3, r2, r5
 8001e82:	461d      	mov	r5, r3
 8001e84:	4b97      	ldr	r3, [pc, #604]	; (80020e4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x304>)
 8001e86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e8a:	b21b      	sxth	r3, r3
 8001e8c:	17da      	asrs	r2, r3, #31
 8001e8e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001e92:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001e96:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	fb03 f205 	mul.w	r2, r3, r5
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	fb04 f303 	mul.w	r3, r4, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	fba4 8902 	umull	r8, r9, r4, r2
 8001eae:	444b      	add	r3, r9
 8001eb0:	4699      	mov	r9, r3
 8001eb2:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
 8001eb6:	e9c7 894c 	strd	r8, r9, [r7, #304]	; 0x130
	var2 = var2 + ((var1*(int64_t)p5)<<17);
 8001eba:	4b8b      	ldr	r3, [pc, #556]	; (80020e8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x308>)
 8001ebc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec0:	b21b      	sxth	r3, r3
 8001ec2:	17da      	asrs	r2, r3, #31
 8001ec4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001ec8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001ecc:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001ed0:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8001ed4:	462a      	mov	r2, r5
 8001ed6:	fb02 f203 	mul.w	r2, r2, r3
 8001eda:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001ede:	4621      	mov	r1, r4
 8001ee0:	fb01 f303 	mul.w	r3, r1, r3
 8001ee4:	441a      	add	r2, r3
 8001ee6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001eea:	4621      	mov	r1, r4
 8001eec:	fba3 ab01 	umull	sl, fp, r3, r1
 8001ef0:	eb02 030b 	add.w	r3, r2, fp
 8001ef4:	469b      	mov	fp, r3
 8001ef6:	f04f 0000 	mov.w	r0, #0
 8001efa:	f04f 0100 	mov.w	r1, #0
 8001efe:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8001f02:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8001f06:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8001f0a:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f0e:	1814      	adds	r4, r2, r0
 8001f10:	643c      	str	r4, [r7, #64]	; 0x40
 8001f12:	414b      	adcs	r3, r1
 8001f14:	647b      	str	r3, [r7, #68]	; 0x44
 8001f16:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001f1a:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var2 = var2 + (((int64_t)p4)<<35);
 8001f1e:	4b73      	ldr	r3, [pc, #460]	; (80020ec <BME280_ReadTemperatureAndPressureAndHuminidity+0x30c>)
 8001f20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f24:	b21b      	sxth	r3, r3
 8001f26:	17da      	asrs	r2, r3, #31
 8001f28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001f2c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001f30:	f04f 0000 	mov.w	r0, #0
 8001f34:	f04f 0100 	mov.w	r1, #0
 8001f38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001f3c:	00d9      	lsls	r1, r3, #3
 8001f3e:	2000      	movs	r0, #0
 8001f40:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8001f44:	1814      	adds	r4, r2, r0
 8001f46:	63bc      	str	r4, [r7, #56]	; 0x38
 8001f48:	414b      	adcs	r3, r1
 8001f4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f4c:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8001f50:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8001f54:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f58:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f5c:	fb03 f102 	mul.w	r1, r3, r2
 8001f60:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001f64:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f68:	fb02 f303 	mul.w	r3, r2, r3
 8001f6c:	18ca      	adds	r2, r1, r3
 8001f6e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001f72:	fba3 1303 	umull	r1, r3, r3, r3
 8001f76:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001f84:	18d3      	adds	r3, r2, r3
 8001f86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f8a:	4b59      	ldr	r3, [pc, #356]	; (80020f0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x310>)
 8001f8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f90:	b21b      	sxth	r3, r3
 8001f92:	17da      	asrs	r2, r3, #31
 8001f94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001f98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001f9c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001fa0:	462b      	mov	r3, r5
 8001fa2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8001fa6:	4642      	mov	r2, r8
 8001fa8:	fb02 f203 	mul.w	r2, r2, r3
 8001fac:	464b      	mov	r3, r9
 8001fae:	4621      	mov	r1, r4
 8001fb0:	fb01 f303 	mul.w	r3, r1, r3
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4622      	mov	r2, r4
 8001fb8:	4641      	mov	r1, r8
 8001fba:	fba2 1201 	umull	r1, r2, r2, r1
 8001fbe:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8001fc2:	460a      	mov	r2, r1
 8001fc4:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8001fc8:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8001fcc:	4413      	add	r3, r2
 8001fce:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001fd2:	f04f 0000 	mov.w	r0, #0
 8001fd6:	f04f 0100 	mov.w	r1, #0
 8001fda:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8001fde:	4623      	mov	r3, r4
 8001fe0:	0a18      	lsrs	r0, r3, #8
 8001fe2:	462b      	mov	r3, r5
 8001fe4:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fe8:	462b      	mov	r3, r5
 8001fea:	1219      	asrs	r1, r3, #8
			((var1 * (int64_t)p2)<<12);
 8001fec:	4b41      	ldr	r3, [pc, #260]	; (80020f4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x314>)
 8001fee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ff2:	b21b      	sxth	r3, r3
 8001ff4:	17da      	asrs	r2, r3, #31
 8001ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001ffa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001ffe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002002:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002006:	464a      	mov	r2, r9
 8002008:	fb02 f203 	mul.w	r2, r2, r3
 800200c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002010:	4644      	mov	r4, r8
 8002012:	fb04 f303 	mul.w	r3, r4, r3
 8002016:	441a      	add	r2, r3
 8002018:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800201c:	4644      	mov	r4, r8
 800201e:	fba3 4304 	umull	r4, r3, r3, r4
 8002022:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002026:	4623      	mov	r3, r4
 8002028:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800202c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002030:	18d3      	adds	r3, r2, r3
 8002032:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002042:	464c      	mov	r4, r9
 8002044:	0323      	lsls	r3, r4, #12
 8002046:	4644      	mov	r4, r8
 8002048:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800204c:	4644      	mov	r4, r8
 800204e:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t)p3)>>8) +
 8002050:	1884      	adds	r4, r0, r2
 8002052:	633c      	str	r4, [r7, #48]	; 0x30
 8002054:	eb41 0303 	adc.w	r3, r1, r3
 8002058:	637b      	str	r3, [r7, #52]	; 0x34
 800205a:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800205e:	e9c7 344e 	strd	r3, r4, [r7, #312]	; 0x138
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)p1)>>33;
 8002062:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002066:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 800206a:	f8c7 109c 	str.w	r1, [r7, #156]	; 0x9c
 800206e:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
 8002072:	4b21      	ldr	r3, [pc, #132]	; (80020f8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x318>)
 8002074:	881b      	ldrh	r3, [r3, #0]
 8002076:	b29b      	uxth	r3, r3
 8002078:	2200      	movs	r2, #0
 800207a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800207e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002082:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8002086:	462b      	mov	r3, r5
 8002088:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800208c:	4642      	mov	r2, r8
 800208e:	fb02 f203 	mul.w	r2, r2, r3
 8002092:	464b      	mov	r3, r9
 8002094:	4621      	mov	r1, r4
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	4413      	add	r3, r2
 800209c:	4622      	mov	r2, r4
 800209e:	4641      	mov	r1, r8
 80020a0:	fba2 1201 	umull	r1, r2, r2, r1
 80020a4:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80020a8:	460a      	mov	r2, r1
 80020aa:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 80020ae:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 80020b2:	4413      	add	r3, r2
 80020b4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80020b8:	f04f 0200 	mov.w	r2, #0
 80020bc:	f04f 0300 	mov.w	r3, #0
 80020c0:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80020c4:	4629      	mov	r1, r5
 80020c6:	104a      	asrs	r2, r1, #1
 80020c8:	4629      	mov	r1, r5
 80020ca:	17cb      	asrs	r3, r1, #31
 80020cc:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138

	if (var1 == 0) {
 80020d0:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80020d4:	4313      	orrs	r3, r2
 80020d6:	d111      	bne.n	80020fc <BME280_ReadTemperatureAndPressureAndHuminidity+0x31c>
		return 0;  // avoid exception caused by division by zero
 80020d8:	2300      	movs	r3, #0
 80020da:	e1e0      	b.n	800249e <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>
 80020dc:	c2c60000 	.word	0xc2c60000
 80020e0:	20000634 	.word	0x20000634
 80020e4:	20000620 	.word	0x20000620
 80020e8:	2000061e 	.word	0x2000061e
 80020ec:	2000061c 	.word	0x2000061c
 80020f0:	2000061a 	.word	0x2000061a
 80020f4:	20000618 	.word	0x20000618
 80020f8:	20000630 	.word	0x20000630
	}
	p = 1048576 - adc_P;
 80020fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002100:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8002104:	17da      	asrs	r2, r3, #31
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
 8002108:	62fa      	str	r2, [r7, #44]	; 0x2c
 800210a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800210e:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	p = (((p<<31) - var2)*3125) / var1;
 8002112:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002116:	105b      	asrs	r3, r3, #1
 8002118:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800211c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002120:	07db      	lsls	r3, r3, #31
 8002122:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002126:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800212a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 800212e:	4621      	mov	r1, r4
 8002130:	1a89      	subs	r1, r1, r2
 8002132:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8002136:	4629      	mov	r1, r5
 8002138:	eb61 0303 	sbc.w	r3, r1, r3
 800213c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002140:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8002144:	4622      	mov	r2, r4
 8002146:	462b      	mov	r3, r5
 8002148:	1891      	adds	r1, r2, r2
 800214a:	6239      	str	r1, [r7, #32]
 800214c:	415b      	adcs	r3, r3
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
 8002150:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002154:	4621      	mov	r1, r4
 8002156:	1851      	adds	r1, r2, r1
 8002158:	61b9      	str	r1, [r7, #24]
 800215a:	4629      	mov	r1, r5
 800215c:	414b      	adcs	r3, r1
 800215e:	61fb      	str	r3, [r7, #28]
 8002160:	f04f 0200 	mov.w	r2, #0
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 800216c:	4649      	mov	r1, r9
 800216e:	018b      	lsls	r3, r1, #6
 8002170:	4641      	mov	r1, r8
 8002172:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002176:	4641      	mov	r1, r8
 8002178:	018a      	lsls	r2, r1, #6
 800217a:	4641      	mov	r1, r8
 800217c:	1889      	adds	r1, r1, r2
 800217e:	6139      	str	r1, [r7, #16]
 8002180:	4649      	mov	r1, r9
 8002182:	eb43 0101 	adc.w	r1, r3, r1
 8002186:	6179      	str	r1, [r7, #20]
 8002188:	f04f 0200 	mov.w	r2, #0
 800218c:	f04f 0300 	mov.w	r3, #0
 8002190:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002194:	4649      	mov	r1, r9
 8002196:	008b      	lsls	r3, r1, #2
 8002198:	4641      	mov	r1, r8
 800219a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800219e:	4641      	mov	r1, r8
 80021a0:	008a      	lsls	r2, r1, #2
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	4603      	mov	r3, r0
 80021a8:	4622      	mov	r2, r4
 80021aa:	189b      	adds	r3, r3, r2
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	460b      	mov	r3, r1
 80021b0:	462a      	mov	r2, r5
 80021b2:	eb42 0303 	adc.w	r3, r2, r3
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	f04f 0200 	mov.w	r2, #0
 80021bc:	f04f 0300 	mov.w	r3, #0
 80021c0:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80021c4:	4649      	mov	r1, r9
 80021c6:	008b      	lsls	r3, r1, #2
 80021c8:	4641      	mov	r1, r8
 80021ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80021ce:	4641      	mov	r1, r8
 80021d0:	008a      	lsls	r2, r1, #2
 80021d2:	4610      	mov	r0, r2
 80021d4:	4619      	mov	r1, r3
 80021d6:	4603      	mov	r3, r0
 80021d8:	4622      	mov	r2, r4
 80021da:	189b      	adds	r3, r3, r2
 80021dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80021de:	462b      	mov	r3, r5
 80021e0:	460a      	mov	r2, r1
 80021e2:	eb42 0303 	adc.w	r3, r2, r3
 80021e6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80021e8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 80021ec:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80021f0:	f7fe fd1a 	bl	8000c28 <__aeabi_ldivmod>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var1 = (((int64_t)p9) * (p>>13) * (p>>13)) >> 25;
 80021fc:	4bab      	ldr	r3, [pc, #684]	; (80024ac <BME280_ReadTemperatureAndPressureAndHuminidity+0x6cc>)
 80021fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002202:	b21b      	sxth	r3, r3
 8002204:	17da      	asrs	r2, r3, #31
 8002206:	673b      	str	r3, [r7, #112]	; 0x70
 8002208:	677a      	str	r2, [r7, #116]	; 0x74
 800220a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800220e:	f04f 0000 	mov.w	r0, #0
 8002212:	f04f 0100 	mov.w	r1, #0
 8002216:	0b50      	lsrs	r0, r2, #13
 8002218:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800221c:	1359      	asrs	r1, r3, #13
 800221e:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 8002222:	462b      	mov	r3, r5
 8002224:	fb00 f203 	mul.w	r2, r0, r3
 8002228:	4623      	mov	r3, r4
 800222a:	fb03 f301 	mul.w	r3, r3, r1
 800222e:	4413      	add	r3, r2
 8002230:	4622      	mov	r2, r4
 8002232:	fba2 1200 	umull	r1, r2, r2, r0
 8002236:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800223a:	460a      	mov	r2, r1
 800223c:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8002240:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002244:	4413      	add	r3, r2
 8002246:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800224a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 800224e:	f04f 0000 	mov.w	r0, #0
 8002252:	f04f 0100 	mov.w	r1, #0
 8002256:	0b50      	lsrs	r0, r2, #13
 8002258:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800225c:	1359      	asrs	r1, r3, #13
 800225e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8002262:	462b      	mov	r3, r5
 8002264:	fb00 f203 	mul.w	r2, r0, r3
 8002268:	4623      	mov	r3, r4
 800226a:	fb03 f301 	mul.w	r3, r3, r1
 800226e:	4413      	add	r3, r2
 8002270:	4622      	mov	r2, r4
 8002272:	fba2 1200 	umull	r1, r2, r2, r0
 8002276:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800227a:	460a      	mov	r2, r1
 800227c:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8002280:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8002284:	4413      	add	r3, r2
 8002286:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800228a:	f04f 0200 	mov.w	r2, #0
 800228e:	f04f 0300 	mov.w	r3, #0
 8002292:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8002296:	4621      	mov	r1, r4
 8002298:	0e4a      	lsrs	r2, r1, #25
 800229a:	4629      	mov	r1, r5
 800229c:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80022a0:	4629      	mov	r1, r5
 80022a2:	164b      	asrs	r3, r1, #25
 80022a4:	e9c7 234e 	strd	r2, r3, [r7, #312]	; 0x138
	var2 = (((int64_t)p8) * p) >> 19;
 80022a8:	4b81      	ldr	r3, [pc, #516]	; (80024b0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d0>)
 80022aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022ae:	b21b      	sxth	r3, r3
 80022b0:	17da      	asrs	r2, r3, #31
 80022b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80022b4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80022b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80022ba:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80022be:	462a      	mov	r2, r5
 80022c0:	fb02 f203 	mul.w	r2, r2, r3
 80022c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80022c8:	4621      	mov	r1, r4
 80022ca:	fb01 f303 	mul.w	r3, r1, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80022d4:	4621      	mov	r1, r4
 80022d6:	fba2 1201 	umull	r1, r2, r2, r1
 80022da:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80022de:	460a      	mov	r2, r1
 80022e0:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80022e4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80022e8:	4413      	add	r3, r2
 80022ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80022fa:	4621      	mov	r1, r4
 80022fc:	0cca      	lsrs	r2, r1, #19
 80022fe:	4629      	mov	r1, r5
 8002300:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8002304:	4629      	mov	r1, r5
 8002306:	14cb      	asrs	r3, r1, #19
 8002308:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130

	p = ((p + var1 + var2) >> 8) + (((int64_t)p7)<<4);
 800230c:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 8002310:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	; 0x138
 8002314:	1884      	adds	r4, r0, r2
 8002316:	663c      	str	r4, [r7, #96]	; 0x60
 8002318:	eb41 0303 	adc.w	r3, r1, r3
 800231c:	667b      	str	r3, [r7, #100]	; 0x64
 800231e:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8002322:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002326:	4621      	mov	r1, r4
 8002328:	1889      	adds	r1, r1, r2
 800232a:	65b9      	str	r1, [r7, #88]	; 0x58
 800232c:	4629      	mov	r1, r5
 800232e:	eb43 0101 	adc.w	r1, r3, r1
 8002332:	65f9      	str	r1, [r7, #92]	; 0x5c
 8002334:	f04f 0000 	mov.w	r0, #0
 8002338:	f04f 0100 	mov.w	r1, #0
 800233c:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8002340:	4623      	mov	r3, r4
 8002342:	0a18      	lsrs	r0, r3, #8
 8002344:	462b      	mov	r3, r5
 8002346:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800234a:	462b      	mov	r3, r5
 800234c:	1219      	asrs	r1, r3, #8
 800234e:	4b59      	ldr	r3, [pc, #356]	; (80024b4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d4>)
 8002350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002354:	b21b      	sxth	r3, r3
 8002356:	17da      	asrs	r2, r3, #31
 8002358:	653b      	str	r3, [r7, #80]	; 0x50
 800235a:	657a      	str	r2, [r7, #84]	; 0x54
 800235c:	f04f 0200 	mov.w	r2, #0
 8002360:	f04f 0300 	mov.w	r3, #0
 8002364:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002368:	464c      	mov	r4, r9
 800236a:	0123      	lsls	r3, r4, #4
 800236c:	4644      	mov	r4, r8
 800236e:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8002372:	4644      	mov	r4, r8
 8002374:	0122      	lsls	r2, r4, #4
 8002376:	1884      	adds	r4, r0, r2
 8002378:	603c      	str	r4, [r7, #0]
 800237a:	eb41 0303 	adc.w	r3, r1, r3
 800237e:	607b      	str	r3, [r7, #4]
 8002380:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002384:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	*pressure = (int32_t)p/256;
 8002388:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800238c:	2b00      	cmp	r3, #0
 800238e:	da00      	bge.n	8002392 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5b2>
 8002390:	33ff      	adds	r3, #255	; 0xff
 8002392:	121b      	asrs	r3, r3, #8
 8002394:	461a      	mov	r2, r3
 8002396:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800239a:	601a      	str	r2, [r3, #0]

	// Pressure section
	int32_t adc_H = BME280_Read16(BME280_HUMIDDATA);
 800239c:	20fd      	movs	r0, #253	; 0xfd
 800239e:	f7ff fa87 	bl	80018b0 <BME280_Read16>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	if (adc_H == 0x8000) // value in case humidity measurement was disabled
 80023a8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023b0:	d101      	bne.n	80023b6 <BME280_ReadTemperatureAndPressureAndHuminidity+0x5d6>
		return -1; //error
 80023b2:	23ff      	movs	r3, #255	; 0xff
 80023b4:	e073      	b.n	800249e <BME280_ReadTemperatureAndPressureAndHuminidity+0x6be>

	int32_t v_x1_u32r;

	v_x1_u32r = (t_fine - ((int32_t)76800));
 80023b6:	4b40      	ldr	r3, [pc, #256]	; (80024b8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6d8>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 80023be:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 80023c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80023c6:	039a      	lsls	r2, r3, #14
 80023c8:	4b3c      	ldr	r3, [pc, #240]	; (80024bc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6dc>)
 80023ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ce:	051b      	lsls	r3, r3, #20
 80023d0:	1ad2      	subs	r2, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80023d2:	4b3b      	ldr	r3, [pc, #236]	; (80024c0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e0>)
 80023d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d8:	4619      	mov	r1, r3
 80023da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80023de:	fb01 f303 	mul.w	r3, r1, r3
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 80023e2:	1ad3      	subs	r3, r2, r3
				  (((int32_t)h5) * v_x1_u32r)) + ((int32_t)16384)) >> 15) *
 80023e4:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80023e8:	13db      	asrs	r3, r3, #15
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 80023ea:	4a36      	ldr	r2, [pc, #216]	; (80024c4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e4>)
 80023ec:	f992 2000 	ldrsb.w	r2, [r2]
 80023f0:	4611      	mov	r1, r2
 80023f2:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 80023f6:	fb01 f202 	mul.w	r2, r1, r2
 80023fa:	1292      	asrs	r2, r2, #10
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 80023fc:	4932      	ldr	r1, [pc, #200]	; (80024c8 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6e8>)
 80023fe:	7809      	ldrb	r1, [r1, #0]
 8002400:	4608      	mov	r0, r1
 8002402:	f8d7 1120 	ldr.w	r1, [r7, #288]	; 0x120
 8002406:	fb00 f101 	mul.w	r1, r0, r1
 800240a:	12c9      	asrs	r1, r1, #11
 800240c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			   (((((((v_x1_u32r * ((int32_t)h6)) >> 10) *
 8002410:	fb01 f202 	mul.w	r2, r1, r2
					(((v_x1_u32r * ((int32_t)h3)) >> 11) + ((int32_t)32768))) >> 10) +
 8002414:	1292      	asrs	r2, r2, #10
 8002416:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
				  ((int32_t)2097152)) * ((int32_t)h2) + 8192) >> 14));
 800241a:	492c      	ldr	r1, [pc, #176]	; (80024cc <BME280_ReadTemperatureAndPressureAndHuminidity+0x6ec>)
 800241c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8002420:	fb01 f202 	mul.w	r2, r1, r2
 8002424:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8002428:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)h4) << 20) -
 800242a:	fb02 f303 	mul.w	r3, r2, r3
 800242e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002432:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002436:	13db      	asrs	r3, r3, #15
 8002438:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800243c:	13d2      	asrs	r2, r2, #15
 800243e:	fb02 f303 	mul.w	r3, r2, r3
 8002442:	11db      	asrs	r3, r3, #7
							 ((int32_t)h1)) >> 4));
 8002444:	4a22      	ldr	r2, [pc, #136]	; (80024d0 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f0>)
 8002446:	7812      	ldrb	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 8002448:	fb02 f303 	mul.w	r3, r2, r3
							 ((int32_t)h1)) >> 4));
 800244c:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *
 800244e:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

	v_x1_u32r = (v_x1_u32r < 0) ? 0 : v_x1_u32r;
 8002458:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800245c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002460:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	v_x1_u32r = (v_x1_u32r > 419430400) ? 419430400 : v_x1_u32r;
 8002464:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002468:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 800246c:	bfa8      	it	ge
 800246e:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8002472:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	float h = (v_x1_u32r>>12);
 8002476:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800247a:	131b      	asrs	r3, r3, #12
 800247c:	ee07 3a90 	vmov	s15, r3
 8002480:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002484:	edc7 7a47 	vstr	s15, [r7, #284]	; 0x11c
	*huminidity = h / 1024.0;
 8002488:	ed97 7a47 	vldr	s14, [r7, #284]	; 0x11c
 800248c:	eddf 6a11 	vldr	s13, [pc, #68]	; 80024d4 <BME280_ReadTemperatureAndPressureAndHuminidity+0x6f4>
 8002490:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002494:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002498:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 80024a4:	46bd      	mov	sp, r7
 80024a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024aa:	bf00      	nop
 80024ac:	20000626 	.word	0x20000626
 80024b0:	20000624 	.word	0x20000624
 80024b4:	20000622 	.word	0x20000622
 80024b8:	20000634 	.word	0x20000634
 80024bc:	2000062a 	.word	0x2000062a
 80024c0:	2000062c 	.word	0x2000062c
 80024c4:	20000612 	.word	0x20000612
 80024c8:	20000611 	.word	0x20000611
 80024cc:	20000628 	.word	0x20000628
 80024d0:	20000610 	.word	0x20000610
 80024d4:	44800000 	.word	0x44800000

080024d8 <drv8835_mode_control>:
#include "stm32f4xx_hal_tim.h"



void drv8835_mode_control(DRV8835_Mode mode)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	71fb      	strb	r3, [r7, #7]
	if(mode == Phase_Enable_Mode)
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d105      	bne.n	80024f4 <drv8835_mode_control+0x1c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, SET);
 80024e8:	2201      	movs	r2, #1
 80024ea:	2101      	movs	r1, #1
 80024ec:	4807      	ldr	r0, [pc, #28]	; (800250c <drv8835_mode_control+0x34>)
 80024ee:	f003 f957 	bl	80057a0 <HAL_GPIO_WritePin>
	else if(mode == In_In_Mode)
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
}
 80024f2:	e007      	b.n	8002504 <drv8835_mode_control+0x2c>
	else if(mode == In_In_Mode)
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d104      	bne.n	8002504 <drv8835_mode_control+0x2c>
		HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, RESET);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2101      	movs	r1, #1
 80024fe:	4803      	ldr	r0, [pc, #12]	; (800250c <drv8835_mode_control+0x34>)
 8002500:	f003 f94e 	bl	80057a0 <HAL_GPIO_WritePin>
}
 8002504:	bf00      	nop
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	40020800 	.word	0x40020800

08002510 <drv8835_set_motorA_direction>:

void drv8835_set_motorA_direction(DRV8835_Direction dir)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	71fb      	strb	r3, [r7, #7]
	if(dir == CW)
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d106      	bne.n	800252e <drv8835_set_motorA_direction+0x1e>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, SET);
 8002520:	2201      	movs	r2, #1
 8002522:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002526:	4808      	ldr	r0, [pc, #32]	; (8002548 <drv8835_set_motorA_direction+0x38>)
 8002528:	f003 f93a 	bl	80057a0 <HAL_GPIO_WritePin>
	else if(dir == CCW)
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
}
 800252c:	e008      	b.n	8002540 <drv8835_set_motorA_direction+0x30>
	else if(dir == CCW)
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d105      	bne.n	8002540 <drv8835_set_motorA_direction+0x30>
		HAL_GPIO_WritePin(APHASE_GPIO_Port, APHASE_Pin, RESET);
 8002534:	2200      	movs	r2, #0
 8002536:	f44f 7100 	mov.w	r1, #512	; 0x200
 800253a:	4803      	ldr	r0, [pc, #12]	; (8002548 <drv8835_set_motorA_direction+0x38>)
 800253c:	f003 f930 	bl	80057a0 <HAL_GPIO_WritePin>
}
 8002540:	bf00      	nop
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40020000 	.word	0x40020000

0800254c <drv8835_set_motorA_speed>:

void drv8835_set_motorA_speed(uint8_t speed)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
	if(speed >= htim8.Instance->ARR)
 8002556:	79fa      	ldrb	r2, [r7, #7]
 8002558:	4b09      	ldr	r3, [pc, #36]	; (8002580 <drv8835_set_motorA_speed+0x34>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800255e:	429a      	cmp	r2, r3
 8002560:	d303      	bcc.n	800256a <drv8835_set_motorA_speed+0x1e>
		speed = htim8.Instance->ARR;
 8002562:	4b07      	ldr	r3, [pc, #28]	; (8002580 <drv8835_set_motorA_speed+0x34>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002568:	71fb      	strb	r3, [r7, #7]

	__HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, speed);
 800256a:	4b05      	ldr	r3, [pc, #20]	; (8002580 <drv8835_set_motorA_speed+0x34>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	79fa      	ldrb	r2, [r7, #7]
 8002570:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	2000078c 	.word	0x2000078c

08002584 <drv8835_init>:

void drv8835_init()
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
	drv8835_mode_control(Phase_Enable_Mode);
 8002588:	2001      	movs	r0, #1
 800258a:	f7ff ffa5 	bl	80024d8 <drv8835_mode_control>
	drv8835_set_motorA_direction(CCW);
 800258e:	2001      	movs	r0, #1
 8002590:	f7ff ffbe 	bl	8002510 <drv8835_set_motorA_direction>
	drv8835_set_motorA_speed(0);
 8002594:	2000      	movs	r0, #0
 8002596:	f7ff ffd9 	bl	800254c <drv8835_set_motorA_speed>

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800259a:	2100      	movs	r1, #0
 800259c:	4802      	ldr	r0, [pc, #8]	; (80025a8 <drv8835_init+0x24>)
 800259e:	f006 fbe1 	bl	8008d64 <HAL_TIM_PWM_Start>
}
 80025a2:	bf00      	nop
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	2000078c 	.word	0x2000078c

080025ac <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of MutexPrintf */
  MutexPrintfHandle = osMutexNew(&MutexPrintf_attributes);
 80025b0:	484b      	ldr	r0, [pc, #300]	; (80026e0 <MX_FREERTOS_Init+0x134>)
 80025b2:	f008 f953 	bl	800a85c <osMutexNew>
 80025b6:	4603      	mov	r3, r0
 80025b8:	4a4a      	ldr	r2, [pc, #296]	; (80026e4 <MX_FREERTOS_Init+0x138>)
 80025ba:	6013      	str	r3, [r2, #0]

  /* creation of MutexI2C */
  MutexI2CHandle = osMutexNew(&MutexI2C_attributes);
 80025bc:	484a      	ldr	r0, [pc, #296]	; (80026e8 <MX_FREERTOS_Init+0x13c>)
 80025be:	f008 f94d 	bl	800a85c <osMutexNew>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4a49      	ldr	r2, [pc, #292]	; (80026ec <MX_FREERTOS_Init+0x140>)
 80025c6:	6013      	str	r3, [r2, #0]

  /* creation of MutexRTC */
  MutexRTCHandle = osMutexNew(&MutexRTC_attributes);
 80025c8:	4849      	ldr	r0, [pc, #292]	; (80026f0 <MX_FREERTOS_Init+0x144>)
 80025ca:	f008 f947 	bl	800a85c <osMutexNew>
 80025ce:	4603      	mov	r3, r0
 80025d0:	4a48      	ldr	r2, [pc, #288]	; (80026f4 <MX_FREERTOS_Init+0x148>)
 80025d2:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinarySemBme280 */
  BinarySemBme280Handle = osSemaphoreNew(1, 1, &BinarySemBme280_attributes);
 80025d4:	4a48      	ldr	r2, [pc, #288]	; (80026f8 <MX_FREERTOS_Init+0x14c>)
 80025d6:	2101      	movs	r1, #1
 80025d8:	2001      	movs	r0, #1
 80025da:	f008 fa4d 	bl	800aa78 <osSemaphoreNew>
 80025de:	4603      	mov	r3, r0
 80025e0:	4a46      	ldr	r2, [pc, #280]	; (80026fc <MX_FREERTOS_Init+0x150>)
 80025e2:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemBH1750 */
  BinarySemBH1750Handle = osSemaphoreNew(1, 1, &BinarySemBH1750_attributes);
 80025e4:	4a46      	ldr	r2, [pc, #280]	; (8002700 <MX_FREERTOS_Init+0x154>)
 80025e6:	2101      	movs	r1, #1
 80025e8:	2001      	movs	r0, #1
 80025ea:	f008 fa45 	bl	800aa78 <osSemaphoreNew>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4a44      	ldr	r2, [pc, #272]	; (8002704 <MX_FREERTOS_Init+0x158>)
 80025f2:	6013      	str	r3, [r2, #0]

  /* creation of BinarySemRTC */
  BinarySemRTCHandle = osSemaphoreNew(1, 1, &BinarySemRTC_attributes);
 80025f4:	4a44      	ldr	r2, [pc, #272]	; (8002708 <MX_FREERTOS_Init+0x15c>)
 80025f6:	2101      	movs	r1, #1
 80025f8:	2001      	movs	r0, #1
 80025fa:	f008 fa3d 	bl	800aa78 <osSemaphoreNew>
 80025fe:	4603      	mov	r3, r0
 8002600:	4a42      	ldr	r2, [pc, #264]	; (800270c <MX_FREERTOS_Init+0x160>)
 8002602:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* creation of TimerBmeData */
  TimerBmeDataHandle = osTimerNew(CallbackTimerBmeData, osTimerPeriodic, NULL, &TimerBmeData_attributes);
 8002604:	4b42      	ldr	r3, [pc, #264]	; (8002710 <MX_FREERTOS_Init+0x164>)
 8002606:	2200      	movs	r2, #0
 8002608:	2101      	movs	r1, #1
 800260a:	4842      	ldr	r0, [pc, #264]	; (8002714 <MX_FREERTOS_Init+0x168>)
 800260c:	f008 f87c 	bl	800a708 <osTimerNew>
 8002610:	4603      	mov	r3, r0
 8002612:	4a41      	ldr	r2, [pc, #260]	; (8002718 <MX_FREERTOS_Init+0x16c>)
 8002614:	6013      	str	r3, [r2, #0]

  /* creation of TimerBh1750Data */
  TimerBh1750DataHandle = osTimerNew(CallbackTimerBh1750Data, osTimerPeriodic, NULL, &TimerBh1750Data_attributes);
 8002616:	4b41      	ldr	r3, [pc, #260]	; (800271c <MX_FREERTOS_Init+0x170>)
 8002618:	2200      	movs	r2, #0
 800261a:	2101      	movs	r1, #1
 800261c:	4840      	ldr	r0, [pc, #256]	; (8002720 <MX_FREERTOS_Init+0x174>)
 800261e:	f008 f873 	bl	800a708 <osTimerNew>
 8002622:	4603      	mov	r3, r0
 8002624:	4a3f      	ldr	r2, [pc, #252]	; (8002724 <MX_FREERTOS_Init+0x178>)
 8002626:	6013      	str	r3, [r2, #0]

  /* creation of TimerRTC */
  TimerRTCHandle = osTimerNew(CallbackTimerRTC, osTimerPeriodic, NULL, &TimerRTC_attributes);
 8002628:	4b3f      	ldr	r3, [pc, #252]	; (8002728 <MX_FREERTOS_Init+0x17c>)
 800262a:	2200      	movs	r2, #0
 800262c:	2101      	movs	r1, #1
 800262e:	483f      	ldr	r0, [pc, #252]	; (800272c <MX_FREERTOS_Init+0x180>)
 8002630:	f008 f86a 	bl	800a708 <osTimerNew>
 8002634:	4603      	mov	r3, r0
 8002636:	4a3e      	ldr	r2, [pc, #248]	; (8002730 <MX_FREERTOS_Init+0x184>)
 8002638:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of QueueBme */
  QueueBmeHandle = osMessageQueueNew (16, sizeof(BmeData_t), &QueueBme_attributes);
 800263a:	4a3e      	ldr	r2, [pc, #248]	; (8002734 <MX_FREERTOS_Init+0x188>)
 800263c:	210c      	movs	r1, #12
 800263e:	2010      	movs	r0, #16
 8002640:	f008 fb3a 	bl	800acb8 <osMessageQueueNew>
 8002644:	4603      	mov	r3, r0
 8002646:	4a3c      	ldr	r2, [pc, #240]	; (8002738 <MX_FREERTOS_Init+0x18c>)
 8002648:	6013      	str	r3, [r2, #0]

  /* creation of QueueBh1750 */
  QueueBh1750Handle = osMessageQueueNew (16, sizeof(BHData_t), &QueueBh1750_attributes);
 800264a:	4a3c      	ldr	r2, [pc, #240]	; (800273c <MX_FREERTOS_Init+0x190>)
 800264c:	2104      	movs	r1, #4
 800264e:	2010      	movs	r0, #16
 8002650:	f008 fb32 	bl	800acb8 <osMessageQueueNew>
 8002654:	4603      	mov	r3, r0
 8002656:	4a3a      	ldr	r2, [pc, #232]	; (8002740 <MX_FREERTOS_Init+0x194>)
 8002658:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCData */
  QueueRTCDataHandle = osMessageQueueNew (16, sizeof(RTC_DateTypeDef), &QueueRTCData_attributes);
 800265a:	4a3a      	ldr	r2, [pc, #232]	; (8002744 <MX_FREERTOS_Init+0x198>)
 800265c:	2104      	movs	r1, #4
 800265e:	2010      	movs	r0, #16
 8002660:	f008 fb2a 	bl	800acb8 <osMessageQueueNew>
 8002664:	4603      	mov	r3, r0
 8002666:	4a38      	ldr	r2, [pc, #224]	; (8002748 <MX_FREERTOS_Init+0x19c>)
 8002668:	6013      	str	r3, [r2, #0]

  /* creation of QueueRTCTime */
  QueueRTCTimeHandle = osMessageQueueNew (16, sizeof(RTC_TimeTypeDef), &QueueRTCTime_attributes);
 800266a:	4a38      	ldr	r2, [pc, #224]	; (800274c <MX_FREERTOS_Init+0x1a0>)
 800266c:	2114      	movs	r1, #20
 800266e:	2010      	movs	r0, #16
 8002670:	f008 fb22 	bl	800acb8 <osMessageQueueNew>
 8002674:	4603      	mov	r3, r0
 8002676:	4a36      	ldr	r2, [pc, #216]	; (8002750 <MX_FREERTOS_Init+0x1a4>)
 8002678:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800267a:	4a36      	ldr	r2, [pc, #216]	; (8002754 <MX_FREERTOS_Init+0x1a8>)
 800267c:	2100      	movs	r1, #0
 800267e:	4836      	ldr	r0, [pc, #216]	; (8002758 <MX_FREERTOS_Init+0x1ac>)
 8002680:	f007 ff52 	bl	800a528 <osThreadNew>
 8002684:	4603      	mov	r3, r0
 8002686:	4a35      	ldr	r2, [pc, #212]	; (800275c <MX_FREERTOS_Init+0x1b0>)
 8002688:	6013      	str	r3, [r2, #0]

  /* creation of TaskRTC */
  TaskRTCHandle = osThreadNew(StartTaskRTC, NULL, &TaskRTC_attributes);
 800268a:	4a35      	ldr	r2, [pc, #212]	; (8002760 <MX_FREERTOS_Init+0x1b4>)
 800268c:	2100      	movs	r1, #0
 800268e:	4835      	ldr	r0, [pc, #212]	; (8002764 <MX_FREERTOS_Init+0x1b8>)
 8002690:	f007 ff4a 	bl	800a528 <osThreadNew>
 8002694:	4603      	mov	r3, r0
 8002696:	4a34      	ldr	r2, [pc, #208]	; (8002768 <MX_FREERTOS_Init+0x1bc>)
 8002698:	6013      	str	r3, [r2, #0]

  /* creation of TaskBme280 */
  TaskBme280Handle = osThreadNew(StartTaskBme280, NULL, &TaskBme280_attributes);
 800269a:	4a34      	ldr	r2, [pc, #208]	; (800276c <MX_FREERTOS_Init+0x1c0>)
 800269c:	2100      	movs	r1, #0
 800269e:	4834      	ldr	r0, [pc, #208]	; (8002770 <MX_FREERTOS_Init+0x1c4>)
 80026a0:	f007 ff42 	bl	800a528 <osThreadNew>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4a33      	ldr	r2, [pc, #204]	; (8002774 <MX_FREERTOS_Init+0x1c8>)
 80026a8:	6013      	str	r3, [r2, #0]

  /* creation of TaskBH1750 */
  TaskBH1750Handle = osThreadNew(StartTaskBH1750, NULL, &TaskBH1750_attributes);
 80026aa:	4a33      	ldr	r2, [pc, #204]	; (8002778 <MX_FREERTOS_Init+0x1cc>)
 80026ac:	2100      	movs	r1, #0
 80026ae:	4833      	ldr	r0, [pc, #204]	; (800277c <MX_FREERTOS_Init+0x1d0>)
 80026b0:	f007 ff3a 	bl	800a528 <osThreadNew>
 80026b4:	4603      	mov	r3, r0
 80026b6:	4a32      	ldr	r2, [pc, #200]	; (8002780 <MX_FREERTOS_Init+0x1d4>)
 80026b8:	6013      	str	r3, [r2, #0]

  /* creation of TaskSSD1306 */
  TaskSSD1306Handle = osThreadNew(StartTaskSSD1306, NULL, &TaskSSD1306_attributes);
 80026ba:	4a32      	ldr	r2, [pc, #200]	; (8002784 <MX_FREERTOS_Init+0x1d8>)
 80026bc:	2100      	movs	r1, #0
 80026be:	4832      	ldr	r0, [pc, #200]	; (8002788 <MX_FREERTOS_Init+0x1dc>)
 80026c0:	f007 ff32 	bl	800a528 <osThreadNew>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4a31      	ldr	r2, [pc, #196]	; (800278c <MX_FREERTOS_Init+0x1e0>)
 80026c8:	6013      	str	r3, [r2, #0]

  /* creation of TaskPump */
  TaskPumpHandle = osThreadNew(StartTaskPump, NULL, &TaskPump_attributes);
 80026ca:	4a31      	ldr	r2, [pc, #196]	; (8002790 <MX_FREERTOS_Init+0x1e4>)
 80026cc:	2100      	movs	r1, #0
 80026ce:	4831      	ldr	r0, [pc, #196]	; (8002794 <MX_FREERTOS_Init+0x1e8>)
 80026d0:	f007 ff2a 	bl	800a528 <osThreadNew>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4a30      	ldr	r2, [pc, #192]	; (8002798 <MX_FREERTOS_Init+0x1ec>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	08011394 	.word	0x08011394
 80026e4:	2000066c 	.word	0x2000066c
 80026e8:	080113a4 	.word	0x080113a4
 80026ec:	20000670 	.word	0x20000670
 80026f0:	080113b4 	.word	0x080113b4
 80026f4:	20000674 	.word	0x20000674
 80026f8:	080113c4 	.word	0x080113c4
 80026fc:	20000678 	.word	0x20000678
 8002700:	080113d4 	.word	0x080113d4
 8002704:	2000067c 	.word	0x2000067c
 8002708:	080113e4 	.word	0x080113e4
 800270c:	20000680 	.word	0x20000680
 8002710:	08011364 	.word	0x08011364
 8002714:	08002c2d 	.word	0x08002c2d
 8002718:	20000660 	.word	0x20000660
 800271c:	08011374 	.word	0x08011374
 8002720:	08002c4d 	.word	0x08002c4d
 8002724:	20000664 	.word	0x20000664
 8002728:	08011384 	.word	0x08011384
 800272c:	08002c6d 	.word	0x08002c6d
 8002730:	20000668 	.word	0x20000668
 8002734:	08011304 	.word	0x08011304
 8002738:	20000650 	.word	0x20000650
 800273c:	0801131c 	.word	0x0801131c
 8002740:	20000654 	.word	0x20000654
 8002744:	08011334 	.word	0x08011334
 8002748:	20000658 	.word	0x20000658
 800274c:	0801134c 	.word	0x0801134c
 8002750:	2000065c 	.word	0x2000065c
 8002754:	0801122c 	.word	0x0801122c
 8002758:	0800279d 	.word	0x0800279d
 800275c:	20000638 	.word	0x20000638
 8002760:	08011250 	.word	0x08011250
 8002764:	080027dd 	.word	0x080027dd
 8002768:	2000063c 	.word	0x2000063c
 800276c:	08011274 	.word	0x08011274
 8002770:	080028ed 	.word	0x080028ed
 8002774:	20000640 	.word	0x20000640
 8002778:	08011298 	.word	0x08011298
 800277c:	080029d1 	.word	0x080029d1
 8002780:	20000644 	.word	0x20000644
 8002784:	080112bc 	.word	0x080112bc
 8002788:	08002a9d 	.word	0x08002a9d
 800278c:	20000648 	.word	0x20000648
 8002790:	080112e0 	.word	0x080112e0
 8002794:	08002c19 	.word	0x08002c19
 8002798:	2000064c 	.word	0x2000064c

0800279c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	uint32_t tick;
	tick = osKernelGetTickCount();
 80027a4:	f007 fea2 	bl	800a4ec <osKernelGetTickCount>
 80027a8:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
//	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	  printf("LED2 TASK \n\r");
 80027aa:	480a      	ldr	r0, [pc, #40]	; (80027d4 <StartDefaultTask+0x38>)
 80027ac:	f002 f8d2 	bl	8004954 <printf_>
	  tick += (300 * osKernelGetTickFreq()) / 1000;
 80027b0:	f007 feb1 	bl	800a516 <osKernelGetTickFreq>
 80027b4:	4603      	mov	r3, r0
 80027b6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	4a06      	ldr	r2, [pc, #24]	; (80027d8 <StartDefaultTask+0x3c>)
 80027c0:	fba2 2303 	umull	r2, r3, r2, r3
 80027c4:	099b      	lsrs	r3, r3, #6
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4413      	add	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
	  osDelayUntil(tick);
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f007 ff58 	bl	800a682 <osDelayUntil>
	  printf("LED2 TASK \n\r");
 80027d2:	e7ea      	b.n	80027aa <StartDefaultTask+0xe>
 80027d4:	08010f94 	.word	0x08010f94
 80027d8:	10624dd3 	.word	0x10624dd3

080027dc <StartTaskRTC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskRTC */
void StartTaskRTC(void *argument)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b094      	sub	sp, #80	; 0x50
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 	 RTC_TimeTypeDef _RTCTime;
 	 RTC_DateTypeDef _RTCDate;
 	 RTC_AlarmTypeDef _Alarm1;
 	 uint8_t CompareSeconds;

 	 _Alarm1.AlarmTime.Hours = 8 ;
 80027e4:	2308      	movs	r3, #8
 80027e6:	733b      	strb	r3, [r7, #12]
 	 _Alarm1.AlarmTime.Minutes = 0 ;
 80027e8:	2300      	movs	r3, #0
 80027ea:	737b      	strb	r3, [r7, #13]
 	_Alarm1.AlarmTime.Seconds = 0 ;
 80027ec:	2300      	movs	r3, #0
 80027ee:	73bb      	strb	r3, [r7, #14]
// 	_RTCDate.Date = 0x1;
// 	_RTCDate.Month = RTC_MONTH_MARCH;
// 	_RTCDate.Year = 0x24;
 	HAL_RTC_Init(&hrtc);
 80027f0:	4838      	ldr	r0, [pc, #224]	; (80028d4 <StartTaskRTC+0xf8>)
 80027f2:	f005 fd7f 	bl	80082f4 <HAL_RTC_Init>
	HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BCD);
 80027f6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80027fa:	2201      	movs	r2, #1
 80027fc:	4619      	mov	r1, r3
 80027fe:	4835      	ldr	r0, [pc, #212]	; (80028d4 <StartTaskRTC+0xf8>)
 8002800:	f005 ff6a 	bl	80086d8 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BCD);
 8002804:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002808:	2201      	movs	r2, #1
 800280a:	4619      	mov	r1, r3
 800280c:	4831      	ldr	r0, [pc, #196]	; (80028d4 <StartTaskRTC+0xf8>)
 800280e:	f005 fe81 	bl	8008514 <HAL_RTC_GetTime>

	HAL_RTC_SetAlarm(&hrtc, &_Alarm1, RTC_FORMAT_BIN);
 8002812:	f107 030c 	add.w	r3, r7, #12
 8002816:	2200      	movs	r2, #0
 8002818:	4619      	mov	r1, r3
 800281a:	482e      	ldr	r0, [pc, #184]	; (80028d4 <StartTaskRTC+0xf8>)
 800281c:	f005 ffab 	bl	8008776 <HAL_RTC_SetAlarm>
	drv8835_init();
 8002820:	f7ff feb0 	bl	8002584 <drv8835_init>
// 	_RTCTime.Hours = 0x0;
//    _RTCTime.Minutes =0x0;
//	_RTCTime.Seconds =0x0;
// 	HAL_RTC_SetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
// 	HAL_RTC_SetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 	osTimerStart(TimerRTCHandle, 100);
 8002824:	4b2c      	ldr	r3, [pc, #176]	; (80028d8 <StartTaskRTC+0xfc>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2164      	movs	r1, #100	; 0x64
 800282a:	4618      	mov	r0, r3
 800282c:	f007 ffe8 	bl	800a800 <osTimerStart>
 	uint32_t tick4 = osKernelGetTickCount();
 8002830:	f007 fe5c 	bl	800a4ec <osKernelGetTickCount>
 8002834:	64f8      	str	r0, [r7, #76]	; 0x4c
  /* Infinite loop */
  for(;;)
  {

	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 8002836:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800283a:	2200      	movs	r2, #0
 800283c:	4619      	mov	r1, r3
 800283e:	4825      	ldr	r0, [pc, #148]	; (80028d4 <StartTaskRTC+0xf8>)
 8002840:	f005 ff4a 	bl	80086d8 <HAL_RTC_GetDate>
	  HAL_RTC_GetTime(&hrtc, &_RTCTime, RTC_FORMAT_BIN);
 8002844:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002848:	2200      	movs	r2, #0
 800284a:	4619      	mov	r1, r3
 800284c:	4821      	ldr	r0, [pc, #132]	; (80028d4 <StartTaskRTC+0xf8>)
 800284e:	f005 fe61 	bl	8008514 <HAL_RTC_GetTime>


	  if (_Alarm1.AlarmTime.Hours ==  _RTCTime.Hours && _Alarm1.AlarmTime.Minutes ==  _RTCTime.Minutes )
 8002852:	7b3a      	ldrb	r2, [r7, #12]
 8002854:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002858:	429a      	cmp	r2, r3
 800285a:	d115      	bne.n	8002888 <StartTaskRTC+0xac>
 800285c:	7b7a      	ldrb	r2, [r7, #13]
 800285e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8002862:	429a      	cmp	r2, r3
 8002864:	d110      	bne.n	8002888 <StartTaskRTC+0xac>
	  {
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin,GPIO_PIN_SET);
 8002866:	2201      	movs	r2, #1
 8002868:	2120      	movs	r1, #32
 800286a:	481c      	ldr	r0, [pc, #112]	; (80028dc <StartTaskRTC+0x100>)
 800286c:	f002 ff98 	bl	80057a0 <HAL_GPIO_WritePin>
		  drv8835_set_motorA_speed(100);
 8002870:	2064      	movs	r0, #100	; 0x64
 8002872:	f7ff fe6b 	bl	800254c <drv8835_set_motorA_speed>
		  _Alarm1.AlarmTime.Hours = _Alarm1.AlarmTime.Hours + 4;
 8002876:	7b3b      	ldrb	r3, [r7, #12]
 8002878:	3304      	adds	r3, #4
 800287a:	b2db      	uxtb	r3, r3
 800287c:	733b      	strb	r3, [r7, #12]
		  if(_Alarm1.AlarmTime.Hours == 20)
 800287e:	7b3b      	ldrb	r3, [r7, #12]
 8002880:	2b14      	cmp	r3, #20
 8002882:	d101      	bne.n	8002888 <StartTaskRTC+0xac>
		  {
			  _Alarm1.AlarmTime.Hours = 8;
 8002884:	2308      	movs	r3, #8
 8002886:	733b      	strb	r3, [r7, #12]
//	  {
//
//
//		  CompareSeconds = RTCTime.Seconds;
//	  }
	  if (osOK == osSemaphoreAcquire(BinarySemRTCHandle, 0)) {
 8002888:	4b15      	ldr	r3, [pc, #84]	; (80028e0 <StartTaskRTC+0x104>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f008 f97c 	bl	800ab8c <osSemaphoreAcquire>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d108      	bne.n	80028ac <StartTaskRTC+0xd0>
//	  	  			osMessageQueuePut(QueueRTCDataHandle, &_RTCDate, 0, osWaitForever);
	  	  			osMessageQueuePut(QueueRTCTimeHandle, &_RTCTime, 0, osWaitForever);
 800289a:	4b12      	ldr	r3, [pc, #72]	; (80028e4 <StartTaskRTC+0x108>)
 800289c:	6818      	ldr	r0, [r3, #0]
 800289e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
 80028a6:	2200      	movs	r2, #0
 80028a8:	f008 fa7a 	bl	800ada0 <osMessageQueuePut>
	  	  		}

	  tick4 += ((60 * osKernelGetTickFreq()) / 1000);
 80028ac:	f007 fe33 	bl	800a516 <osKernelGetTickFreq>
 80028b0:	4602      	mov	r2, r0
 80028b2:	4613      	mov	r3, r2
 80028b4:	011b      	lsls	r3, r3, #4
 80028b6:	1a9b      	subs	r3, r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	461a      	mov	r2, r3
 80028bc:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <StartTaskRTC+0x10c>)
 80028be:	fba3 2302 	umull	r2, r3, r3, r2
 80028c2:	099b      	lsrs	r3, r3, #6
 80028c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028c6:	4413      	add	r3, r2
 80028c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	  osDelayUntil(tick4);
 80028ca:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80028cc:	f007 fed9 	bl	800a682 <osDelayUntil>
	  HAL_RTC_GetDate(&hrtc, &_RTCDate, RTC_FORMAT_BIN);
 80028d0:	e7b1      	b.n	8002836 <StartTaskRTC+0x5a>
 80028d2:	bf00      	nop
 80028d4:	200006d8 	.word	0x200006d8
 80028d8:	20000668 	.word	0x20000668
 80028dc:	40020000 	.word	0x40020000
 80028e0:	20000680 	.word	0x20000680
 80028e4:	2000065c 	.word	0x2000065c
 80028e8:	10624dd3 	.word	0x10624dd3

080028ec <StartTaskBme280>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBme280 */
void StartTaskBme280(void *argument)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b088      	sub	sp, #32
 80028f0:	af02      	add	r7, sp, #8
 80028f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskBme280 */
	BmeData_t _BmeData;
	uint32_t tick3;
	osMutexAcquire(MutexI2CHandle, osWaitForever);
 80028f4:	4b2f      	ldr	r3, [pc, #188]	; (80029b4 <StartTaskBme280+0xc8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f04f 31ff 	mov.w	r1, #4294967295
 80028fc:	4618      	mov	r0, r3
 80028fe:	f008 f833 	bl	800a968 <osMutexAcquire>
	BME280_Init(&hi2c1, BME280_TEMPERATURE_16BIT, BME280_PRESSURE_ULTRALOWPOWER,
 8002902:	2303      	movs	r3, #3
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2303      	movs	r3, #3
 8002908:	2201      	movs	r2, #1
 800290a:	2101      	movs	r1, #1
 800290c:	482a      	ldr	r0, [pc, #168]	; (80029b8 <StartTaskBme280+0xcc>)
 800290e:	f7ff f87d 	bl	8001a0c <BME280_Init>
	BME280_HUMINIDITY_STANDARD, BME280_NORMALMODE);
	BME280_SetConfig(BME280_STANDBY_MS_10, BME280_FILTER_OFF);
 8002912:	2100      	movs	r1, #0
 8002914:	2006      	movs	r0, #6
 8002916:	f7ff f859 	bl	80019cc <BME280_SetConfig>
	osMutexRelease(MutexI2CHandle);
 800291a:	4b26      	ldr	r3, [pc, #152]	; (80029b4 <StartTaskBme280+0xc8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f008 f86d 	bl	800a9fe <osMutexRelease>
	osTimerStart(TimerBmeDataHandle, 100);
 8002924:	4b25      	ldr	r3, [pc, #148]	; (80029bc <StartTaskBme280+0xd0>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2164      	movs	r1, #100	; 0x64
 800292a:	4618      	mov	r0, r3
 800292c:	f007 ff68 	bl	800a800 <osTimerStart>

	tick3 = osKernelGetTickCount();
 8002930:	f007 fddc 	bl	800a4ec <osKernelGetTickCount>
 8002934:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002936:	4b1f      	ldr	r3, [pc, #124]	; (80029b4 <StartTaskBme280+0xc8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f04f 31ff 	mov.w	r1, #4294967295
 800293e:	4618      	mov	r0, r3
 8002940:	f008 f812 	bl	800a968 <osMutexAcquire>
	  BME280_ReadTemperatureAndPressureAndHuminidity(&_BmeData.Temperature,
 8002944:	f107 0208 	add.w	r2, r7, #8
 8002948:	f107 0308 	add.w	r3, r7, #8
 800294c:	f103 0108 	add.w	r1, r3, #8
 8002950:	f107 0308 	add.w	r3, r7, #8
 8002954:	3304      	adds	r3, #4
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fa42 	bl	8001de0 <BME280_ReadTemperatureAndPressureAndHuminidity>
	  				&_BmeData.Pressure, &_BmeData.Humidity);
	  osMutexRelease(MutexI2CHandle);
 800295c:	4b15      	ldr	r3, [pc, #84]	; (80029b4 <StartTaskBme280+0xc8>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f008 f84c 	bl	800a9fe <osMutexRelease>

	  if (osOK == osSemaphoreAcquire(BinarySemBme280Handle, 0)) {
 8002966:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <StartTaskBme280+0xd4>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	2100      	movs	r1, #0
 800296c:	4618      	mov	r0, r3
 800296e:	f008 f90d 	bl	800ab8c <osSemaphoreAcquire>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d108      	bne.n	800298a <StartTaskBme280+0x9e>
	  			osMessageQueuePut(QueueBmeHandle, &_BmeData, 0, osWaitForever);
 8002978:	4b12      	ldr	r3, [pc, #72]	; (80029c4 <StartTaskBme280+0xd8>)
 800297a:	6818      	ldr	r0, [r3, #0]
 800297c:	f107 0108 	add.w	r1, r7, #8
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	2200      	movs	r2, #0
 8002986:	f008 fa0b 	bl	800ada0 <osMessageQueuePut>
	  		}
		printf("TASK BME280 \n\r ");
 800298a:	480f      	ldr	r0, [pc, #60]	; (80029c8 <StartTaskBme280+0xdc>)
 800298c:	f001 ffe2 	bl	8004954 <printf_>
//	  printf("Temperature: %.2f, Humidity: %.2f z \n\r", _BmeData.Temperature, _BmeData.Humidity);
//////    osDelay(100);
		tick3 += (90 * osKernelGetTickFreq()) / 1000;
 8002990:	f007 fdc1 	bl	800a516 <osKernelGetTickFreq>
 8002994:	4603      	mov	r3, r0
 8002996:	225a      	movs	r2, #90	; 0x5a
 8002998:	fb02 f303 	mul.w	r3, r2, r3
 800299c:	4a0b      	ldr	r2, [pc, #44]	; (80029cc <StartTaskBme280+0xe0>)
 800299e:	fba2 2303 	umull	r2, r3, r2, r3
 80029a2:	099b      	lsrs	r3, r3, #6
 80029a4:	697a      	ldr	r2, [r7, #20]
 80029a6:	4413      	add	r3, r2
 80029a8:	617b      	str	r3, [r7, #20]
		osDelayUntil(tick3);
 80029aa:	6978      	ldr	r0, [r7, #20]
 80029ac:	f007 fe69 	bl	800a682 <osDelayUntil>
	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 80029b0:	e7c1      	b.n	8002936 <StartTaskBme280+0x4a>
 80029b2:	bf00      	nop
 80029b4:	20000670 	.word	0x20000670
 80029b8:	20000684 	.word	0x20000684
 80029bc:	20000660 	.word	0x20000660
 80029c0:	20000678 	.word	0x20000678
 80029c4:	20000650 	.word	0x20000650
 80029c8:	08010fa4 	.word	0x08010fa4
 80029cc:	10624dd3 	.word	0x10624dd3

080029d0 <StartTaskBH1750>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskBH1750 */
void StartTaskBH1750(void *argument)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b084      	sub	sp, #16
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
	uint32_t tick4;
	BHData_t _BHData;

	//	float BH1750_lux;

	osMutexAcquire(MutexI2CHandle, osWaitForever);
 80029d8:	4b29      	ldr	r3, [pc, #164]	; (8002a80 <StartTaskBH1750+0xb0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f04f 31ff 	mov.w	r1, #4294967295
 80029e0:	4618      	mov	r0, r3
 80029e2:	f007 ffc1 	bl	800a968 <osMutexAcquire>
	BH1750_Init(&hi2c1);
 80029e6:	4827      	ldr	r0, [pc, #156]	; (8002a84 <StartTaskBH1750+0xb4>)
 80029e8:	f7fe fe34 	bl	8001654 <BH1750_Init>
	BH1750_SetMode(CONTINUOUS_HIGH_RES_MODE_2);
 80029ec:	2011      	movs	r0, #17
 80029ee:	f7fe fe67 	bl	80016c0 <BH1750_SetMode>
	osMutexRelease(MutexI2CHandle);
 80029f2:	4b23      	ldr	r3, [pc, #140]	; (8002a80 <StartTaskBH1750+0xb0>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f008 f801 	bl	800a9fe <osMutexRelease>

	osTimerStart(TimerBh1750DataHandle, 100);
 80029fc:	4b22      	ldr	r3, [pc, #136]	; (8002a88 <StartTaskBH1750+0xb8>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2164      	movs	r1, #100	; 0x64
 8002a02:	4618      	mov	r0, r3
 8002a04:	f007 fefc 	bl	800a800 <osTimerStart>
	tick4 = osKernelGetTickCount();
 8002a08:	f007 fd70 	bl	800a4ec <osKernelGetTickCount>
 8002a0c:	60f8      	str	r0, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	  	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002a0e:	4b1c      	ldr	r3, [pc, #112]	; (8002a80 <StartTaskBH1750+0xb0>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f04f 31ff 	mov.w	r1, #4294967295
 8002a16:	4618      	mov	r0, r3
 8002a18:	f007 ffa6 	bl	800a968 <osMutexAcquire>

	  		BH1750_ReadLight(&_BHData.LightIntensity);
 8002a1c:	f107 0308 	add.w	r3, r7, #8
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7fe fecd 	bl	80017c0 <BH1750_ReadLight>
	  //	  	  printf("Light: %.2f \n\r", _BhData.LightIntensity);
	  		osMutexRelease(MutexI2CHandle);
 8002a26:	4b16      	ldr	r3, [pc, #88]	; (8002a80 <StartTaskBH1750+0xb0>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f007 ffe7 	bl	800a9fe <osMutexRelease>

	  		if (osOK == osSemaphoreAcquire(BinarySemBH1750Handle, 0)) {
 8002a30:	4b16      	ldr	r3, [pc, #88]	; (8002a8c <StartTaskBH1750+0xbc>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f008 f8a8 	bl	800ab8c <osSemaphoreAcquire>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d108      	bne.n	8002a54 <StartTaskBH1750+0x84>
	  			osMessageQueuePut(QueueBh1750Handle, &_BHData, 0, osWaitForever);
 8002a42:	4b13      	ldr	r3, [pc, #76]	; (8002a90 <StartTaskBH1750+0xc0>)
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	f107 0108 	add.w	r1, r7, #8
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f008 f9a6 	bl	800ada0 <osMessageQueuePut>
	  //	  	 	  if(BH1750_OK == BH1750_ReadLight(&BH1750_lux))
	  //	  	 	  	  {
	  //	  	 	  		  size = sprintf(buffer, "BH1750 Lux: %.2f\n\r", BH1750_lux);
	  //	  	 	  	  	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, size, 100);
	  //	  	 	  	  }
	  		printf("TASK BH1750 \n\r ");
 8002a54:	480f      	ldr	r0, [pc, #60]	; (8002a94 <StartTaskBH1750+0xc4>)
 8002a56:	f001 ff7d 	bl	8004954 <printf_>
	  		tick4 += ((80 * osKernelGetTickFreq()) / 1000);
 8002a5a:	f007 fd5c 	bl	800a516 <osKernelGetTickFreq>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	4613      	mov	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	4413      	add	r3, r2
 8002a66:	011b      	lsls	r3, r3, #4
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b0b      	ldr	r3, [pc, #44]	; (8002a98 <StartTaskBH1750+0xc8>)
 8002a6c:	fba3 2302 	umull	r2, r3, r3, r2
 8002a70:	099b      	lsrs	r3, r3, #6
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	4413      	add	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
	  		osDelayUntil(tick4);
 8002a78:	68f8      	ldr	r0, [r7, #12]
 8002a7a:	f007 fe02 	bl	800a682 <osDelayUntil>
	  	  osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002a7e:	e7c6      	b.n	8002a0e <StartTaskBH1750+0x3e>
 8002a80:	20000670 	.word	0x20000670
 8002a84:	20000684 	.word	0x20000684
 8002a88:	20000664 	.word	0x20000664
 8002a8c:	2000067c 	.word	0x2000067c
 8002a90:	20000654 	.word	0x20000654
 8002a94:	08010fb4 	.word	0x08010fb4
 8002a98:	10624dd3 	.word	0x10624dd3

08002a9c <StartTaskSSD1306>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskSSD1306 */
void StartTaskSSD1306(void *argument)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b0b0      	sub	sp, #192	; 0xc0
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	6078      	str	r0, [r7, #4]
	BHData_t _BHData;
	RTC_TimeTypeDef _RTCTime;
 	RTC_DateTypeDef _RTCDate;
	uint32_t tick2;

	osMutexAcquire(MutexI2CHandle, osWaitForever);
 8002aa4:	4b50      	ldr	r3, [pc, #320]	; (8002be8 <StartTaskSSD1306+0x14c>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aac:	4618      	mov	r0, r3
 8002aae:	f007 ff5b 	bl	800a968 <osMutexAcquire>
	SSD1306_Init(&hi2c1);
 8002ab2:	484e      	ldr	r0, [pc, #312]	; (8002bec <StartTaskSSD1306+0x150>)
 8002ab4:	f7fe fd76 	bl	80015a4 <SSD1306_Init>
	osMutexRelease(MutexI2CHandle);
 8002ab8:	4b4b      	ldr	r3, [pc, #300]	; (8002be8 <StartTaskSSD1306+0x14c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f007 ff9e 	bl	800a9fe <osMutexRelease>

	GFX_SetFont(font_8x5);
 8002ac2:	484b      	ldr	r0, [pc, #300]	; (8002bf0 <StartTaskSSD1306+0x154>)
 8002ac4:	f7fe fa7e 	bl	8000fc4 <GFX_SetFont>
	SSD1306_Clear(BLACK);
 8002ac8:	2000      	movs	r0, #0
 8002aca:	f7fe fd2f 	bl	800152c <SSD1306_Clear>
	SSD1306_Display();
 8002ace:	f7fe fd4b 	bl	8001568 <SSD1306_Display>

	tick2 = osKernelGetTickCount();
 8002ad2:	f007 fd0b 	bl	800a4ec <osKernelGetTickCount>
 8002ad6:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4

  /* Infinite loop */
  for(;;)
  {
	  SSD1306_Clear(BLACK);
 8002ada:	2000      	movs	r0, #0
 8002adc:	f7fe fd26 	bl	800152c <SSD1306_Clear>
	  osMessageQueueGet(QueueBmeHandle, &_BmeData, 0, osWaitForever);
 8002ae0:	4b44      	ldr	r3, [pc, #272]	; (8002bf4 <StartTaskSSD1306+0x158>)
 8002ae2:	6818      	ldr	r0, [r3, #0]
 8002ae4:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8002aec:	2200      	movs	r2, #0
 8002aee:	f008 f9b7 	bl	800ae60 <osMessageQueueGet>
	  osMessageQueueGet(QueueBh1750Handle, &_BHData, 0, osWaitForever);
 8002af2:	4b41      	ldr	r3, [pc, #260]	; (8002bf8 <StartTaskSSD1306+0x15c>)
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8002afa:	f04f 33ff 	mov.w	r3, #4294967295
 8002afe:	2200      	movs	r2, #0
 8002b00:	f008 f9ae 	bl	800ae60 <osMessageQueueGet>
//	  osMessageQueueGet(QueueRTCDataHandle, &_RTCDate, 0,osWaitForever);
	  osMessageQueueGet(QueueRTCTimeHandle, &_RTCTime, 0,100);
 8002b04:	4b3d      	ldr	r3, [pc, #244]	; (8002bfc <StartTaskSSD1306+0x160>)
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	f107 0110 	add.w	r1, r7, #16
 8002b0c:	2364      	movs	r3, #100	; 0x64
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f008 f9a6 	bl	800ae60 <osMessageQueueGet>


	  sprintf(MessageTemp, "Temperature: %.2f ", _BmeData.Temperature);
 8002b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7fd fd36 	bl	8000588 <__aeabi_f2d>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	460b      	mov	r3, r1
 8002b20:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8002b24:	4936      	ldr	r1, [pc, #216]	; (8002c00 <StartTaskSSD1306+0x164>)
 8002b26:	f001 ff31 	bl	800498c <sprintf_>
	  sprintf(MessageHum, "Humidity: %.2f", _BmeData.Humidity);
 8002b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fd2b 	bl	8000588 <__aeabi_f2d>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	f107 0074 	add.w	r0, r7, #116	; 0x74
 8002b3a:	4932      	ldr	r1, [pc, #200]	; (8002c04 <StartTaskSSD1306+0x168>)
 8002b3c:	f001 ff26 	bl	800498c <sprintf_>
	  sprintf(MessageInten, "Lx: %.2f,", _BHData.LightIntensity);
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7fd fd20 	bl	8000588 <__aeabi_f2d>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002b50:	492d      	ldr	r1, [pc, #180]	; (8002c08 <StartTaskSSD1306+0x16c>)
 8002b52:	f001 ff1b 	bl	800498c <sprintf_>
//	  sprintf(MessageData, "Data: %02d.%02d.20%02d  Time: %02d:%02d:%02d:%02d",_RTCDate.Date,_RTCDate.Month,_RTCDate.Year,_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
	  sprintf(MessageData, " Time: %02d:%02d:%02d",_RTCTime.Hours,_RTCTime.Minutes,_RTCTime.Seconds);
 8002b56:	7c3b      	ldrb	r3, [r7, #16]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	7c7b      	ldrb	r3, [r7, #17]
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	7cbb      	ldrb	r3, [r7, #18]
 8002b60:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	460b      	mov	r3, r1
 8002b68:	4928      	ldr	r1, [pc, #160]	; (8002c0c <StartTaskSSD1306+0x170>)
 8002b6a:	f001 ff0f 	bl	800498c <sprintf_>
	  GFX_DrawString(0, 0, MessageData, WHITE, 0);
 8002b6e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8002b72:	2300      	movs	r3, #0
 8002b74:	9300      	str	r3, [sp, #0]
 8002b76:	2301      	movs	r3, #1
 8002b78:	2100      	movs	r1, #0
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	f7fe faec 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 10, MessageTemp, WHITE, 0);
 8002b80:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002b84:	2300      	movs	r3, #0
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	2301      	movs	r3, #1
 8002b8a:	210a      	movs	r1, #10
 8002b8c:	2000      	movs	r0, #0
 8002b8e:	f7fe fae3 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 20, MessageHum, WHITE, 0);
 8002b92:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8002b96:	2300      	movs	r3, #0
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	2114      	movs	r1, #20
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	f7fe fada 	bl	8001158 <GFX_DrawString>
	  GFX_DrawString(0, 30, MessageInten, WHITE, 0);
 8002ba4:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002ba8:	2300      	movs	r3, #0
 8002baa:	9300      	str	r3, [sp, #0]
 8002bac:	2301      	movs	r3, #1
 8002bae:	211e      	movs	r1, #30
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f7fe fad1 	bl	8001158 <GFX_DrawString>

	  SSD1306_Display();
 8002bb6:	f7fe fcd7 	bl	8001568 <SSD1306_Display>
	  printf("TASK OLED \n\r");
 8002bba:	4815      	ldr	r0, [pc, #84]	; (8002c10 <StartTaskSSD1306+0x174>)
 8002bbc:	f001 feca 	bl	8004954 <printf_>

//		printf("TASK OLED I2C MUTEX is released \n\r");
      tick2 += (100 * osKernelGetTickFreq()) / 1000;
 8002bc0:	f007 fca9 	bl	800a516 <osKernelGetTickFreq>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2264      	movs	r2, #100	; 0x64
 8002bc8:	fb02 f303 	mul.w	r3, r2, r3
 8002bcc:	4a11      	ldr	r2, [pc, #68]	; (8002c14 <StartTaskSSD1306+0x178>)
 8002bce:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd2:	099b      	lsrs	r3, r3, #6
 8002bd4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002bd8:	4413      	add	r3, r2
 8002bda:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	  osDelayUntil(tick2);
 8002bde:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8002be2:	f007 fd4e 	bl	800a682 <osDelayUntil>
	  SSD1306_Clear(BLACK);
 8002be6:	e778      	b.n	8002ada <StartTaskSSD1306+0x3e>
 8002be8:	20000670 	.word	0x20000670
 8002bec:	20000684 	.word	0x20000684
 8002bf0:	0801104c 	.word	0x0801104c
 8002bf4:	20000650 	.word	0x20000650
 8002bf8:	20000654 	.word	0x20000654
 8002bfc:	2000065c 	.word	0x2000065c
 8002c00:	08010fc4 	.word	0x08010fc4
 8002c04:	08010fd8 	.word	0x08010fd8
 8002c08:	08010fe8 	.word	0x08010fe8
 8002c0c:	08010ff4 	.word	0x08010ff4
 8002c10:	0801100c 	.word	0x0801100c
 8002c14:	10624dd3 	.word	0x10624dd3

08002c18 <StartTaskPump>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskPump */
void StartTaskPump(void *argument)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskPump */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1000);
 8002c20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002c24:	f007 fd12 	bl	800a64c <osDelay>
 8002c28:	e7fa      	b.n	8002c20 <StartTaskPump+0x8>
	...

08002c2c <CallbackTimerBmeData>:
  /* USER CODE END StartTaskPump */
}

/* CallbackTimerBmeData function */
void CallbackTimerBmeData(void *argument)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBmeData */
	osSemaphoreRelease(BinarySemBme280Handle);
 8002c34:	4b04      	ldr	r3, [pc, #16]	; (8002c48 <CallbackTimerBmeData+0x1c>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f007 fff9 	bl	800ac30 <osSemaphoreRelease>

  /* USER CODE END CallbackTimerBmeData */
}
 8002c3e:	bf00      	nop
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20000678 	.word	0x20000678

08002c4c <CallbackTimerBh1750Data>:

/* CallbackTimerBh1750Data function */
void CallbackTimerBh1750Data(void *argument)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerBh1750Data */
	osSemaphoreRelease(BinarySemBH1750Handle);
 8002c54:	4b04      	ldr	r3, [pc, #16]	; (8002c68 <CallbackTimerBh1750Data+0x1c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f007 ffe9 	bl	800ac30 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerBh1750Data */
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	2000067c 	.word	0x2000067c

08002c6c <CallbackTimerRTC>:

/* CallbackTimerRTC function */
void CallbackTimerRTC(void *argument)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackTimerRTC */
	osSemaphoreRelease(BinarySemRTCHandle);
 8002c74:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <CallbackTimerRTC+0x1c>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f007 ffd9 	bl	800ac30 <osSemaphoreRelease>
  /* USER CODE END CallbackTimerRTC */
}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	20000680 	.word	0x20000680

08002c8c <HAL_GPIO_EXTI_Callback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
//
}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == B1_Pin)
 8002c96:	88fb      	ldrh	r3, [r7, #6]
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d108      	bne.n	8002cae <HAL_GPIO_EXTI_Callback+0x22>
	{
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	2120      	movs	r1, #32
 8002ca0:	480a      	ldr	r0, [pc, #40]	; (8002ccc <HAL_GPIO_EXTI_Callback+0x40>)
 8002ca2:	f002 fd7d 	bl	80057a0 <HAL_GPIO_WritePin>
		drv8835_set_motorA_speed(100);
 8002ca6:	2064      	movs	r0, #100	; 0x64
 8002ca8:	f7ff fc50 	bl	800254c <drv8835_set_motorA_speed>
	else if(GPIO_Pin == B2_Pin)
	{
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
		drv8835_set_motorA_speed(0);
	}
}
 8002cac:	e00a      	b.n	8002cc4 <HAL_GPIO_EXTI_Callback+0x38>
	else if(GPIO_Pin == B2_Pin)
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	2b10      	cmp	r3, #16
 8002cb2:	d107      	bne.n	8002cc4 <HAL_GPIO_EXTI_Callback+0x38>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	2120      	movs	r1, #32
 8002cb8:	4804      	ldr	r0, [pc, #16]	; (8002ccc <HAL_GPIO_EXTI_Callback+0x40>)
 8002cba:	f002 fd71 	bl	80057a0 <HAL_GPIO_WritePin>
		drv8835_set_motorA_speed(0);
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	f7ff fc44 	bl	800254c <drv8835_set_motorA_speed>
}
 8002cc4:	bf00      	nop
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40020000 	.word	0x40020000

08002cd0 <_putchar>:
void _putchar(char character) {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	71fb      	strb	r3, [r7, #7]
	// send char to console etc.
	osMutexAcquire(MutexPrintfHandle, osWaitForever);
 8002cda:	4b0b      	ldr	r3, [pc, #44]	; (8002d08 <_putchar+0x38>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f007 fe40 	bl	800a968 <osMutexAcquire>
	HAL_UART_Transmit(&huart2, (uint8_t*)&character, 1, 1000);
 8002ce8:	1df9      	adds	r1, r7, #7
 8002cea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cee:	2201      	movs	r2, #1
 8002cf0:	4806      	ldr	r0, [pc, #24]	; (8002d0c <_putchar+0x3c>)
 8002cf2:	f006 fff8 	bl	8009ce6 <HAL_UART_Transmit>

	osMutexRelease(MutexPrintfHandle);
 8002cf6:	4b04      	ldr	r3, [pc, #16]	; (8002d08 <_putchar+0x38>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f007 fe7f 	bl	800a9fe <osMutexRelease>
}
 8002d00:	bf00      	nop
 8002d02:	3708      	adds	r7, #8
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	2000066c 	.word	0x2000066c
 8002d0c:	200007d4 	.word	0x200007d4

08002d10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b08a      	sub	sp, #40	; 0x28
 8002d14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d16:	f107 0314 	add.w	r3, r7, #20
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	60da      	str	r2, [r3, #12]
 8002d24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	4b3e      	ldr	r3, [pc, #248]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	4a3d      	ldr	r2, [pc, #244]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d30:	f043 0304 	orr.w	r3, r3, #4
 8002d34:	6313      	str	r3, [r2, #48]	; 0x30
 8002d36:	4b3b      	ldr	r3, [pc, #236]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	4b37      	ldr	r3, [pc, #220]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	4a36      	ldr	r2, [pc, #216]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d50:	6313      	str	r3, [r2, #48]	; 0x30
 8002d52:	4b34      	ldr	r3, [pc, #208]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60bb      	str	r3, [r7, #8]
 8002d62:	4b30      	ldr	r3, [pc, #192]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d66:	4a2f      	ldr	r2, [pc, #188]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d6e:	4b2d      	ldr	r3, [pc, #180]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d72:	f003 0301 	and.w	r3, r3, #1
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	4b29      	ldr	r3, [pc, #164]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	4a28      	ldr	r2, [pc, #160]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d84:	f043 0302 	orr.w	r3, r3, #2
 8002d88:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8a:	4b26      	ldr	r3, [pc, #152]	; (8002e24 <MX_GPIO_Init+0x114>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8002d96:	2200      	movs	r2, #0
 8002d98:	2101      	movs	r1, #1
 8002d9a:	4823      	ldr	r0, [pc, #140]	; (8002e28 <MX_GPIO_Init+0x118>)
 8002d9c:	f002 fd00 	bl	80057a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|APHASE_Pin, GPIO_PIN_RESET);
 8002da0:	2200      	movs	r2, #0
 8002da2:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002da6:	4821      	ldr	r0, [pc, #132]	; (8002e2c <MX_GPIO_Init+0x11c>)
 8002da8:	f002 fcfa 	bl	80057a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8002dac:	2301      	movs	r3, #1
 8002dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db0:	2301      	movs	r3, #1
 8002db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db8:	2300      	movs	r3, #0
 8002dba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8002dbc:	f107 0314 	add.w	r3, r7, #20
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4819      	ldr	r0, [pc, #100]	; (8002e28 <MX_GPIO_Init+0x118>)
 8002dc4:	f002 fb58 	bl	8005478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002dc8:	2302      	movs	r3, #2
 8002dca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dcc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002dd6:	f107 0314 	add.w	r3, r7, #20
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4812      	ldr	r0, [pc, #72]	; (8002e28 <MX_GPIO_Init+0x118>)
 8002dde:	f002 fb4b 	bl	8005478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|APHASE_Pin;
 8002de2:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002de6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de8:	2301      	movs	r3, #1
 8002dea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df0:	2300      	movs	r3, #0
 8002df2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df4:	f107 0314 	add.w	r3, r7, #20
 8002df8:	4619      	mov	r1, r3
 8002dfa:	480c      	ldr	r0, [pc, #48]	; (8002e2c <MX_GPIO_Init+0x11c>)
 8002dfc:	f002 fb3c 	bl	8005478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B2_Pin;
 8002e00:	2310      	movs	r3, #16
 8002e02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002e04:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002e08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8002e0e:	f107 0314 	add.w	r3, r7, #20
 8002e12:	4619      	mov	r1, r3
 8002e14:	4806      	ldr	r0, [pc, #24]	; (8002e30 <MX_GPIO_Init+0x120>)
 8002e16:	f002 fb2f 	bl	8005478 <HAL_GPIO_Init>

}
 8002e1a:	bf00      	nop
 8002e1c:	3728      	adds	r7, #40	; 0x28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	40023800 	.word	0x40023800
 8002e28:	40020800 	.word	0x40020800
 8002e2c:	40020000 	.word	0x40020000
 8002e30:	40020400 	.word	0x40020400

08002e34 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e38:	4b12      	ldr	r3, [pc, #72]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e3a:	4a13      	ldr	r2, [pc, #76]	; (8002e88 <MX_I2C1_Init+0x54>)
 8002e3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002e3e:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e40:	4a12      	ldr	r2, [pc, #72]	; (8002e8c <MX_I2C1_Init+0x58>)
 8002e42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002e44:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002e4a:	4b0e      	ldr	r3, [pc, #56]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e50:	4b0c      	ldr	r3, [pc, #48]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002e56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002e58:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002e5e:	4b09      	ldr	r3, [pc, #36]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002e64:	4b07      	ldr	r3, [pc, #28]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002e6a:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002e70:	4804      	ldr	r0, [pc, #16]	; (8002e84 <MX_I2C1_Init+0x50>)
 8002e72:	f002 fcc7 	bl	8005804 <HAL_I2C_Init>
 8002e76:	4603      	mov	r3, r0
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002e7c:	f000 f900 	bl	8003080 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000684 	.word	0x20000684
 8002e88:	40005400 	.word	0x40005400
 8002e8c:	000186a0 	.word	0x000186a0

08002e90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	; 0x28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e98:	f107 0314 	add.w	r3, r7, #20
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	601a      	str	r2, [r3, #0]
 8002ea0:	605a      	str	r2, [r3, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
 8002ea4:	60da      	str	r2, [r3, #12]
 8002ea6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a19      	ldr	r2, [pc, #100]	; (8002f14 <HAL_I2C_MspInit+0x84>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d12c      	bne.n	8002f0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	4b18      	ldr	r3, [pc, #96]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	4a17      	ldr	r2, [pc, #92]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002ebc:	f043 0302 	orr.w	r3, r3, #2
 8002ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec2:	4b15      	ldr	r3, [pc, #84]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002ece:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002ed4:	2312      	movs	r3, #18
 8002ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002edc:	2303      	movs	r3, #3
 8002ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002ee0:	2304      	movs	r3, #4
 8002ee2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee4:	f107 0314 	add.w	r3, r7, #20
 8002ee8:	4619      	mov	r1, r3
 8002eea:	480c      	ldr	r0, [pc, #48]	; (8002f1c <HAL_I2C_MspInit+0x8c>)
 8002eec:	f002 fac4 	bl	8005478 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	60fb      	str	r3, [r7, #12]
 8002ef4:	4b08      	ldr	r3, [pc, #32]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef8:	4a07      	ldr	r2, [pc, #28]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002efa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002efe:	6413      	str	r3, [r2, #64]	; 0x40
 8002f00:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <HAL_I2C_MspInit+0x88>)
 8002f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f08:	60fb      	str	r3, [r7, #12]
 8002f0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002f0c:	bf00      	nop
 8002f0e:	3728      	adds	r7, #40	; 0x28
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40005400 	.word	0x40005400
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	40020400 	.word	0x40020400

08002f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f24:	f002 f960 	bl	80051e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f28:	f000 f816 	bl	8002f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f2c:	f7ff fef0 	bl	8002d10 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002f30:	f7ff ff80 	bl	8002e34 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002f34:	f002 f8bc 	bl	80050b0 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002f38:	f001 fd44 	bl	80049c4 <MX_RTC_Init>
  MX_TIM3_Init();
 8002f3c:	f001 ff6a 	bl	8004e14 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002f40:	f001 ffb6 	bl	8004eb0 <MX_TIM8_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002f44:	f000 f876 	bl	8003034 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002f48:	f007 fa86 	bl	800a458 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002f4c:	f7ff fb2e 	bl	80025ac <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002f50:	f007 faa6 	bl	800a4a0 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002f54:	e7fe      	b.n	8002f54 <main+0x34>
	...

08002f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b094      	sub	sp, #80	; 0x50
 8002f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f5e:	f107 031c 	add.w	r3, r7, #28
 8002f62:	2234      	movs	r2, #52	; 0x34
 8002f64:	2100      	movs	r1, #0
 8002f66:	4618      	mov	r0, r3
 8002f68:	f00b ffe1 	bl	800ef2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f6c:	f107 0308 	add.w	r3, r7, #8
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	607b      	str	r3, [r7, #4]
 8002f80:	4b2a      	ldr	r3, [pc, #168]	; (800302c <SystemClock_Config+0xd4>)
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	4a29      	ldr	r2, [pc, #164]	; (800302c <SystemClock_Config+0xd4>)
 8002f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	6413      	str	r3, [r2, #64]	; 0x40
 8002f8c:	4b27      	ldr	r3, [pc, #156]	; (800302c <SystemClock_Config+0xd4>)
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f94:	607b      	str	r3, [r7, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002f98:	2300      	movs	r3, #0
 8002f9a:	603b      	str	r3, [r7, #0]
 8002f9c:	4b24      	ldr	r3, [pc, #144]	; (8003030 <SystemClock_Config+0xd8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002fa4:	4a22      	ldr	r2, [pc, #136]	; (8003030 <SystemClock_Config+0xd8>)
 8002fa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b20      	ldr	r3, [pc, #128]	; (8003030 <SystemClock_Config+0xd8>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002fb4:	603b      	str	r3, [r7, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002fb8:	2306      	movs	r3, #6
 8002fba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002fc4:	2310      	movs	r3, #16
 8002fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002fc8:	2302      	movs	r3, #2
 8002fca:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8002fd4:	2350      	movs	r3, #80	; 0x50
 8002fd6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002fd8:	2302      	movs	r3, #2
 8002fda:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002fdc:	2302      	movs	r3, #2
 8002fde:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002fe4:	f107 031c 	add.w	r3, r7, #28
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f004 fee5 	bl	8007db8 <HAL_RCC_OscConfig>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002ff4:	f000 f844 	bl	8003080 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ff8:	230f      	movs	r3, #15
 8002ffa:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ffc:	2302      	movs	r3, #2
 8002ffe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003008:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800300a:	2300      	movs	r3, #0
 800300c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800300e:	f107 0308 	add.w	r3, r7, #8
 8003012:	2102      	movs	r1, #2
 8003014:	4618      	mov	r0, r3
 8003016:	f004 f829 	bl	800706c <HAL_RCC_ClockConfig>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8003020:	f000 f82e 	bl	8003080 <Error_Handler>
  }
}
 8003024:	bf00      	nop
 8003026:	3750      	adds	r7, #80	; 0x50
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	40023800 	.word	0x40023800
 8003030:	40007000 	.word	0x40007000

08003034 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8003038:	2200      	movs	r2, #0
 800303a:	2105      	movs	r1, #5
 800303c:	2005      	movs	r0, #5
 800303e:	f002 f9f1 	bl	8005424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003042:	2005      	movs	r0, #5
 8003044:	f002 fa0a 	bl	800545c <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8003048:	2200      	movs	r2, #0
 800304a:	2105      	movs	r1, #5
 800304c:	200a      	movs	r0, #10
 800304e:	f002 f9e9 	bl	8005424 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003052:	200a      	movs	r0, #10
 8003054:	f002 fa02 	bl	800545c <HAL_NVIC_EnableIRQ>
}
 8003058:	bf00      	nop
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a04      	ldr	r2, [pc, #16]	; (800307c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d101      	bne.n	8003072 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800306e:	f002 f8dd 	bl	800522c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003072:	bf00      	nop
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40014400 	.word	0x40014400

08003080 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003084:	b672      	cpsid	i
}
 8003086:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003088:	e7fe      	b.n	8003088 <Error_Handler+0x8>

0800308a <_out_buffer>:
} out_fct_wrap_type;


// internal buffer output
static inline void _out_buffer(char character, void* buffer, size_t idx, size_t maxlen)
{
 800308a:	b480      	push	{r7}
 800308c:	b085      	sub	sp, #20
 800308e:	af00      	add	r7, sp, #0
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
 8003094:	603b      	str	r3, [r7, #0]
 8003096:	4603      	mov	r3, r0
 8003098:	73fb      	strb	r3, [r7, #15]
  if (idx < maxlen) {
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d204      	bcs.n	80030ac <_out_buffer+0x22>
    ((char*)buffer)[idx] = character;
 80030a2:	68ba      	ldr	r2, [r7, #8]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4413      	add	r3, r2
 80030a8:	7bfa      	ldrb	r2, [r7, #15]
 80030aa:	701a      	strb	r2, [r3, #0]
  }
}
 80030ac:	bf00      	nop
 80030ae:	3714      	adds	r7, #20
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <_out_null>:


// internal null output
static inline void _out_null(char character, void* buffer, size_t idx, size_t maxlen)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60b9      	str	r1, [r7, #8]
 80030c0:	607a      	str	r2, [r7, #4]
 80030c2:	603b      	str	r3, [r7, #0]
 80030c4:	4603      	mov	r3, r0
 80030c6:	73fb      	strb	r3, [r7, #15]
  (void)character; (void)buffer; (void)idx; (void)maxlen;
}
 80030c8:	bf00      	nop
 80030ca:	3714      	adds	r7, #20
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <_out_char>:


// internal _putchar wrapper
static inline void _out_char(char character, void* buffer, size_t idx, size_t maxlen)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60b9      	str	r1, [r7, #8]
 80030dc:	607a      	str	r2, [r7, #4]
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	4603      	mov	r3, r0
 80030e2:	73fb      	strb	r3, [r7, #15]
  (void)buffer; (void)idx; (void)maxlen;
  if (character) {
 80030e4:	7bfb      	ldrb	r3, [r7, #15]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d003      	beq.n	80030f2 <_out_char+0x1e>
    _putchar(character);
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fdef 	bl	8002cd0 <_putchar>
  }
}
 80030f2:	bf00      	nop
 80030f4:	3710      	adds	r7, #16
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <_strnlen_s>:


// internal secure strlen
// \return The length of the string (excluding the terminating 0) limited by 'maxsize'
static inline unsigned int _strnlen_s(const char* str, size_t maxsize)
{
 80030fa:	b480      	push	{r7}
 80030fc:	b085      	sub	sp, #20
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	6039      	str	r1, [r7, #0]
  const char* s;
  for (s = str; *s && maxsize--; ++s);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	60fb      	str	r3, [r7, #12]
 8003108:	e002      	b.n	8003110 <_strnlen_s+0x16>
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	3301      	adds	r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d004      	beq.n	8003122 <_strnlen_s+0x28>
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	1e5a      	subs	r2, r3, #1
 800311c:	603a      	str	r2, [r7, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f3      	bne.n	800310a <_strnlen_s+0x10>
  return (unsigned int)(s - str);
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	1ad3      	subs	r3, r2, r3
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr

08003134 <_is_digit>:


// internal test if char is a digit (0-9)
// \return true if char is a digit
static inline bool _is_digit(char ch)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	71fb      	strb	r3, [r7, #7]
  return (ch >= '0') && (ch <= '9');
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	2b2f      	cmp	r3, #47	; 0x2f
 8003142:	d904      	bls.n	800314e <_is_digit+0x1a>
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	2b39      	cmp	r3, #57	; 0x39
 8003148:	d801      	bhi.n	800314e <_is_digit+0x1a>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <_is_digit+0x1c>
 800314e:	2300      	movs	r3, #0
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	b2db      	uxtb	r3, r3
}
 8003156:	4618      	mov	r0, r3
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr

08003162 <_atoi>:


// internal ASCII string to unsigned int conversion
static unsigned int _atoi(const char** str)
{
 8003162:	b580      	push	{r7, lr}
 8003164:	b084      	sub	sp, #16
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]
  unsigned int i = 0U;
 800316a:	2300      	movs	r3, #0
 800316c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800316e:	e00e      	b.n	800318e <_atoi+0x2c>
    i = i * 10U + (unsigned int)(*((*str)++) - '0');
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	4413      	add	r3, r2
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	4618      	mov	r0, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	1c59      	adds	r1, r3, #1
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6011      	str	r1, [r2, #0]
 8003186:	781b      	ldrb	r3, [r3, #0]
 8003188:	4403      	add	r3, r0
 800318a:	3b30      	subs	r3, #48	; 0x30
 800318c:	60fb      	str	r3, [r7, #12]
  while (_is_digit(**str)) {
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ffcd 	bl	8003134 <_is_digit>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1e7      	bne.n	8003170 <_atoi+0xe>
  }
  return i;
 80031a0:	68fb      	ldr	r3, [r7, #12]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <_out_rev>:


// output the specified string in reverse, taking care of any zero-padding
static size_t _out_rev(out_fct_type out, char* buffer, size_t idx, size_t maxlen, const char* buf, size_t len, unsigned int width, unsigned int flags)
{
 80031aa:	b590      	push	{r4, r7, lr}
 80031ac:	b087      	sub	sp, #28
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	60f8      	str	r0, [r7, #12]
 80031b2:	60b9      	str	r1, [r7, #8]
 80031b4:	607a      	str	r2, [r7, #4]
 80031b6:	603b      	str	r3, [r7, #0]
  const size_t start_idx = idx;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	613b      	str	r3, [r7, #16]

  // pad spaces up to given width
  if (!(flags & FLAGS_LEFT) && !(flags & FLAGS_ZEROPAD)) {
 80031bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d125      	bne.n	8003212 <_out_rev+0x68>
 80031c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d120      	bne.n	8003212 <_out_rev+0x68>
    for (size_t i = len; i < width; i++) {
 80031d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	e00a      	b.n	80031ec <_out_rev+0x42>
      out(' ', buffer, idx++, maxlen);
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	1c53      	adds	r3, r2, #1
 80031da:	607b      	str	r3, [r7, #4]
 80031dc:	68fc      	ldr	r4, [r7, #12]
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	2020      	movs	r0, #32
 80031e4:	47a0      	blx	r4
    for (size_t i = len; i < width; i++) {
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	3301      	adds	r3, #1
 80031ea:	617b      	str	r3, [r7, #20]
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d3f0      	bcc.n	80031d6 <_out_rev+0x2c>
    }
  }

  // reverse string
  while (len) {
 80031f4:	e00d      	b.n	8003212 <_out_rev+0x68>
    out(buf[--len], buffer, idx++, maxlen);
 80031f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f8:	3b01      	subs	r3, #1
 80031fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003200:	4413      	add	r3, r2
 8003202:	7818      	ldrb	r0, [r3, #0]
 8003204:	687a      	ldr	r2, [r7, #4]
 8003206:	1c53      	adds	r3, r2, #1
 8003208:	607b      	str	r3, [r7, #4]
 800320a:	68fc      	ldr	r4, [r7, #12]
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	68b9      	ldr	r1, [r7, #8]
 8003210:	47a0      	blx	r4
  while (len) {
 8003212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ee      	bne.n	80031f6 <_out_rev+0x4c>
  }

  // append pad spaces up to given width
  if (flags & FLAGS_LEFT) {
 8003218:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00e      	beq.n	8003240 <_out_rev+0x96>
    while (idx - start_idx < width) {
 8003222:	e007      	b.n	8003234 <_out_rev+0x8a>
      out(' ', buffer, idx++, maxlen);
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	1c53      	adds	r3, r2, #1
 8003228:	607b      	str	r3, [r7, #4]
 800322a:	68fc      	ldr	r4, [r7, #12]
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	68b9      	ldr	r1, [r7, #8]
 8003230:	2020      	movs	r0, #32
 8003232:	47a0      	blx	r4
    while (idx - start_idx < width) {
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800323c:	429a      	cmp	r2, r3
 800323e:	d8f1      	bhi.n	8003224 <_out_rev+0x7a>
    }
  }

  return idx;
 8003240:	687b      	ldr	r3, [r7, #4]
}
 8003242:	4618      	mov	r0, r3
 8003244:	371c      	adds	r7, #28
 8003246:	46bd      	mov	sp, r7
 8003248:	bd90      	pop	{r4, r7, pc}

0800324a <_ntoa_format>:


// internal itoa format
static size_t _ntoa_format(out_fct_type out, char* buffer, size_t idx, size_t maxlen, char* buf, size_t len, bool negative, unsigned int base, unsigned int prec, unsigned int width, unsigned int flags)
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b088      	sub	sp, #32
 800324e:	af04      	add	r7, sp, #16
 8003250:	60f8      	str	r0, [r7, #12]
 8003252:	60b9      	str	r1, [r7, #8]
 8003254:	607a      	str	r2, [r7, #4]
 8003256:	603b      	str	r3, [r7, #0]
  // pad leading zeros
  if (!(flags & FLAGS_LEFT)) {
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	f003 0302 	and.w	r3, r3, #2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d136      	bne.n	80032d0 <_ntoa_format+0x86>
    if (width && (flags & FLAGS_ZEROPAD) && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 8003262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003264:	2b00      	cmp	r3, #0
 8003266:	d018      	beq.n	800329a <_ntoa_format+0x50>
 8003268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d013      	beq.n	800329a <_ntoa_format+0x50>
 8003272:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d104      	bne.n	8003284 <_ntoa_format+0x3a>
 800327a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800327c:	f003 030c 	and.w	r3, r3, #12
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00a      	beq.n	800329a <_ntoa_format+0x50>
      width--;
 8003284:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003286:	3b01      	subs	r3, #1
 8003288:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800328a:	e006      	b.n	800329a <_ntoa_format+0x50>
      buf[len++] = '0';
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	1c5a      	adds	r2, r3, #1
 8003290:	61fa      	str	r2, [r7, #28]
 8003292:	69ba      	ldr	r2, [r7, #24]
 8003294:	4413      	add	r3, r2
 8003296:	2230      	movs	r2, #48	; 0x30
 8003298:	701a      	strb	r2, [r3, #0]
    while ((len < prec) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329e:	429a      	cmp	r2, r3
 80032a0:	d20a      	bcs.n	80032b8 <_ntoa_format+0x6e>
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	2b1f      	cmp	r3, #31
 80032a6:	d9f1      	bls.n	800328c <_ntoa_format+0x42>
    }
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80032a8:	e006      	b.n	80032b8 <_ntoa_format+0x6e>
      buf[len++] = '0';
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	1c5a      	adds	r2, r3, #1
 80032ae:	61fa      	str	r2, [r7, #28]
 80032b0:	69ba      	ldr	r2, [r7, #24]
 80032b2:	4413      	add	r3, r2
 80032b4:	2230      	movs	r2, #48	; 0x30
 80032b6:	701a      	strb	r2, [r3, #0]
    while ((flags & FLAGS_ZEROPAD) && (len < width) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 80032b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d006      	beq.n	80032d0 <_ntoa_format+0x86>
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d202      	bcs.n	80032d0 <_ntoa_format+0x86>
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	2b1f      	cmp	r3, #31
 80032ce:	d9ec      	bls.n	80032aa <_ntoa_format+0x60>
    }
  }

  // handle hash
  if (flags & FLAGS_HASH) {
 80032d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d2:	f003 0310 	and.w	r3, r3, #16
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d058      	beq.n	800338c <_ntoa_format+0x142>
    if (!(flags & FLAGS_PRECISION) && len && ((len == prec) || (len == width))) {
 80032da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d116      	bne.n	8003312 <_ntoa_format+0xc8>
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d013      	beq.n	8003312 <_ntoa_format+0xc8>
 80032ea:	69fa      	ldr	r2, [r7, #28]
 80032ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d003      	beq.n	80032fa <_ntoa_format+0xb0>
 80032f2:	69fa      	ldr	r2, [r7, #28]
 80032f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d10b      	bne.n	8003312 <_ntoa_format+0xc8>
      len--;
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	3b01      	subs	r3, #1
 80032fe:	61fb      	str	r3, [r7, #28]
      if (len && (base == 16U)) {
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <_ntoa_format+0xc8>
 8003306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003308:	2b10      	cmp	r3, #16
 800330a:	d102      	bne.n	8003312 <_ntoa_format+0xc8>
        len--;
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	3b01      	subs	r3, #1
 8003310:	61fb      	str	r3, [r7, #28]
      }
    }
    if ((base == 16U) && !(flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003314:	2b10      	cmp	r3, #16
 8003316:	d10f      	bne.n	8003338 <_ntoa_format+0xee>
 8003318:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	2b00      	cmp	r3, #0
 8003320:	d10a      	bne.n	8003338 <_ntoa_format+0xee>
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	2b1f      	cmp	r3, #31
 8003326:	d807      	bhi.n	8003338 <_ntoa_format+0xee>
      buf[len++] = 'x';
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	1c5a      	adds	r2, r3, #1
 800332c:	61fa      	str	r2, [r7, #28]
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4413      	add	r3, r2
 8003332:	2278      	movs	r2, #120	; 0x78
 8003334:	701a      	strb	r2, [r3, #0]
 8003336:	e01f      	b.n	8003378 <_ntoa_format+0x12e>
    }
    else if ((base == 16U) && (flags & FLAGS_UPPERCASE) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	2b10      	cmp	r3, #16
 800333c:	d10f      	bne.n	800335e <_ntoa_format+0x114>
 800333e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003340:	f003 0320 	and.w	r3, r3, #32
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00a      	beq.n	800335e <_ntoa_format+0x114>
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	2b1f      	cmp	r3, #31
 800334c:	d807      	bhi.n	800335e <_ntoa_format+0x114>
      buf[len++] = 'X';
 800334e:	69fb      	ldr	r3, [r7, #28]
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	61fa      	str	r2, [r7, #28]
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4413      	add	r3, r2
 8003358:	2258      	movs	r2, #88	; 0x58
 800335a:	701a      	strb	r2, [r3, #0]
 800335c:	e00c      	b.n	8003378 <_ntoa_format+0x12e>
    }
    else if ((base == 2U) && (len < PRINTF_NTOA_BUFFER_SIZE)) {
 800335e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003360:	2b02      	cmp	r3, #2
 8003362:	d109      	bne.n	8003378 <_ntoa_format+0x12e>
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	2b1f      	cmp	r3, #31
 8003368:	d806      	bhi.n	8003378 <_ntoa_format+0x12e>
      buf[len++] = 'b';
 800336a:	69fb      	ldr	r3, [r7, #28]
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	61fa      	str	r2, [r7, #28]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	4413      	add	r3, r2
 8003374:	2262      	movs	r2, #98	; 0x62
 8003376:	701a      	strb	r2, [r3, #0]
    }
    if (len < PRINTF_NTOA_BUFFER_SIZE) {
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	2b1f      	cmp	r3, #31
 800337c:	d806      	bhi.n	800338c <_ntoa_format+0x142>
      buf[len++] = '0';
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	1c5a      	adds	r2, r3, #1
 8003382:	61fa      	str	r2, [r7, #28]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	4413      	add	r3, r2
 8003388:	2230      	movs	r2, #48	; 0x30
 800338a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (len < PRINTF_NTOA_BUFFER_SIZE) {
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	2b1f      	cmp	r3, #31
 8003390:	d824      	bhi.n	80033dc <_ntoa_format+0x192>
    if (negative) {
 8003392:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d007      	beq.n	80033aa <_ntoa_format+0x160>
      buf[len++] = '-';
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	61fa      	str	r2, [r7, #28]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	4413      	add	r3, r2
 80033a4:	222d      	movs	r2, #45	; 0x2d
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e018      	b.n	80033dc <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_PLUS) {
 80033aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ac:	f003 0304 	and.w	r3, r3, #4
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <_ntoa_format+0x17a>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	61fa      	str	r2, [r7, #28]
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4413      	add	r3, r2
 80033be:	222b      	movs	r2, #43	; 0x2b
 80033c0:	701a      	strb	r2, [r3, #0]
 80033c2:	e00b      	b.n	80033dc <_ntoa_format+0x192>
    }
    else if (flags & FLAGS_SPACE) {
 80033c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033c6:	f003 0308 	and.w	r3, r3, #8
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d006      	beq.n	80033dc <_ntoa_format+0x192>
      buf[len++] = ' ';
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	1c5a      	adds	r2, r3, #1
 80033d2:	61fa      	str	r2, [r7, #28]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4413      	add	r3, r2
 80033d8:	2220      	movs	r2, #32
 80033da:	701a      	strb	r2, [r3, #0]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 80033dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033de:	9303      	str	r3, [sp, #12]
 80033e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033e2:	9302      	str	r3, [sp, #8]
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	9301      	str	r3, [sp, #4]
 80033e8:	69bb      	ldr	r3, [r7, #24]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	68b9      	ldr	r1, [r7, #8]
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fed9 	bl	80031aa <_out_rev>
 80033f8:	4603      	mov	r3, r0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3710      	adds	r7, #16
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_ntoa_long>:


// internal itoa for 'long' type
static size_t _ntoa_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long value, bool negative, unsigned long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003402:	b580      	push	{r7, lr}
 8003404:	b096      	sub	sp, #88	; 0x58
 8003406:	af08      	add	r7, sp, #32
 8003408:	60f8      	str	r0, [r7, #12]
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	607a      	str	r2, [r7, #4]
 800340e:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 8003414:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003416:	2b00      	cmp	r3, #0
 8003418:	d103      	bne.n	8003422 <_ntoa_long+0x20>
    flags &= ~FLAGS_HASH;
 800341a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800341c:	f023 0310 	bic.w	r3, r3, #16
 8003420:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 8003422:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003428:	2b00      	cmp	r3, #0
 800342a:	d002      	beq.n	8003432 <_ntoa_long+0x30>
 800342c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d032      	beq.n	8003498 <_ntoa_long+0x96>
    do {
      const char digit = (char)(value % base);
 8003432:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003434:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003436:	fbb3 f2f2 	udiv	r2, r3, r2
 800343a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800343c:	fb01 f202 	mul.w	r2, r1, r2
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003446:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800344a:	2b09      	cmp	r3, #9
 800344c:	d804      	bhi.n	8003458 <_ntoa_long+0x56>
 800344e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003452:	3330      	adds	r3, #48	; 0x30
 8003454:	b2da      	uxtb	r2, r3
 8003456:	e00d      	b.n	8003474 <_ntoa_long+0x72>
 8003458:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800345a:	f003 0320 	and.w	r3, r3, #32
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <_ntoa_long+0x64>
 8003462:	2241      	movs	r2, #65	; 0x41
 8003464:	e000      	b.n	8003468 <_ntoa_long+0x66>
 8003466:	2261      	movs	r2, #97	; 0x61
 8003468:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800346c:	4413      	add	r3, r2
 800346e:	b2db      	uxtb	r3, r3
 8003470:	3b0a      	subs	r3, #10
 8003472:	b2da      	uxtb	r2, r3
 8003474:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003476:	1c59      	adds	r1, r3, #1
 8003478:	6379      	str	r1, [r7, #52]	; 0x34
 800347a:	3338      	adds	r3, #56	; 0x38
 800347c:	443b      	add	r3, r7
 800347e:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003482:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003486:	fbb2 f3f3 	udiv	r3, r2, r3
 800348a:	643b      	str	r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 800348c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800348e:	2b00      	cmp	r3, #0
 8003490:	d002      	beq.n	8003498 <_ntoa_long+0x96>
 8003492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003494:	2b1f      	cmp	r3, #31
 8003496:	d9cc      	bls.n	8003432 <_ntoa_long+0x30>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003498:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800349a:	9306      	str	r3, [sp, #24]
 800349c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800349e:	9305      	str	r3, [sp, #20]
 80034a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80034a2:	9304      	str	r3, [sp, #16]
 80034a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034a6:	9303      	str	r3, [sp, #12]
 80034a8:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80034ac:	9302      	str	r3, [sp, #8]
 80034ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034b0:	9301      	str	r3, [sp, #4]
 80034b2:	f107 0310 	add.w	r3, r7, #16
 80034b6:	9300      	str	r3, [sp, #0]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	68b9      	ldr	r1, [r7, #8]
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f7ff fec3 	bl	800324a <_ntoa_format>
 80034c4:	4603      	mov	r3, r0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3738      	adds	r7, #56	; 0x38
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <_ntoa_long_long>:


// internal itoa for 'long long' type
#if defined(PRINTF_SUPPORT_LONG_LONG)
static size_t _ntoa_long_long(out_fct_type out, char* buffer, size_t idx, size_t maxlen, unsigned long long value, bool negative, unsigned long long base, unsigned int prec, unsigned int width, unsigned int flags)
{
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b096      	sub	sp, #88	; 0x58
 80034d2:	af08      	add	r7, sp, #32
 80034d4:	60f8      	str	r0, [r7, #12]
 80034d6:	60b9      	str	r1, [r7, #8]
 80034d8:	607a      	str	r2, [r7, #4]
 80034da:	603b      	str	r3, [r7, #0]
  char buf[PRINTF_NTOA_BUFFER_SIZE];
  size_t len = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	637b      	str	r3, [r7, #52]	; 0x34

  // no hash for 0 values
  if (!value) {
 80034e0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034e4:	4313      	orrs	r3, r2
 80034e6:	d103      	bne.n	80034f0 <_ntoa_long_long+0x22>
    flags &= ~FLAGS_HASH;
 80034e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034ea:	f023 0310 	bic.w	r3, r3, #16
 80034ee:	663b      	str	r3, [r7, #96]	; 0x60
  }

  // write if precision != 0 and value is != 0
  if (!(flags & FLAGS_PRECISION) || value) {
 80034f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d003      	beq.n	8003502 <_ntoa_long_long+0x34>
 80034fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80034fe:	4313      	orrs	r3, r2
 8003500:	d037      	beq.n	8003572 <_ntoa_long_long+0xa4>
    do {
      const char digit = (char)(value % base);
 8003502:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003506:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800350a:	f7fd fbdd 	bl	8000cc8 <__aeabi_uldivmod>
 800350e:	4613      	mov	r3, r2
 8003510:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      buf[len++] = digit < 10 ? '0' + digit : (flags & FLAGS_UPPERCASE ? 'A' : 'a') + digit - 10;
 8003514:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003518:	2b09      	cmp	r3, #9
 800351a:	d804      	bhi.n	8003526 <_ntoa_long_long+0x58>
 800351c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003520:	3330      	adds	r3, #48	; 0x30
 8003522:	b2da      	uxtb	r2, r3
 8003524:	e00d      	b.n	8003542 <_ntoa_long_long+0x74>
 8003526:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003528:	f003 0320 	and.w	r3, r3, #32
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <_ntoa_long_long+0x66>
 8003530:	2241      	movs	r2, #65	; 0x41
 8003532:	e000      	b.n	8003536 <_ntoa_long_long+0x68>
 8003534:	2261      	movs	r2, #97	; 0x61
 8003536:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800353a:	4413      	add	r3, r2
 800353c:	b2db      	uxtb	r3, r3
 800353e:	3b0a      	subs	r3, #10
 8003540:	b2da      	uxtb	r2, r3
 8003542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003544:	1c59      	adds	r1, r3, #1
 8003546:	6379      	str	r1, [r7, #52]	; 0x34
 8003548:	3338      	adds	r3, #56	; 0x38
 800354a:	443b      	add	r3, r7
 800354c:	f803 2c28 	strb.w	r2, [r3, #-40]
      value /= base;
 8003550:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003554:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003558:	f7fd fbb6 	bl	8000cc8 <__aeabi_uldivmod>
 800355c:	4602      	mov	r2, r0
 800355e:	460b      	mov	r3, r1
 8003560:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    } while (value && (len < PRINTF_NTOA_BUFFER_SIZE));
 8003564:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003568:	4313      	orrs	r3, r2
 800356a:	d002      	beq.n	8003572 <_ntoa_long_long+0xa4>
 800356c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800356e:	2b1f      	cmp	r3, #31
 8003570:	d9c7      	bls.n	8003502 <_ntoa_long_long+0x34>
  }

  return _ntoa_format(out, buffer, idx, maxlen, buf, len, negative, (unsigned int)base, prec, width, flags);
 8003572:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003574:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003576:	9206      	str	r2, [sp, #24]
 8003578:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800357a:	9205      	str	r2, [sp, #20]
 800357c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800357e:	9204      	str	r2, [sp, #16]
 8003580:	9303      	str	r3, [sp, #12]
 8003582:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8003586:	9302      	str	r3, [sp, #8]
 8003588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800358a:	9301      	str	r3, [sp, #4]
 800358c:	f107 0310 	add.w	r3, r7, #16
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	68b9      	ldr	r1, [r7, #8]
 8003598:	68f8      	ldr	r0, [r7, #12]
 800359a:	f7ff fe56 	bl	800324a <_ntoa_format>
 800359e:	4603      	mov	r3, r0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3738      	adds	r7, #56	; 0x38
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <_ftoa>:
#endif


// internal ftoa for fixed decimal floating point
static size_t _ftoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 80035a8:	b590      	push	{r4, r7, lr}
 80035aa:	b09d      	sub	sp, #116	; 0x74
 80035ac:	af04      	add	r7, sp, #16
 80035ae:	6178      	str	r0, [r7, #20]
 80035b0:	6139      	str	r1, [r7, #16]
 80035b2:	60fa      	str	r2, [r7, #12]
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	ed87 0b00 	vstr	d0, [r7]
  char buf[PRINTF_FTOA_BUFFER_SIZE];
  size_t len  = 0U;
 80035ba:	2300      	movs	r3, #0
 80035bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  double diff = 0.0;
 80035be:	f04f 0200 	mov.w	r2, #0
 80035c2:	f04f 0300 	mov.w	r3, #0
 80035c6:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  // powers of 10
  static const double pow10[] = { 1, 10, 100, 1000, 10000, 100000, 1000000, 10000000, 100000000, 1000000000 };

  // test for special values
  if (value != value)
 80035ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80035d2:	f7fd fa99 	bl	8000b08 <__aeabi_dcmpeq>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10f      	bne.n	80035fc <_ftoa+0x54>
    return _out_rev(out, buffer, idx, maxlen, "nan", 3, width, flags);
 80035dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80035de:	9303      	str	r3, [sp, #12]
 80035e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035e2:	9302      	str	r3, [sp, #8]
 80035e4:	2303      	movs	r3, #3
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	4ba7      	ldr	r3, [pc, #668]	; (8003888 <_ftoa+0x2e0>)
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	6939      	ldr	r1, [r7, #16]
 80035f2:	6978      	ldr	r0, [r7, #20]
 80035f4:	f7ff fdd9 	bl	80031aa <_out_rev>
 80035f8:	4603      	mov	r3, r0
 80035fa:	e222      	b.n	8003a42 <_ftoa+0x49a>
  if (value < -DBL_MAX)
 80035fc:	f04f 32ff 	mov.w	r2, #4294967295
 8003600:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003604:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003608:	f7fd fa88 	bl	8000b1c <__aeabi_dcmplt>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00f      	beq.n	8003632 <_ftoa+0x8a>
    return _out_rev(out, buffer, idx, maxlen, "fni-", 4, width, flags);
 8003612:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003614:	9303      	str	r3, [sp, #12]
 8003616:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003618:	9302      	str	r3, [sp, #8]
 800361a:	2304      	movs	r3, #4
 800361c:	9301      	str	r3, [sp, #4]
 800361e:	4b9b      	ldr	r3, [pc, #620]	; (800388c <_ftoa+0x2e4>)
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	68fa      	ldr	r2, [r7, #12]
 8003626:	6939      	ldr	r1, [r7, #16]
 8003628:	6978      	ldr	r0, [r7, #20]
 800362a:	f7ff fdbe 	bl	80031aa <_out_rev>
 800362e:	4603      	mov	r3, r0
 8003630:	e207      	b.n	8003a42 <_ftoa+0x49a>
  if (value > DBL_MAX)
 8003632:	f04f 32ff 	mov.w	r2, #4294967295
 8003636:	4b96      	ldr	r3, [pc, #600]	; (8003890 <_ftoa+0x2e8>)
 8003638:	e9d7 0100 	ldrd	r0, r1, [r7]
 800363c:	f7fd fa8c 	bl	8000b58 <__aeabi_dcmpgt>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d01d      	beq.n	8003682 <_ftoa+0xda>
    return _out_rev(out, buffer, idx, maxlen, (flags & FLAGS_PLUS) ? "fni+" : "fni", (flags & FLAGS_PLUS) ? 4U : 3U, width, flags);
 8003646:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003648:	f003 0304 	and.w	r3, r3, #4
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <_ftoa+0xac>
 8003650:	4b90      	ldr	r3, [pc, #576]	; (8003894 <_ftoa+0x2ec>)
 8003652:	e000      	b.n	8003656 <_ftoa+0xae>
 8003654:	4b90      	ldr	r3, [pc, #576]	; (8003898 <_ftoa+0x2f0>)
 8003656:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003658:	f002 0204 	and.w	r2, r2, #4
 800365c:	2a00      	cmp	r2, #0
 800365e:	d001      	beq.n	8003664 <_ftoa+0xbc>
 8003660:	2204      	movs	r2, #4
 8003662:	e000      	b.n	8003666 <_ftoa+0xbe>
 8003664:	2203      	movs	r2, #3
 8003666:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8003668:	9103      	str	r1, [sp, #12]
 800366a:	6f79      	ldr	r1, [r7, #116]	; 0x74
 800366c:	9102      	str	r1, [sp, #8]
 800366e:	9201      	str	r2, [sp, #4]
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	6939      	ldr	r1, [r7, #16]
 8003678:	6978      	ldr	r0, [r7, #20]
 800367a:	f7ff fd96 	bl	80031aa <_out_rev>
 800367e:	4603      	mov	r3, r0
 8003680:	e1df      	b.n	8003a42 <_ftoa+0x49a>

  // test for very large values
  // standard printf behavior is to print EVERY whole number digit -- which could be 100s of characters overflowing your buffers == bad
  if ((value > PRINTF_MAX_FLOAT) || (value < -PRINTF_MAX_FLOAT)) {
 8003682:	a37d      	add	r3, pc, #500	; (adr r3, 8003878 <_ftoa+0x2d0>)
 8003684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003688:	e9d7 0100 	ldrd	r0, r1, [r7]
 800368c:	f7fd fa64 	bl	8000b58 <__aeabi_dcmpgt>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d109      	bne.n	80036aa <_ftoa+0x102>
 8003696:	a37a      	add	r3, pc, #488	; (adr r3, 8003880 <_ftoa+0x2d8>)
 8003698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036a0:	f7fd fa3c 	bl	8000b1c <__aeabi_dcmplt>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d00f      	beq.n	80036ca <_ftoa+0x122>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
    return _etoa(out, buffer, idx, maxlen, value, prec, width, flags);
 80036aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036ac:	9302      	str	r3, [sp, #8]
 80036ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036b0:	9301      	str	r3, [sp, #4]
 80036b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	ed97 0b00 	vldr	d0, [r7]
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	68fa      	ldr	r2, [r7, #12]
 80036be:	6939      	ldr	r1, [r7, #16]
 80036c0:	6978      	ldr	r0, [r7, #20]
 80036c2:	f000 f9c9 	bl	8003a58 <_etoa>
 80036c6:	4603      	mov	r3, r0
 80036c8:	e1bb      	b.n	8003a42 <_ftoa+0x49a>
    return 0U;
#endif
  }

  // test for negative
  bool negative = false;
 80036ca:	2300      	movs	r3, #0
 80036cc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
  if (value < 0) {
 80036d0:	f04f 0200 	mov.w	r2, #0
 80036d4:	f04f 0300 	mov.w	r3, #0
 80036d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80036dc:	f7fd fa1e 	bl	8000b1c <__aeabi_dcmplt>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00e      	beq.n	8003704 <_ftoa+0x15c>
    negative = true;
 80036e6:	2301      	movs	r3, #1
 80036e8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
    value = 0 - value;
 80036ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036f0:	f04f 0000 	mov.w	r0, #0
 80036f4:	f04f 0100 	mov.w	r1, #0
 80036f8:	f7fc fde6 	bl	80002c8 <__aeabi_dsub>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	e9c7 2300 	strd	r2, r3, [r7]
  }

  // set default precision, if not set explicitly
  if (!(flags & FLAGS_PRECISION)) {
 8003704:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003706:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10d      	bne.n	800372a <_ftoa+0x182>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 800370e:	2306      	movs	r3, #6
 8003710:	673b      	str	r3, [r7, #112]	; 0x70
  }
  // limit precision to 9, cause a prec >= 10 can lead to overflow errors
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 8003712:	e00a      	b.n	800372a <_ftoa+0x182>
    buf[len++] = '0';
 8003714:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	65fa      	str	r2, [r7, #92]	; 0x5c
 800371a:	3360      	adds	r3, #96	; 0x60
 800371c:	443b      	add	r3, r7
 800371e:	2230      	movs	r2, #48	; 0x30
 8003720:	f803 2c48 	strb.w	r2, [r3, #-72]
    prec--;
 8003724:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003726:	3b01      	subs	r3, #1
 8003728:	673b      	str	r3, [r7, #112]	; 0x70
  while ((len < PRINTF_FTOA_BUFFER_SIZE) && (prec > 9U)) {
 800372a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800372c:	2b1f      	cmp	r3, #31
 800372e:	d802      	bhi.n	8003736 <_ftoa+0x18e>
 8003730:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003732:	2b09      	cmp	r3, #9
 8003734:	d8ee      	bhi.n	8003714 <_ftoa+0x16c>
  }

  int whole = (int)value;
 8003736:	e9d7 0100 	ldrd	r0, r1, [r7]
 800373a:	f7fd fa2d 	bl	8000b98 <__aeabi_d2iz>
 800373e:	4603      	mov	r3, r0
 8003740:	657b      	str	r3, [r7, #84]	; 0x54
  double tmp = (value - whole) * pow10[prec];
 8003742:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8003744:	f7fc ff0e 	bl	8000564 <__aeabi_i2d>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003750:	f7fc fdba 	bl	80002c8 <__aeabi_dsub>
 8003754:	4602      	mov	r2, r0
 8003756:	460b      	mov	r3, r1
 8003758:	4610      	mov	r0, r2
 800375a:	4619      	mov	r1, r3
 800375c:	4a4f      	ldr	r2, [pc, #316]	; (800389c <_ftoa+0x2f4>)
 800375e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003760:	00db      	lsls	r3, r3, #3
 8003762:	4413      	add	r3, r2
 8003764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003768:	f7fc ff66 	bl	8000638 <__aeabi_dmul>
 800376c:	4602      	mov	r2, r0
 800376e:	460b      	mov	r3, r1
 8003770:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  unsigned long frac = (unsigned long)tmp;
 8003774:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003778:	f7fd fa36 	bl	8000be8 <__aeabi_d2uiz>
 800377c:	4603      	mov	r3, r0
 800377e:	653b      	str	r3, [r7, #80]	; 0x50
  diff = tmp - frac;
 8003780:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8003782:	f7fc fedf 	bl	8000544 <__aeabi_ui2d>
 8003786:	4602      	mov	r2, r0
 8003788:	460b      	mov	r3, r1
 800378a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800378e:	f7fc fd9b 	bl	80002c8 <__aeabi_dsub>
 8003792:	4602      	mov	r2, r0
 8003794:	460b      	mov	r3, r1
 8003796:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40

  if (diff > 0.5) {
 800379a:	f04f 0200 	mov.w	r2, #0
 800379e:	4b40      	ldr	r3, [pc, #256]	; (80038a0 <_ftoa+0x2f8>)
 80037a0:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80037a4:	f7fd f9d8 	bl	8000b58 <__aeabi_dcmpgt>
 80037a8:	4603      	mov	r3, r0
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d016      	beq.n	80037dc <_ftoa+0x234>
    ++frac;
 80037ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037b0:	3301      	adds	r3, #1
 80037b2:	653b      	str	r3, [r7, #80]	; 0x50
    // handle rollover, e.g. case 0.99 with prec 1 is 1.0
    if (frac >= pow10[prec]) {
 80037b4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80037b6:	f7fc fec5 	bl	8000544 <__aeabi_ui2d>
 80037ba:	4a38      	ldr	r2, [pc, #224]	; (800389c <_ftoa+0x2f4>)
 80037bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	4413      	add	r3, r2
 80037c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c6:	f7fd f9bd 	bl	8000b44 <__aeabi_dcmpge>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d01a      	beq.n	8003806 <_ftoa+0x25e>
      frac = 0;
 80037d0:	2300      	movs	r3, #0
 80037d2:	653b      	str	r3, [r7, #80]	; 0x50
      ++whole;
 80037d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037d6:	3301      	adds	r3, #1
 80037d8:	657b      	str	r3, [r7, #84]	; 0x54
 80037da:	e014      	b.n	8003806 <_ftoa+0x25e>
    }
  }
  else if (diff < 0.5) {
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	4b2f      	ldr	r3, [pc, #188]	; (80038a0 <_ftoa+0x2f8>)
 80037e2:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80037e6:	f7fd f999 	bl	8000b1c <__aeabi_dcmplt>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d10a      	bne.n	8003806 <_ftoa+0x25e>
  }
  else if ((frac == 0U) || (frac & 1U)) {
 80037f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d004      	beq.n	8003800 <_ftoa+0x258>
 80037f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d002      	beq.n	8003806 <_ftoa+0x25e>
    // if halfway, round up if odd OR if last digit is 0
    ++frac;
 8003800:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003802:	3301      	adds	r3, #1
 8003804:	653b      	str	r3, [r7, #80]	; 0x50
  }

  if (prec == 0U) {
 8003806:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003808:	2b00      	cmp	r3, #0
 800380a:	d14b      	bne.n	80038a4 <_ftoa+0x2fc>
    diff = value - (double)whole;
 800380c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800380e:	f7fc fea9 	bl	8000564 <__aeabi_i2d>
 8003812:	4602      	mov	r2, r0
 8003814:	460b      	mov	r3, r1
 8003816:	e9d7 0100 	ldrd	r0, r1, [r7]
 800381a:	f7fc fd55 	bl	80002c8 <__aeabi_dsub>
 800381e:	4602      	mov	r2, r0
 8003820:	460b      	mov	r3, r1
 8003822:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    if ((!(diff < 0.5) || (diff > 0.5)) && (whole & 1)) {
 8003826:	2301      	movs	r3, #1
 8003828:	461c      	mov	r4, r3
 800382a:	f04f 0200 	mov.w	r2, #0
 800382e:	4b1c      	ldr	r3, [pc, #112]	; (80038a0 <_ftoa+0x2f8>)
 8003830:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003834:	f7fd f972 	bl	8000b1c <__aeabi_dcmplt>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <_ftoa+0x29a>
 800383e:	2300      	movs	r3, #0
 8003840:	461c      	mov	r4, r3
 8003842:	b2e3      	uxtb	r3, r4
 8003844:	f083 0301 	eor.w	r3, r3, #1
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d109      	bne.n	8003862 <_ftoa+0x2ba>
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <_ftoa+0x2f8>)
 8003854:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003858:	f7fd f97e 	bl	8000b58 <__aeabi_dcmpgt>
 800385c:	4603      	mov	r3, r0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d064      	beq.n	800392c <_ftoa+0x384>
 8003862:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 8081 	beq.w	8003970 <_ftoa+0x3c8>
      // exactly 0.5 and ODD, then round up
      // 1.5 -> 2, but 2.5 -> 2
      ++whole;
 800386e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003870:	3301      	adds	r3, #1
 8003872:	657b      	str	r3, [r7, #84]	; 0x54
 8003874:	e07c      	b.n	8003970 <_ftoa+0x3c8>
 8003876:	bf00      	nop
 8003878:	00000000 	.word	0x00000000
 800387c:	41cdcd65 	.word	0x41cdcd65
 8003880:	00000000 	.word	0x00000000
 8003884:	c1cdcd65 	.word	0xc1cdcd65
 8003888:	0801101c 	.word	0x0801101c
 800388c:	08011020 	.word	0x08011020
 8003890:	7fefffff 	.word	0x7fefffff
 8003894:	08011028 	.word	0x08011028
 8003898:	08011030 	.word	0x08011030
 800389c:	080113f8 	.word	0x080113f8
 80038a0:	3fe00000 	.word	0x3fe00000
    }
  }
  else {
    unsigned int count = prec;
 80038a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80038a6:	64fb      	str	r3, [r7, #76]	; 0x4c
    // now do fractional part, as an unsigned number
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80038a8:	e01f      	b.n	80038ea <_ftoa+0x342>
      --count;
 80038aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038ac:	3b01      	subs	r3, #1
 80038ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      buf[len++] = (char)(48U + (frac % 10U));
 80038b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80038b2:	4b66      	ldr	r3, [pc, #408]	; (8003a4c <_ftoa+0x4a4>)
 80038b4:	fba3 2301 	umull	r2, r3, r3, r1
 80038b8:	08da      	lsrs	r2, r3, #3
 80038ba:	4613      	mov	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	005b      	lsls	r3, r3, #1
 80038c2:	1aca      	subs	r2, r1, r3
 80038c4:	b2d2      	uxtb	r2, r2
 80038c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038c8:	1c59      	adds	r1, r3, #1
 80038ca:	65f9      	str	r1, [r7, #92]	; 0x5c
 80038cc:	3230      	adds	r2, #48	; 0x30
 80038ce:	b2d2      	uxtb	r2, r2
 80038d0:	3360      	adds	r3, #96	; 0x60
 80038d2:	443b      	add	r3, r7
 80038d4:	f803 2c48 	strb.w	r2, [r3, #-72]
      if (!(frac /= 10U)) {
 80038d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038da:	4a5c      	ldr	r2, [pc, #368]	; (8003a4c <_ftoa+0x4a4>)
 80038dc:	fba2 2303 	umull	r2, r3, r2, r3
 80038e0:	08db      	lsrs	r3, r3, #3
 80038e2:	653b      	str	r3, [r7, #80]	; 0x50
 80038e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <_ftoa+0x34a>
    while (len < PRINTF_FTOA_BUFFER_SIZE) {
 80038ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038ec:	2b1f      	cmp	r3, #31
 80038ee:	d9dc      	bls.n	80038aa <_ftoa+0x302>
 80038f0:	e009      	b.n	8003906 <_ftoa+0x35e>
        break;
 80038f2:	bf00      	nop
      }
    }
    // add extra 0s
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 80038f4:	e007      	b.n	8003906 <_ftoa+0x35e>
      buf[len++] = '0';
 80038f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80038f8:	1c5a      	adds	r2, r3, #1
 80038fa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80038fc:	3360      	adds	r3, #96	; 0x60
 80038fe:	443b      	add	r3, r7
 8003900:	2230      	movs	r2, #48	; 0x30
 8003902:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < PRINTF_FTOA_BUFFER_SIZE) && (count-- > 0U)) {
 8003906:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003908:	2b1f      	cmp	r3, #31
 800390a:	d804      	bhi.n	8003916 <_ftoa+0x36e>
 800390c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800390e:	1e5a      	subs	r2, r3, #1
 8003910:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d1ef      	bne.n	80038f6 <_ftoa+0x34e>
    }
    if (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003918:	2b1f      	cmp	r3, #31
 800391a:	d829      	bhi.n	8003970 <_ftoa+0x3c8>
      // add decimal
      buf[len++] = '.';
 800391c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003922:	3360      	adds	r3, #96	; 0x60
 8003924:	443b      	add	r3, r7
 8003926:	222e      	movs	r2, #46	; 0x2e
 8003928:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  // do whole part, number is reversed
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 800392c:	e020      	b.n	8003970 <_ftoa+0x3c8>
    buf[len++] = (char)(48 + (whole % 10));
 800392e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003930:	4b47      	ldr	r3, [pc, #284]	; (8003a50 <_ftoa+0x4a8>)
 8003932:	fb83 1302 	smull	r1, r3, r3, r2
 8003936:	1099      	asrs	r1, r3, #2
 8003938:	17d3      	asrs	r3, r2, #31
 800393a:	1ac9      	subs	r1, r1, r3
 800393c:	460b      	mov	r3, r1
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	440b      	add	r3, r1
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	1ad1      	subs	r1, r2, r3
 8003946:	b2ca      	uxtb	r2, r1
 8003948:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800394a:	1c59      	adds	r1, r3, #1
 800394c:	65f9      	str	r1, [r7, #92]	; 0x5c
 800394e:	3230      	adds	r2, #48	; 0x30
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	3360      	adds	r3, #96	; 0x60
 8003954:	443b      	add	r3, r7
 8003956:	f803 2c48 	strb.w	r2, [r3, #-72]
    if (!(whole /= 10)) {
 800395a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800395c:	4a3c      	ldr	r2, [pc, #240]	; (8003a50 <_ftoa+0x4a8>)
 800395e:	fb82 1203 	smull	r1, r2, r2, r3
 8003962:	1092      	asrs	r2, r2, #2
 8003964:	17db      	asrs	r3, r3, #31
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	657b      	str	r3, [r7, #84]	; 0x54
 800396a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800396c:	2b00      	cmp	r3, #0
 800396e:	d003      	beq.n	8003978 <_ftoa+0x3d0>
  while (len < PRINTF_FTOA_BUFFER_SIZE) {
 8003970:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003972:	2b1f      	cmp	r3, #31
 8003974:	d9db      	bls.n	800392e <_ftoa+0x386>
 8003976:	e000      	b.n	800397a <_ftoa+0x3d2>
      break;
 8003978:	bf00      	nop
    }
  }

  // pad leading zeros
  if (!(flags & FLAGS_LEFT) && (flags & FLAGS_ZEROPAD)) {
 800397a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800397c:	f003 0302 	and.w	r3, r3, #2
 8003980:	2b00      	cmp	r3, #0
 8003982:	d123      	bne.n	80039cc <_ftoa+0x424>
 8003984:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003986:	f003 0301 	and.w	r3, r3, #1
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01e      	beq.n	80039cc <_ftoa+0x424>
    if (width && (negative || (flags & (FLAGS_PLUS | FLAGS_SPACE)))) {
 800398e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003990:	2b00      	cmp	r3, #0
 8003992:	d014      	beq.n	80039be <_ftoa+0x416>
 8003994:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8003998:	2b00      	cmp	r3, #0
 800399a:	d104      	bne.n	80039a6 <_ftoa+0x3fe>
 800399c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800399e:	f003 030c 	and.w	r3, r3, #12
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00b      	beq.n	80039be <_ftoa+0x416>
      width--;
 80039a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039a8:	3b01      	subs	r3, #1
 80039aa:	677b      	str	r3, [r7, #116]	; 0x74
    }
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80039ac:	e007      	b.n	80039be <_ftoa+0x416>
      buf[len++] = '0';
 80039ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039b0:	1c5a      	adds	r2, r3, #1
 80039b2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039b4:	3360      	adds	r3, #96	; 0x60
 80039b6:	443b      	add	r3, r7
 80039b8:	2230      	movs	r2, #48	; 0x30
 80039ba:	f803 2c48 	strb.w	r2, [r3, #-72]
    while ((len < width) && (len < PRINTF_FTOA_BUFFER_SIZE)) {
 80039be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80039c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d202      	bcs.n	80039cc <_ftoa+0x424>
 80039c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039c8:	2b1f      	cmp	r3, #31
 80039ca:	d9f0      	bls.n	80039ae <_ftoa+0x406>
    }
  }

  if (len < PRINTF_FTOA_BUFFER_SIZE) {
 80039cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039ce:	2b1f      	cmp	r3, #31
 80039d0:	d827      	bhi.n	8003a22 <_ftoa+0x47a>
    if (negative) {
 80039d2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d008      	beq.n	80039ec <_ftoa+0x444>
      buf[len++] = '-';
 80039da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039e0:	3360      	adds	r3, #96	; 0x60
 80039e2:	443b      	add	r3, r7
 80039e4:	222d      	movs	r2, #45	; 0x2d
 80039e6:	f803 2c48 	strb.w	r2, [r3, #-72]
 80039ea:	e01a      	b.n	8003a22 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_PLUS) {
 80039ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d008      	beq.n	8003a08 <_ftoa+0x460>
      buf[len++] = '+';  // ignore the space if the '+' exists
 80039f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80039fc:	3360      	adds	r3, #96	; 0x60
 80039fe:	443b      	add	r3, r7
 8003a00:	222b      	movs	r2, #43	; 0x2b
 8003a02:	f803 2c48 	strb.w	r2, [r3, #-72]
 8003a06:	e00c      	b.n	8003a22 <_ftoa+0x47a>
    }
    else if (flags & FLAGS_SPACE) {
 8003a08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d007      	beq.n	8003a22 <_ftoa+0x47a>
      buf[len++] = ' ';
 8003a12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a14:	1c5a      	adds	r2, r3, #1
 8003a16:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003a18:	3360      	adds	r3, #96	; 0x60
 8003a1a:	443b      	add	r3, r7
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f803 2c48 	strb.w	r2, [r3, #-72]
    }
  }

  return _out_rev(out, buffer, idx, maxlen, buf, len, width, flags);
 8003a22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a24:	9303      	str	r3, [sp, #12]
 8003a26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a28:	9302      	str	r3, [sp, #8]
 8003a2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a2c:	9301      	str	r3, [sp, #4]
 8003a2e:	f107 0318 	add.w	r3, r7, #24
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	68fa      	ldr	r2, [r7, #12]
 8003a38:	6939      	ldr	r1, [r7, #16]
 8003a3a:	6978      	ldr	r0, [r7, #20]
 8003a3c:	f7ff fbb5 	bl	80031aa <_out_rev>
 8003a40:	4603      	mov	r3, r0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3764      	adds	r7, #100	; 0x64
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd90      	pop	{r4, r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	cccccccd 	.word	0xcccccccd
 8003a50:	66666667 	.word	0x66666667
 8003a54:	00000000 	.word	0x00000000

08003a58 <_etoa>:


#if defined(PRINTF_SUPPORT_EXPONENTIAL)
// internal ftoa variant for exponential floating-point type, contributed by Martijn Jasperse <m.jasperse@gmail.com>
static size_t _etoa(out_fct_type out, char* buffer, size_t idx, size_t maxlen, double value, unsigned int prec, unsigned int width, unsigned int flags)
{
 8003a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a5c:	b09f      	sub	sp, #124	; 0x7c
 8003a5e:	af06      	add	r7, sp, #24
 8003a60:	6278      	str	r0, [r7, #36]	; 0x24
 8003a62:	6239      	str	r1, [r7, #32]
 8003a64:	61fa      	str	r2, [r7, #28]
 8003a66:	61bb      	str	r3, [r7, #24]
 8003a68:	ed87 0b04 	vstr	d0, [r7, #16]
  // check for NaN and special values
  if ((value != value) || (value > DBL_MAX) || (value < -DBL_MAX)) {
 8003a6c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003a70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a74:	f7fd f848 	bl	8000b08 <__aeabi_dcmpeq>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d014      	beq.n	8003aa8 <_etoa+0x50>
 8003a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003a82:	4bc1      	ldr	r3, [pc, #772]	; (8003d88 <_etoa+0x330>)
 8003a84:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a88:	f7fd f866 	bl	8000b58 <__aeabi_dcmpgt>
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <_etoa+0x50>
 8003a92:	f04f 32ff 	mov.w	r2, #4294967295
 8003a96:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
 8003a9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003a9e:	f7fd f83d 	bl	8000b1c <__aeabi_dcmplt>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d012      	beq.n	8003ace <_etoa+0x76>
    return _ftoa(out, buffer, idx, maxlen, value, prec, width, flags);
 8003aa8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003aac:	9302      	str	r3, [sp, #8]
 8003aae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ab2:	9301      	str	r3, [sp, #4]
 8003ab4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	ed97 0b04 	vldr	d0, [r7, #16]
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	69fa      	ldr	r2, [r7, #28]
 8003ac2:	6a39      	ldr	r1, [r7, #32]
 8003ac4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ac6:	f7ff fd6f 	bl	80035a8 <_ftoa>
 8003aca:	4603      	mov	r3, r0
 8003acc:	e23f      	b.n	8003f4e <_etoa+0x4f6>
  }

  // determine the sign
  const bool negative = value < 0;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	461e      	mov	r6, r3
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003ade:	f7fd f81d 	bl	8000b1c <__aeabi_dcmplt>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <_etoa+0x94>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	461e      	mov	r6, r3
 8003aec:	f887 6053 	strb.w	r6, [r7, #83]	; 0x53
  if (negative) {
 8003af0:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d009      	beq.n	8003b0c <_etoa+0xb4>
    value = -value;
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	603b      	str	r3, [r7, #0]
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b02:	607b      	str	r3, [r7, #4]
 8003b04:	ed97 7b00 	vldr	d7, [r7]
 8003b08:	ed87 7b04 	vstr	d7, [r7, #16]
  }

  // default precision
  if (!(flags & FLAGS_PRECISION)) {
 8003b0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d102      	bne.n	8003b1e <_etoa+0xc6>
    prec = PRINTF_DEFAULT_FLOAT_PRECISION;
 8003b18:	2306      	movs	r3, #6
 8003b1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  union {
    uint64_t U;
    double   F;
  } conv;

  conv.F = value;
 8003b1e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b22:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  int exp2 = (int)((conv.U >> 52U) & 0x07FFU) - 1023;           // effectively log2
 8003b26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	f04f 0300 	mov.w	r3, #0
 8003b32:	0d0a      	lsrs	r2, r1, #20
 8003b34:	2300      	movs	r3, #0
 8003b36:	4613      	mov	r3, r2
 8003b38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003b3c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8003b40:	64fb      	str	r3, [r7, #76]	; 0x4c
  conv.U = (conv.U & ((1ULL << 52U) - 1U)) | (1023ULL << 52U);  // drop the exponent so conv.F is now in [1,2)
 8003b42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b46:	4690      	mov	r8, r2
 8003b48:	f3c3 0913 	ubfx	r9, r3, #0, #20
 8003b4c:	4644      	mov	r4, r8
 8003b4e:	f049 557f 	orr.w	r5, r9, #1069547520	; 0x3fc00000
 8003b52:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8003b56:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  // now approximate log10 from the log2 integer part and an expansion of ln around 1.5
  int expval = (int)(0.1760912590558 + exp2 * 0.301029995663981 + (conv.F - 1.5) * 0.289529654602168);
 8003b5a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003b5c:	f7fc fd02 	bl	8000564 <__aeabi_i2d>
 8003b60:	a37d      	add	r3, pc, #500	; (adr r3, 8003d58 <_etoa+0x300>)
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	f7fc fd67 	bl	8000638 <__aeabi_dmul>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	4610      	mov	r0, r2
 8003b70:	4619      	mov	r1, r3
 8003b72:	a37b      	add	r3, pc, #492	; (adr r3, 8003d60 <_etoa+0x308>)
 8003b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b78:	f7fc fba8 	bl	80002cc <__adddf3>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4614      	mov	r4, r2
 8003b82:	461d      	mov	r5, r3
 8003b84:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003b88:	f04f 0200 	mov.w	r2, #0
 8003b8c:	4b7f      	ldr	r3, [pc, #508]	; (8003d8c <_etoa+0x334>)
 8003b8e:	f7fc fb9b 	bl	80002c8 <__aeabi_dsub>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4610      	mov	r0, r2
 8003b98:	4619      	mov	r1, r3
 8003b9a:	a373      	add	r3, pc, #460	; (adr r3, 8003d68 <_etoa+0x310>)
 8003b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba0:	f7fc fd4a 	bl	8000638 <__aeabi_dmul>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4620      	mov	r0, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	f7fc fb8e 	bl	80002cc <__adddf3>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f7fc ffee 	bl	8000b98 <__aeabi_d2iz>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	65fb      	str	r3, [r7, #92]	; 0x5c
  // now we want to compute 10^expval but we want to be sure it won't overflow
  exp2 = (int)(expval * 3.321928094887362 + 0.5);
 8003bc0:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003bc2:	f7fc fccf 	bl	8000564 <__aeabi_i2d>
 8003bc6:	a36a      	add	r3, pc, #424	; (adr r3, 8003d70 <_etoa+0x318>)
 8003bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bcc:	f7fc fd34 	bl	8000638 <__aeabi_dmul>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	f04f 0200 	mov.w	r2, #0
 8003bdc:	4b6c      	ldr	r3, [pc, #432]	; (8003d90 <_etoa+0x338>)
 8003bde:	f7fc fb75 	bl	80002cc <__adddf3>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4610      	mov	r0, r2
 8003be8:	4619      	mov	r1, r3
 8003bea:	f7fc ffd5 	bl	8000b98 <__aeabi_d2iz>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	64fb      	str	r3, [r7, #76]	; 0x4c
  const double z  = expval * 2.302585092994046 - exp2 * 0.6931471805599453;
 8003bf2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003bf4:	f7fc fcb6 	bl	8000564 <__aeabi_i2d>
 8003bf8:	a35f      	add	r3, pc, #380	; (adr r3, 8003d78 <_etoa+0x320>)
 8003bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bfe:	f7fc fd1b 	bl	8000638 <__aeabi_dmul>
 8003c02:	4602      	mov	r2, r0
 8003c04:	460b      	mov	r3, r1
 8003c06:	4614      	mov	r4, r2
 8003c08:	461d      	mov	r5, r3
 8003c0a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8003c0c:	f7fc fcaa 	bl	8000564 <__aeabi_i2d>
 8003c10:	a35b      	add	r3, pc, #364	; (adr r3, 8003d80 <_etoa+0x328>)
 8003c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c16:	f7fc fd0f 	bl	8000638 <__aeabi_dmul>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	4620      	mov	r0, r4
 8003c20:	4629      	mov	r1, r5
 8003c22:	f7fc fb51 	bl	80002c8 <__aeabi_dsub>
 8003c26:	4602      	mov	r2, r0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  const double z2 = z * z;
 8003c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003c32:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003c36:	f7fc fcff 	bl	8000638 <__aeabi_dmul>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	460b      	mov	r3, r1
 8003c3e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  conv.U = (uint64_t)(exp2 + 1023) << 52U;
 8003c42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c44:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8003c48:	17da      	asrs	r2, r3, #31
 8003c4a:	469a      	mov	sl, r3
 8003c4c:	4693      	mov	fp, r2
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	f04f 0300 	mov.w	r3, #0
 8003c56:	ea4f 530a 	mov.w	r3, sl, lsl #20
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // compute exp(z) using continued fractions, see https://en.wikipedia.org/wiki/Exponential_function#Continued_fractions_for_ex
  conv.F *= 1 + 2 * z / (2 - z + (z2 / (6 + (z2 / (10 + z2 / 14)))));
 8003c60:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8003c64:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	f7fc fb2e 	bl	80002cc <__adddf3>
 8003c70:	4602      	mov	r2, r0
 8003c72:	460b      	mov	r3, r1
 8003c74:	4690      	mov	r8, r2
 8003c76:	4699      	mov	r9, r3
 8003c78:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003c7c:	f04f 0000 	mov.w	r0, #0
 8003c80:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003c84:	f7fc fb20 	bl	80002c8 <__aeabi_dsub>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4692      	mov	sl, r2
 8003c8e:	469b      	mov	fp, r3
 8003c90:	f04f 0200 	mov.w	r2, #0
 8003c94:	4b3f      	ldr	r3, [pc, #252]	; (8003d94 <_etoa+0x33c>)
 8003c96:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003c9a:	f7fc fdf7 	bl	800088c <__aeabi_ddiv>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	460b      	mov	r3, r1
 8003ca2:	4610      	mov	r0, r2
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	f04f 0200 	mov.w	r2, #0
 8003caa:	4b3b      	ldr	r3, [pc, #236]	; (8003d98 <_etoa+0x340>)
 8003cac:	f7fc fb0e 	bl	80002cc <__adddf3>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003cb8:	f7fc fde8 	bl	800088c <__aeabi_ddiv>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4610      	mov	r0, r2
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	f04f 0200 	mov.w	r2, #0
 8003cc8:	4b34      	ldr	r3, [pc, #208]	; (8003d9c <_etoa+0x344>)
 8003cca:	f7fc faff 	bl	80002cc <__adddf3>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8003cd6:	f7fc fdd9 	bl	800088c <__aeabi_ddiv>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	460b      	mov	r3, r1
 8003cde:	4650      	mov	r0, sl
 8003ce0:	4659      	mov	r1, fp
 8003ce2:	f7fc faf3 	bl	80002cc <__adddf3>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4640      	mov	r0, r8
 8003cec:	4649      	mov	r1, r9
 8003cee:	f7fc fdcd 	bl	800088c <__aeabi_ddiv>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	f04f 0200 	mov.w	r2, #0
 8003cfe:	4b28      	ldr	r3, [pc, #160]	; (8003da0 <_etoa+0x348>)
 8003d00:	f7fc fae4 	bl	80002cc <__adddf3>
 8003d04:	4602      	mov	r2, r0
 8003d06:	460b      	mov	r3, r1
 8003d08:	4620      	mov	r0, r4
 8003d0a:	4629      	mov	r1, r5
 8003d0c:	f7fc fc94 	bl	8000638 <__aeabi_dmul>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  // correct for rounding errors
  if (value < conv.F) {
 8003d18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d1c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003d20:	f7fc fefc 	bl	8000b1c <__aeabi_dcmplt>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d00d      	beq.n	8003d46 <_etoa+0x2ee>
    expval--;
 8003d2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	65fb      	str	r3, [r7, #92]	; 0x5c
    conv.F /= 10;
 8003d30:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003d34:	f04f 0200 	mov.w	r2, #0
 8003d38:	4b17      	ldr	r3, [pc, #92]	; (8003d98 <_etoa+0x340>)
 8003d3a:	f7fc fda7 	bl	800088c <__aeabi_ddiv>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	460b      	mov	r3, r1
 8003d42:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  }

  // the exponent format is "%+03d" and largest value is "307", so set aside 4-5 characters
  unsigned int minwidth = ((expval < 100) && (expval > -100)) ? 4U : 5U;
 8003d46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d48:	2b63      	cmp	r3, #99	; 0x63
 8003d4a:	dc2b      	bgt.n	8003da4 <_etoa+0x34c>
 8003d4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d4e:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8003d52:	db27      	blt.n	8003da4 <_etoa+0x34c>
 8003d54:	2304      	movs	r3, #4
 8003d56:	e026      	b.n	8003da6 <_etoa+0x34e>
 8003d58:	509f79fb 	.word	0x509f79fb
 8003d5c:	3fd34413 	.word	0x3fd34413
 8003d60:	8b60c8b3 	.word	0x8b60c8b3
 8003d64:	3fc68a28 	.word	0x3fc68a28
 8003d68:	636f4361 	.word	0x636f4361
 8003d6c:	3fd287a7 	.word	0x3fd287a7
 8003d70:	0979a371 	.word	0x0979a371
 8003d74:	400a934f 	.word	0x400a934f
 8003d78:	bbb55516 	.word	0xbbb55516
 8003d7c:	40026bb1 	.word	0x40026bb1
 8003d80:	fefa39ef 	.word	0xfefa39ef
 8003d84:	3fe62e42 	.word	0x3fe62e42
 8003d88:	7fefffff 	.word	0x7fefffff
 8003d8c:	3ff80000 	.word	0x3ff80000
 8003d90:	3fe00000 	.word	0x3fe00000
 8003d94:	402c0000 	.word	0x402c0000
 8003d98:	40240000 	.word	0x40240000
 8003d9c:	40180000 	.word	0x40180000
 8003da0:	3ff00000 	.word	0x3ff00000
 8003da4:	2305      	movs	r3, #5
 8003da6:	65bb      	str	r3, [r7, #88]	; 0x58

  // in "%g" mode, "prec" is the number of *significant figures* not decimals
  if (flags & FLAGS_ADAPT_EXP) {
 8003da8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d03d      	beq.n	8003e30 <_etoa+0x3d8>
    // do we want to fall-back to "%f" mode?
    if ((value >= 1e-4) && (value < 1e6)) {
 8003db4:	a368      	add	r3, pc, #416	; (adr r3, 8003f58 <_etoa+0x500>)
 8003db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003dbe:	f7fc fec1 	bl	8000b44 <__aeabi_dcmpge>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d024      	beq.n	8003e12 <_etoa+0x3ba>
 8003dc8:	a365      	add	r3, pc, #404	; (adr r3, 8003f60 <_etoa+0x508>)
 8003dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003dd2:	f7fc fea3 	bl	8000b1c <__aeabi_dcmplt>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01a      	beq.n	8003e12 <_etoa+0x3ba>
      if ((int)prec > expval) {
 8003ddc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003de0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003de2:	429a      	cmp	r2, r3
 8003de4:	da07      	bge.n	8003df6 <_etoa+0x39e>
        prec = (unsigned)((int)prec - expval - 1);
 8003de6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8003dea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	3b01      	subs	r3, #1
 8003df0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003df4:	e002      	b.n	8003dfc <_etoa+0x3a4>
      }
      else {
        prec = 0;
 8003df6:	2300      	movs	r3, #0
 8003df8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
      flags |= FLAGS_PRECISION;   // make sure _ftoa respects precision
 8003dfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e00:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      // no characters in exponent
      minwidth = 0U;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	65bb      	str	r3, [r7, #88]	; 0x58
      expval   = 0;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e10:	e00e      	b.n	8003e30 <_etoa+0x3d8>
    }
    else {
      // we use one sigfig for the whole part
      if ((prec > 0) && (flags & FLAGS_PRECISION)) {
 8003e12:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00a      	beq.n	8003e30 <_etoa+0x3d8>
 8003e1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d004      	beq.n	8003e30 <_etoa+0x3d8>
        --prec;
 8003e26:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }
    }
  }

  // will everything fit?
  unsigned int fwidth = width;
 8003e30:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e34:	657b      	str	r3, [r7, #84]	; 0x54
  if (width > minwidth) {
 8003e36:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8003e3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d904      	bls.n	8003e4a <_etoa+0x3f2>
    // we didn't fall-back so subtract the characters required for the exponent
    fwidth -= minwidth;
 8003e40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e42:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	657b      	str	r3, [r7, #84]	; 0x54
 8003e48:	e001      	b.n	8003e4e <_etoa+0x3f6>
  } else {
    // not enough characters, so go back to default sizing
    fwidth = 0U;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	657b      	str	r3, [r7, #84]	; 0x54
  }
  if ((flags & FLAGS_LEFT) && minwidth) {
 8003e4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d004      	beq.n	8003e64 <_etoa+0x40c>
 8003e5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <_etoa+0x40c>
    // if we're padding on the right, DON'T pad the floating part
    fwidth = 0U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	657b      	str	r3, [r7, #84]	; 0x54
  }

  // rescale the float value
  if (expval) {
 8003e64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d009      	beq.n	8003e7e <_etoa+0x426>
    value /= conv.F;
 8003e6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003e72:	f7fc fd0b 	bl	800088c <__aeabi_ddiv>
 8003e76:	4602      	mov	r2, r0
 8003e78:	460b      	mov	r3, r1
 8003e7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  }

  // output the floating part
  const size_t start_idx = idx;
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	637b      	str	r3, [r7, #52]	; 0x34
  idx = _ftoa(out, buffer, idx, maxlen, negative ? -value : value, prec, fwidth, flags & ~FLAGS_ADAPT_EXP);
 8003e82:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d006      	beq.n	8003e98 <_etoa+0x440>
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	60bb      	str	r3, [r7, #8]
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e003      	b.n	8003ea0 <_etoa+0x448>
 8003e98:	ed97 7b04 	vldr	d7, [r7, #16]
 8003e9c:	ed87 7b02 	vstr	d7, [r7, #8]
 8003ea0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ea4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ea8:	9302      	str	r3, [sp, #8]
 8003eaa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003eac:	9301      	str	r3, [sp, #4]
 8003eae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003eb2:	9300      	str	r3, [sp, #0]
 8003eb4:	ed97 0b02 	vldr	d0, [r7, #8]
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	69fa      	ldr	r2, [r7, #28]
 8003ebc:	6a39      	ldr	r1, [r7, #32]
 8003ebe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ec0:	f7ff fb72 	bl	80035a8 <_ftoa>
 8003ec4:	61f8      	str	r0, [r7, #28]

  // output the exponent part
  if (minwidth) {
 8003ec6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d03f      	beq.n	8003f4c <_etoa+0x4f4>
    // output the exponential symbol
    out((flags & FLAGS_UPPERCASE) ? 'E' : 'e', buffer, idx++, maxlen);
 8003ecc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ed0:	f003 0320 	and.w	r3, r3, #32
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <_etoa+0x484>
 8003ed8:	2045      	movs	r0, #69	; 0x45
 8003eda:	e000      	b.n	8003ede <_etoa+0x486>
 8003edc:	2065      	movs	r0, #101	; 0x65
 8003ede:	69fa      	ldr	r2, [r7, #28]
 8003ee0:	1c53      	adds	r3, r2, #1
 8003ee2:	61fb      	str	r3, [r7, #28]
 8003ee4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	6a39      	ldr	r1, [r7, #32]
 8003eea:	47a0      	blx	r4
    // output the exponent value
    idx = _ntoa_long(out, buffer, idx, maxlen, (expval < 0) ? -expval : expval, expval < 0, 10, 0, minwidth-1, FLAGS_ZEROPAD | FLAGS_PLUS);
 8003eec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	bfb8      	it	lt
 8003ef2:	425b      	neglt	r3, r3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003ef8:	0fdb      	lsrs	r3, r3, #31
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003efe:	3a01      	subs	r2, #1
 8003f00:	2105      	movs	r1, #5
 8003f02:	9105      	str	r1, [sp, #20]
 8003f04:	9204      	str	r2, [sp, #16]
 8003f06:	2200      	movs	r2, #0
 8003f08:	9203      	str	r2, [sp, #12]
 8003f0a:	220a      	movs	r2, #10
 8003f0c:	9202      	str	r2, [sp, #8]
 8003f0e:	9301      	str	r3, [sp, #4]
 8003f10:	9000      	str	r0, [sp, #0]
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	6a39      	ldr	r1, [r7, #32]
 8003f18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f1a:	f7ff fa72 	bl	8003402 <_ntoa_long>
 8003f1e:	61f8      	str	r0, [r7, #28]
    // might need to right-pad spaces
    if (flags & FLAGS_LEFT) {
 8003f20:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003f24:	f003 0302 	and.w	r3, r3, #2
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d00f      	beq.n	8003f4c <_etoa+0x4f4>
      while (idx - start_idx < width) out(' ', buffer, idx++, maxlen);
 8003f2c:	e007      	b.n	8003f3e <_etoa+0x4e6>
 8003f2e:	69fa      	ldr	r2, [r7, #28]
 8003f30:	1c53      	adds	r3, r2, #1
 8003f32:	61fb      	str	r3, [r7, #28]
 8003f34:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	6a39      	ldr	r1, [r7, #32]
 8003f3a:	2020      	movs	r0, #32
 8003f3c:	47a0      	blx	r4
 8003f3e:	69fa      	ldr	r2, [r7, #28]
 8003f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d8f0      	bhi.n	8003f2e <_etoa+0x4d6>
    }
  }
  return idx;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3764      	adds	r7, #100	; 0x64
 8003f52:	46bd      	mov	sp, r7
 8003f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f58:	eb1c432d 	.word	0xeb1c432d
 8003f5c:	3f1a36e2 	.word	0x3f1a36e2
 8003f60:	00000000 	.word	0x00000000
 8003f64:	412e8480 	.word	0x412e8480

08003f68 <_vsnprintf>:
#endif  // PRINTF_SUPPORT_FLOAT


// internal vsnprintf
static int _vsnprintf(out_fct_type out, char* buffer, const size_t maxlen, const char* format, va_list va)
{
 8003f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f6c:	b0a3      	sub	sp, #140	; 0x8c
 8003f6e:	af0a      	add	r7, sp, #40	; 0x28
 8003f70:	6178      	str	r0, [r7, #20]
 8003f72:	6139      	str	r1, [r7, #16]
 8003f74:	60fa      	str	r2, [r7, #12]
 8003f76:	60bb      	str	r3, [r7, #8]
  unsigned int flags, width, precision, n;
  size_t idx = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (!buffer) {
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f040 84cf 	bne.w	8004922 <_vsnprintf+0x9ba>
    // use null output function
    out = _out_null;
 8003f84:	4ba8      	ldr	r3, [pc, #672]	; (8004228 <_vsnprintf+0x2c0>)
 8003f86:	617b      	str	r3, [r7, #20]
  }

  while (*format)
 8003f88:	f000 bccb 	b.w	8004922 <_vsnprintf+0x9ba>
  {
    // format specifier?  %[flags][width][.precision][length]
    if (*format != '%') {
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	2b25      	cmp	r3, #37	; 0x25
 8003f92:	d00d      	beq.n	8003fb0 <_vsnprintf+0x48>
      // no
      out(*format, buffer, idx++, maxlen);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	7818      	ldrb	r0, [r3, #0]
 8003f98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f9a:	1c53      	adds	r3, r2, #1
 8003f9c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f9e:	697c      	ldr	r4, [r7, #20]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6939      	ldr	r1, [r7, #16]
 8003fa4:	47a0      	blx	r4
      format++;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	3301      	adds	r3, #1
 8003faa:	60bb      	str	r3, [r7, #8]
      continue;
 8003fac:	f000 bcb9 	b.w	8004922 <_vsnprintf+0x9ba>
    }
    else {
      // yes, evaluate it
      format++;
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	60bb      	str	r3, [r7, #8]
    }

    // evaluate flags
    flags = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	65fb      	str	r3, [r7, #92]	; 0x5c
    do {
      switch (*format) {
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	3b20      	subs	r3, #32
 8003fc0:	2b10      	cmp	r3, #16
 8003fc2:	d857      	bhi.n	8004074 <_vsnprintf+0x10c>
 8003fc4:	a201      	add	r2, pc, #4	; (adr r2, 8003fcc <_vsnprintf+0x64>)
 8003fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fca:	bf00      	nop
 8003fcc:	0800404d 	.word	0x0800404d
 8003fd0:	08004075 	.word	0x08004075
 8003fd4:	08004075 	.word	0x08004075
 8003fd8:	08004061 	.word	0x08004061
 8003fdc:	08004075 	.word	0x08004075
 8003fe0:	08004075 	.word	0x08004075
 8003fe4:	08004075 	.word	0x08004075
 8003fe8:	08004075 	.word	0x08004075
 8003fec:	08004075 	.word	0x08004075
 8003ff0:	08004075 	.word	0x08004075
 8003ff4:	08004075 	.word	0x08004075
 8003ff8:	08004039 	.word	0x08004039
 8003ffc:	08004075 	.word	0x08004075
 8004000:	08004025 	.word	0x08004025
 8004004:	08004075 	.word	0x08004075
 8004008:	08004075 	.word	0x08004075
 800400c:	08004011 	.word	0x08004011
        case '0': flags |= FLAGS_ZEROPAD; format++; n = 1U; break;
 8004010:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004012:	f043 0301 	orr.w	r3, r3, #1
 8004016:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	3301      	adds	r3, #1
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	2301      	movs	r3, #1
 8004020:	653b      	str	r3, [r7, #80]	; 0x50
 8004022:	e02a      	b.n	800407a <_vsnprintf+0x112>
        case '-': flags |= FLAGS_LEFT;    format++; n = 1U; break;
 8004024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004026:	f043 0302 	orr.w	r3, r3, #2
 800402a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	3301      	adds	r3, #1
 8004030:	60bb      	str	r3, [r7, #8]
 8004032:	2301      	movs	r3, #1
 8004034:	653b      	str	r3, [r7, #80]	; 0x50
 8004036:	e020      	b.n	800407a <_vsnprintf+0x112>
        case '+': flags |= FLAGS_PLUS;    format++; n = 1U; break;
 8004038:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800403a:	f043 0304 	orr.w	r3, r3, #4
 800403e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	3301      	adds	r3, #1
 8004044:	60bb      	str	r3, [r7, #8]
 8004046:	2301      	movs	r3, #1
 8004048:	653b      	str	r3, [r7, #80]	; 0x50
 800404a:	e016      	b.n	800407a <_vsnprintf+0x112>
        case ' ': flags |= FLAGS_SPACE;   format++; n = 1U; break;
 800404c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800404e:	f043 0308 	orr.w	r3, r3, #8
 8004052:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	3301      	adds	r3, #1
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	2301      	movs	r3, #1
 800405c:	653b      	str	r3, [r7, #80]	; 0x50
 800405e:	e00c      	b.n	800407a <_vsnprintf+0x112>
        case '#': flags |= FLAGS_HASH;    format++; n = 1U; break;
 8004060:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004062:	f043 0310 	orr.w	r3, r3, #16
 8004066:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	3301      	adds	r3, #1
 800406c:	60bb      	str	r3, [r7, #8]
 800406e:	2301      	movs	r3, #1
 8004070:	653b      	str	r3, [r7, #80]	; 0x50
 8004072:	e002      	b.n	800407a <_vsnprintf+0x112>
        default :                                   n = 0U; break;
 8004074:	2300      	movs	r3, #0
 8004076:	653b      	str	r3, [r7, #80]	; 0x50
 8004078:	bf00      	nop
      }
    } while (n);
 800407a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800407c:	2b00      	cmp	r3, #0
 800407e:	d19c      	bne.n	8003fba <_vsnprintf+0x52>

    // evaluate width field
    width = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	65bb      	str	r3, [r7, #88]	; 0x58
    if (_is_digit(*format)) {
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff f853 	bl	8003134 <_is_digit>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d006      	beq.n	80040a2 <_vsnprintf+0x13a>
      width = _atoi(&format);
 8004094:	f107 0308 	add.w	r3, r7, #8
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff f862 	bl	8003162 <_atoi>
 800409e:	65b8      	str	r0, [r7, #88]	; 0x58
 80040a0:	e01a      	b.n	80040d8 <_vsnprintf+0x170>
    }
    else if (*format == '*') {
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	781b      	ldrb	r3, [r3, #0]
 80040a6:	2b2a      	cmp	r3, #42	; 0x2a
 80040a8:	d116      	bne.n	80040d8 <_vsnprintf+0x170>
      const int w = va_arg(va, int);
 80040aa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80040ae:	1d1a      	adds	r2, r3, #4
 80040b0:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	63bb      	str	r3, [r7, #56]	; 0x38
      if (w < 0) {
 80040b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	da07      	bge.n	80040ce <_vsnprintf+0x166>
        flags |= FLAGS_LEFT;    // reverse padding
 80040be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040c0:	f043 0302 	orr.w	r3, r3, #2
 80040c4:	65fb      	str	r3, [r7, #92]	; 0x5c
        width = (unsigned int)-w;
 80040c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c8:	425b      	negs	r3, r3
 80040ca:	65bb      	str	r3, [r7, #88]	; 0x58
 80040cc:	e001      	b.n	80040d2 <_vsnprintf+0x16a>
      }
      else {
        width = (unsigned int)w;
 80040ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040d0:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      format++;
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	3301      	adds	r3, #1
 80040d6:	60bb      	str	r3, [r7, #8]
    }

    // evaluate precision field
    precision = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	657b      	str	r3, [r7, #84]	; 0x54
    if (*format == '.') {
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	2b2e      	cmp	r3, #46	; 0x2e
 80040e2:	d127      	bne.n	8004134 <_vsnprintf+0x1cc>
      flags |= FLAGS_PRECISION;
 80040e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ea:	65fb      	str	r3, [r7, #92]	; 0x5c
      format++;
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	3301      	adds	r3, #1
 80040f0:	60bb      	str	r3, [r7, #8]
      if (_is_digit(*format)) {
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff f81c 	bl	8003134 <_is_digit>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d006      	beq.n	8004110 <_vsnprintf+0x1a8>
        precision = _atoi(&format);
 8004102:	f107 0308 	add.w	r3, r7, #8
 8004106:	4618      	mov	r0, r3
 8004108:	f7ff f82b 	bl	8003162 <_atoi>
 800410c:	6578      	str	r0, [r7, #84]	; 0x54
 800410e:	e011      	b.n	8004134 <_vsnprintf+0x1cc>
      }
      else if (*format == '*') {
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	2b2a      	cmp	r3, #42	; 0x2a
 8004116:	d10d      	bne.n	8004134 <_vsnprintf+0x1cc>
        const int prec = (int)va_arg(va, int);
 8004118:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800411c:	1d1a      	adds	r2, r3, #4
 800411e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	637b      	str	r3, [r7, #52]	; 0x34
        precision = prec > 0 ? (unsigned int)prec : 0U;
 8004126:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004128:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800412c:	657b      	str	r3, [r7, #84]	; 0x54
        format++;
 800412e:	68bb      	ldr	r3, [r7, #8]
 8004130:	3301      	adds	r3, #1
 8004132:	60bb      	str	r3, [r7, #8]
      }
    }

    // evaluate length field
    switch (*format) {
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	781b      	ldrb	r3, [r3, #0]
 8004138:	3b68      	subs	r3, #104	; 0x68
 800413a:	2b12      	cmp	r3, #18
 800413c:	d866      	bhi.n	800420c <_vsnprintf+0x2a4>
 800413e:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <_vsnprintf+0x1dc>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	080041b7 	.word	0x080041b7
 8004148:	0800420d 	.word	0x0800420d
 800414c:	080041ed 	.word	0x080041ed
 8004150:	0800420d 	.word	0x0800420d
 8004154:	08004191 	.word	0x08004191
 8004158:	0800420d 	.word	0x0800420d
 800415c:	0800420d 	.word	0x0800420d
 8004160:	0800420d 	.word	0x0800420d
 8004164:	0800420d 	.word	0x0800420d
 8004168:	0800420d 	.word	0x0800420d
 800416c:	0800420d 	.word	0x0800420d
 8004170:	0800420d 	.word	0x0800420d
 8004174:	080041dd 	.word	0x080041dd
 8004178:	0800420d 	.word	0x0800420d
 800417c:	0800420d 	.word	0x0800420d
 8004180:	0800420d 	.word	0x0800420d
 8004184:	0800420d 	.word	0x0800420d
 8004188:	0800420d 	.word	0x0800420d
 800418c:	080041fd 	.word	0x080041fd
      case 'l' :
        flags |= FLAGS_LONG;
 8004190:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004192:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004196:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	3301      	adds	r3, #1
 800419c:	60bb      	str	r3, [r7, #8]
        if (*format == 'l') {
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	2b6c      	cmp	r3, #108	; 0x6c
 80041a4:	d134      	bne.n	8004210 <_vsnprintf+0x2a8>
          flags |= FLAGS_LONG_LONG;
 80041a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041ac:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	3301      	adds	r3, #1
 80041b2:	60bb      	str	r3, [r7, #8]
        }
        break;
 80041b4:	e02c      	b.n	8004210 <_vsnprintf+0x2a8>
      case 'h' :
        flags |= FLAGS_SHORT;
 80041b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041bc:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	3301      	adds	r3, #1
 80041c2:	60bb      	str	r3, [r7, #8]
        if (*format == 'h') {
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	2b68      	cmp	r3, #104	; 0x68
 80041ca:	d123      	bne.n	8004214 <_vsnprintf+0x2ac>
          flags |= FLAGS_CHAR;
 80041cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041d2:	65fb      	str	r3, [r7, #92]	; 0x5c
          format++;
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	3301      	adds	r3, #1
 80041d8:	60bb      	str	r3, [r7, #8]
        }
        break;
 80041da:	e01b      	b.n	8004214 <_vsnprintf+0x2ac>
#if defined(PRINTF_SUPPORT_PTRDIFF_T)
      case 't' :
        flags |= (sizeof(ptrdiff_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80041dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041e2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	3301      	adds	r3, #1
 80041e8:	60bb      	str	r3, [r7, #8]
        break;
 80041ea:	e014      	b.n	8004216 <_vsnprintf+0x2ae>
#endif
      case 'j' :
        flags |= (sizeof(intmax_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80041ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80041f2:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	3301      	adds	r3, #1
 80041f8:	60bb      	str	r3, [r7, #8]
        break;
 80041fa:	e00c      	b.n	8004216 <_vsnprintf+0x2ae>
      case 'z' :
        flags |= (sizeof(size_t) == sizeof(long) ? FLAGS_LONG : FLAGS_LONG_LONG);
 80041fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004202:	65fb      	str	r3, [r7, #92]	; 0x5c
        format++;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	3301      	adds	r3, #1
 8004208:	60bb      	str	r3, [r7, #8]
        break;
 800420a:	e004      	b.n	8004216 <_vsnprintf+0x2ae>
      default :
        break;
 800420c:	bf00      	nop
 800420e:	e002      	b.n	8004216 <_vsnprintf+0x2ae>
        break;
 8004210:	bf00      	nop
 8004212:	e000      	b.n	8004216 <_vsnprintf+0x2ae>
        break;
 8004214:	bf00      	nop
    }

    // evaluate specifier
    switch (*format) {
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b67      	cmp	r3, #103	; 0x67
 800421c:	f300 80b8 	bgt.w	8004390 <_vsnprintf+0x428>
 8004220:	2b25      	cmp	r3, #37	; 0x25
 8004222:	da27      	bge.n	8004274 <_vsnprintf+0x30c>
 8004224:	e370      	b.n	8004908 <_vsnprintf+0x9a0>
 8004226:	bf00      	nop
 8004228:	080030b9 	.word	0x080030b9
 800422c:	3b69      	subs	r3, #105	; 0x69
 800422e:	2201      	movs	r2, #1
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	f249 0241 	movw	r2, #36929	; 0x9041
 8004238:	401a      	ands	r2, r3
 800423a:	2a00      	cmp	r2, #0
 800423c:	bf14      	ite	ne
 800423e:	2201      	movne	r2, #1
 8004240:	2200      	moveq	r2, #0
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	2a00      	cmp	r2, #0
 8004246:	f040 80aa 	bne.w	800439e <_vsnprintf+0x436>
 800424a:	f003 0280 	and.w	r2, r3, #128	; 0x80
 800424e:	2a00      	cmp	r2, #0
 8004250:	bf14      	ite	ne
 8004252:	2201      	movne	r2, #1
 8004254:	2200      	moveq	r2, #0
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	2a00      	cmp	r2, #0
 800425a:	f040 82fb 	bne.w	8004854 <_vsnprintf+0x8ec>
 800425e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004262:	2b00      	cmp	r3, #0
 8004264:	bf14      	ite	ne
 8004266:	2301      	movne	r3, #1
 8004268:	2300      	moveq	r3, #0
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	f040 828d 	bne.w	800478c <_vsnprintf+0x824>
 8004272:	e349      	b.n	8004908 <_vsnprintf+0x9a0>
 8004274:	3b25      	subs	r3, #37	; 0x25
 8004276:	2b42      	cmp	r3, #66	; 0x42
 8004278:	f200 8346 	bhi.w	8004908 <_vsnprintf+0x9a0>
 800427c:	a201      	add	r2, pc, #4	; (adr r2, 8004284 <_vsnprintf+0x31c>)
 800427e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004282:	bf00      	nop
 8004284:	080048f1 	.word	0x080048f1
 8004288:	08004909 	.word	0x08004909
 800428c:	08004909 	.word	0x08004909
 8004290:	08004909 	.word	0x08004909
 8004294:	08004909 	.word	0x08004909
 8004298:	08004909 	.word	0x08004909
 800429c:	08004909 	.word	0x08004909
 80042a0:	08004909 	.word	0x08004909
 80042a4:	08004909 	.word	0x08004909
 80042a8:	08004909 	.word	0x08004909
 80042ac:	08004909 	.word	0x08004909
 80042b0:	08004909 	.word	0x08004909
 80042b4:	08004909 	.word	0x08004909
 80042b8:	08004909 	.word	0x08004909
 80042bc:	08004909 	.word	0x08004909
 80042c0:	08004909 	.word	0x08004909
 80042c4:	08004909 	.word	0x08004909
 80042c8:	08004909 	.word	0x08004909
 80042cc:	08004909 	.word	0x08004909
 80042d0:	08004909 	.word	0x08004909
 80042d4:	08004909 	.word	0x08004909
 80042d8:	08004909 	.word	0x08004909
 80042dc:	08004909 	.word	0x08004909
 80042e0:	08004909 	.word	0x08004909
 80042e4:	08004909 	.word	0x08004909
 80042e8:	08004909 	.word	0x08004909
 80042ec:	08004909 	.word	0x08004909
 80042f0:	08004909 	.word	0x08004909
 80042f4:	08004909 	.word	0x08004909
 80042f8:	08004909 	.word	0x08004909
 80042fc:	08004909 	.word	0x08004909
 8004300:	08004909 	.word	0x08004909
 8004304:	080046a5 	.word	0x080046a5
 8004308:	08004655 	.word	0x08004655
 800430c:	080046a5 	.word	0x080046a5
 8004310:	08004909 	.word	0x08004909
 8004314:	08004909 	.word	0x08004909
 8004318:	08004909 	.word	0x08004909
 800431c:	08004909 	.word	0x08004909
 8004320:	08004909 	.word	0x08004909
 8004324:	08004909 	.word	0x08004909
 8004328:	08004909 	.word	0x08004909
 800432c:	08004909 	.word	0x08004909
 8004330:	08004909 	.word	0x08004909
 8004334:	08004909 	.word	0x08004909
 8004338:	08004909 	.word	0x08004909
 800433c:	08004909 	.word	0x08004909
 8004340:	08004909 	.word	0x08004909
 8004344:	08004909 	.word	0x08004909
 8004348:	08004909 	.word	0x08004909
 800434c:	08004909 	.word	0x08004909
 8004350:	0800439f 	.word	0x0800439f
 8004354:	08004909 	.word	0x08004909
 8004358:	08004909 	.word	0x08004909
 800435c:	08004909 	.word	0x08004909
 8004360:	08004909 	.word	0x08004909
 8004364:	08004909 	.word	0x08004909
 8004368:	08004909 	.word	0x08004909
 800436c:	08004909 	.word	0x08004909
 8004370:	08004909 	.word	0x08004909
 8004374:	08004909 	.word	0x08004909
 8004378:	0800439f 	.word	0x0800439f
 800437c:	08004715 	.word	0x08004715
 8004380:	0800439f 	.word	0x0800439f
 8004384:	080046a5 	.word	0x080046a5
 8004388:	08004655 	.word	0x08004655
 800438c:	080046a5 	.word	0x080046a5
 8004390:	2b78      	cmp	r3, #120	; 0x78
 8004392:	f300 82b9 	bgt.w	8004908 <_vsnprintf+0x9a0>
 8004396:	2b69      	cmp	r3, #105	; 0x69
 8004398:	f6bf af48 	bge.w	800422c <_vsnprintf+0x2c4>
 800439c:	e2b4      	b.n	8004908 <_vsnprintf+0x9a0>
      case 'X' :
      case 'o' :
      case 'b' : {
        // set the base
        unsigned int base;
        if (*format == 'x' || *format == 'X') {
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	2b78      	cmp	r3, #120	; 0x78
 80043a4:	d003      	beq.n	80043ae <_vsnprintf+0x446>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b58      	cmp	r3, #88	; 0x58
 80043ac:	d102      	bne.n	80043b4 <_vsnprintf+0x44c>
          base = 16U;
 80043ae:	2310      	movs	r3, #16
 80043b0:	64bb      	str	r3, [r7, #72]	; 0x48
 80043b2:	e013      	b.n	80043dc <_vsnprintf+0x474>
        }
        else if (*format == 'o') {
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	2b6f      	cmp	r3, #111	; 0x6f
 80043ba:	d102      	bne.n	80043c2 <_vsnprintf+0x45a>
          base =  8U;
 80043bc:	2308      	movs	r3, #8
 80043be:	64bb      	str	r3, [r7, #72]	; 0x48
 80043c0:	e00c      	b.n	80043dc <_vsnprintf+0x474>
        }
        else if (*format == 'b') {
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	2b62      	cmp	r3, #98	; 0x62
 80043c8:	d102      	bne.n	80043d0 <_vsnprintf+0x468>
          base =  2U;
 80043ca:	2302      	movs	r3, #2
 80043cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80043ce:	e005      	b.n	80043dc <_vsnprintf+0x474>
        }
        else {
          base = 10U;
 80043d0:	230a      	movs	r3, #10
 80043d2:	64bb      	str	r3, [r7, #72]	; 0x48
          flags &= ~FLAGS_HASH;   // no hash for dec format
 80043d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043d6:	f023 0310 	bic.w	r3, r3, #16
 80043da:	65fb      	str	r3, [r7, #92]	; 0x5c
        }
        // uppercase
        if (*format == 'X') {
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	2b58      	cmp	r3, #88	; 0x58
 80043e2:	d103      	bne.n	80043ec <_vsnprintf+0x484>
          flags |= FLAGS_UPPERCASE;
 80043e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043e6:	f043 0320 	orr.w	r3, r3, #32
 80043ea:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // no plus or space flag for u, x, X, o, b
        if ((*format != 'i') && (*format != 'd')) {
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	781b      	ldrb	r3, [r3, #0]
 80043f0:	2b69      	cmp	r3, #105	; 0x69
 80043f2:	d007      	beq.n	8004404 <_vsnprintf+0x49c>
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	781b      	ldrb	r3, [r3, #0]
 80043f8:	2b64      	cmp	r3, #100	; 0x64
 80043fa:	d003      	beq.n	8004404 <_vsnprintf+0x49c>
          flags &= ~(FLAGS_PLUS | FLAGS_SPACE);
 80043fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043fe:	f023 030c 	bic.w	r3, r3, #12
 8004402:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // ignore '0' flag when precision is given
        if (flags & FLAGS_PRECISION) {
 8004404:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004406:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <_vsnprintf+0x4ae>
          flags &= ~FLAGS_ZEROPAD;
 800440e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004410:	f023 0301 	bic.w	r3, r3, #1
 8004414:	65fb      	str	r3, [r7, #92]	; 0x5c
        }

        // convert the integer
        if ((*format == 'i') || (*format == 'd')) {
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	2b69      	cmp	r3, #105	; 0x69
 800441c:	d004      	beq.n	8004428 <_vsnprintf+0x4c0>
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	781b      	ldrb	r3, [r3, #0]
 8004422:	2b64      	cmp	r3, #100	; 0x64
 8004424:	f040 8098 	bne.w	8004558 <_vsnprintf+0x5f0>
          // signed
          if (flags & FLAGS_LONG_LONG) {
 8004428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800442a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800442e:	2b00      	cmp	r3, #0
 8004430:	d031      	beq.n	8004496 <_vsnprintf+0x52e>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            const long long value = va_arg(va, long long);
 8004432:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004436:	3307      	adds	r3, #7
 8004438:	f023 0307 	bic.w	r3, r3, #7
 800443c:	f103 0208 	add.w	r2, r3, #8
 8004440:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004448:	e9c7 2306 	strd	r2, r3, [r7, #24]
            idx = _ntoa_long_long(out, buffer, idx, maxlen, (unsigned long long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 800444c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004450:	2b00      	cmp	r3, #0
 8004452:	da06      	bge.n	8004462 <_vsnprintf+0x4fa>
 8004454:	2100      	movs	r1, #0
 8004456:	f1d2 0800 	rsbs	r8, r2, #0
 800445a:	eb61 0903 	sbc.w	r9, r1, r3
 800445e:	4642      	mov	r2, r8
 8004460:	464b      	mov	r3, r9
 8004462:	69f9      	ldr	r1, [r7, #28]
 8004464:	0fc9      	lsrs	r1, r1, #31
 8004466:	b2c9      	uxtb	r1, r1
 8004468:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800446a:	2400      	movs	r4, #0
 800446c:	4682      	mov	sl, r0
 800446e:	46a3      	mov	fp, r4
 8004470:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8004472:	9008      	str	r0, [sp, #32]
 8004474:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004476:	9007      	str	r0, [sp, #28]
 8004478:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800447a:	9006      	str	r0, [sp, #24]
 800447c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004480:	9102      	str	r1, [sp, #8]
 8004482:	e9cd 2300 	strd	r2, r3, [sp]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800448a:	6939      	ldr	r1, [r7, #16]
 800448c:	6978      	ldr	r0, [r7, #20]
 800448e:	f7ff f81e 	bl	80034ce <_ntoa_long_long>
 8004492:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004494:	e0da      	b.n	800464c <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 8004496:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800449c:	2b00      	cmp	r3, #0
 800449e:	d020      	beq.n	80044e2 <_vsnprintf+0x57a>
            const long value = va_arg(va, long);
 80044a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044a4:	1d1a      	adds	r2, r3, #4
 80044a6:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	627b      	str	r3, [r7, #36]	; 0x24
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 80044ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	bfb8      	it	lt
 80044b4:	425b      	neglt	r3, r3
 80044b6:	4619      	mov	r1, r3
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	0fdb      	lsrs	r3, r3, #31
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044c0:	9205      	str	r2, [sp, #20]
 80044c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80044c4:	9204      	str	r2, [sp, #16]
 80044c6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80044c8:	9203      	str	r2, [sp, #12]
 80044ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044cc:	9202      	str	r2, [sp, #8]
 80044ce:	9301      	str	r3, [sp, #4]
 80044d0:	9100      	str	r1, [sp, #0]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80044d6:	6939      	ldr	r1, [r7, #16]
 80044d8:	6978      	ldr	r0, [r7, #20]
 80044da:	f7fe ff92 	bl	8003402 <_ntoa_long>
 80044de:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 80044e0:	e0b4      	b.n	800464c <_vsnprintf+0x6e4>
          }
          else {
            const int value = (flags & FLAGS_CHAR) ? (char)va_arg(va, int) : (flags & FLAGS_SHORT) ? (short int)va_arg(va, int) : va_arg(va, int);
 80044e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d007      	beq.n	80044fc <_vsnprintf+0x594>
 80044ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044f0:	1d1a      	adds	r2, r3, #4
 80044f2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	e012      	b.n	8004522 <_vsnprintf+0x5ba>
 80044fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80044fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004502:	2b00      	cmp	r3, #0
 8004504:	d007      	beq.n	8004516 <_vsnprintf+0x5ae>
 8004506:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800450a:	1d1a      	adds	r2, r3, #4
 800450c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	b21b      	sxth	r3, r3
 8004514:	e005      	b.n	8004522 <_vsnprintf+0x5ba>
 8004516:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800451a:	1d1a      	adds	r2, r3, #4
 800451c:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	62bb      	str	r3, [r7, #40]	; 0x28
            idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned int)(value > 0 ? value : 0 - value), value < 0, base, precision, width, flags);
 8004524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004526:	2b00      	cmp	r3, #0
 8004528:	bfb8      	it	lt
 800452a:	425b      	neglt	r3, r3
 800452c:	4619      	mov	r1, r3
 800452e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004530:	0fdb      	lsrs	r3, r3, #31
 8004532:	b2db      	uxtb	r3, r3
 8004534:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004536:	9205      	str	r2, [sp, #20]
 8004538:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800453a:	9204      	str	r2, [sp, #16]
 800453c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800453e:	9203      	str	r2, [sp, #12]
 8004540:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004542:	9202      	str	r2, [sp, #8]
 8004544:	9301      	str	r3, [sp, #4]
 8004546:	9100      	str	r1, [sp, #0]
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800454c:	6939      	ldr	r1, [r7, #16]
 800454e:	6978      	ldr	r0, [r7, #20]
 8004550:	f7fe ff57 	bl	8003402 <_ntoa_long>
 8004554:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (flags & FLAGS_LONG_LONG) {
 8004556:	e079      	b.n	800464c <_vsnprintf+0x6e4>
          }
        }
        else {
          // unsigned
          if (flags & FLAGS_LONG_LONG) {
 8004558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800455a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800455e:	2b00      	cmp	r3, #0
 8004560:	d022      	beq.n	80045a8 <_vsnprintf+0x640>
#if defined(PRINTF_SUPPORT_LONG_LONG)
            idx = _ntoa_long_long(out, buffer, idx, maxlen, va_arg(va, unsigned long long), false, base, precision, width, flags);
 8004562:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004566:	3307      	adds	r3, #7
 8004568:	f023 0307 	bic.w	r3, r3, #7
 800456c:	f103 0208 	add.w	r2, r3, #8
 8004570:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004578:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800457a:	2000      	movs	r0, #0
 800457c:	460d      	mov	r5, r1
 800457e:	4606      	mov	r6, r0
 8004580:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8004582:	9108      	str	r1, [sp, #32]
 8004584:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004586:	9107      	str	r1, [sp, #28]
 8004588:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800458a:	9106      	str	r1, [sp, #24]
 800458c:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8004590:	2100      	movs	r1, #0
 8004592:	9102      	str	r1, [sp, #8]
 8004594:	e9cd 2300 	strd	r2, r3, [sp]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800459c:	6939      	ldr	r1, [r7, #16]
 800459e:	6978      	ldr	r0, [r7, #20]
 80045a0:	f7fe ff95 	bl	80034ce <_ntoa_long_long>
 80045a4:	64f8      	str	r0, [r7, #76]	; 0x4c
 80045a6:	e051      	b.n	800464c <_vsnprintf+0x6e4>
#endif
          }
          else if (flags & FLAGS_LONG) {
 80045a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d018      	beq.n	80045e4 <_vsnprintf+0x67c>
            idx = _ntoa_long(out, buffer, idx, maxlen, va_arg(va, unsigned long), false, base, precision, width, flags);
 80045b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045b6:	1d1a      	adds	r2, r3, #4
 80045b8:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80045c0:	9205      	str	r2, [sp, #20]
 80045c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80045c4:	9204      	str	r2, [sp, #16]
 80045c6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80045c8:	9203      	str	r2, [sp, #12]
 80045ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80045cc:	9202      	str	r2, [sp, #8]
 80045ce:	2200      	movs	r2, #0
 80045d0:	9201      	str	r2, [sp, #4]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80045d8:	6939      	ldr	r1, [r7, #16]
 80045da:	6978      	ldr	r0, [r7, #20]
 80045dc:	f7fe ff11 	bl	8003402 <_ntoa_long>
 80045e0:	64f8      	str	r0, [r7, #76]	; 0x4c
 80045e2:	e033      	b.n	800464c <_vsnprintf+0x6e4>
          }
          else {
            const unsigned int value = (flags & FLAGS_CHAR) ? (unsigned char)va_arg(va, unsigned int) : (flags & FLAGS_SHORT) ? (unsigned short int)va_arg(va, unsigned int) : va_arg(va, unsigned int);
 80045e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80045e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d007      	beq.n	80045fe <_vsnprintf+0x696>
 80045ee:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045f2:	1d1a      	adds	r2, r3, #4
 80045f4:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	e012      	b.n	8004624 <_vsnprintf+0x6bc>
 80045fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <_vsnprintf+0x6b0>
 8004608:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800460c:	1d1a      	adds	r2, r3, #4
 800460e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	b29b      	uxth	r3, r3
 8004616:	e005      	b.n	8004624 <_vsnprintf+0x6bc>
 8004618:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800461c:	1d1a      	adds	r2, r3, #4
 800461e:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	62fb      	str	r3, [r7, #44]	; 0x2c
            idx = _ntoa_long(out, buffer, idx, maxlen, value, false, base, precision, width, flags);
 8004626:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004628:	9305      	str	r3, [sp, #20]
 800462a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800462c:	9304      	str	r3, [sp, #16]
 800462e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004630:	9303      	str	r3, [sp, #12]
 8004632:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004634:	9302      	str	r3, [sp, #8]
 8004636:	2300      	movs	r3, #0
 8004638:	9301      	str	r3, [sp, #4]
 800463a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004642:	6939      	ldr	r1, [r7, #16]
 8004644:	6978      	ldr	r0, [r7, #20]
 8004646:	f7fe fedc 	bl	8003402 <_ntoa_long>
 800464a:	64f8      	str	r0, [r7, #76]	; 0x4c
          }
        }
        format++;
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	3301      	adds	r3, #1
 8004650:	60bb      	str	r3, [r7, #8]
        break;
 8004652:	e166      	b.n	8004922 <_vsnprintf+0x9ba>
      }
#if defined(PRINTF_SUPPORT_FLOAT)
      case 'f' :
      case 'F' :
        if (*format == 'F') flags |= FLAGS_UPPERCASE;
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	781b      	ldrb	r3, [r3, #0]
 8004658:	2b46      	cmp	r3, #70	; 0x46
 800465a:	d103      	bne.n	8004664 <_vsnprintf+0x6fc>
 800465c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800465e:	f043 0320 	orr.w	r3, r3, #32
 8004662:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _ftoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 8004664:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004668:	3307      	adds	r3, #7
 800466a:	f023 0307 	bic.w	r3, r3, #7
 800466e:	f103 0208 	add.w	r2, r3, #8
 8004672:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004676:	ed93 7b00 	vldr	d7, [r3]
 800467a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800467c:	9302      	str	r3, [sp, #8]
 800467e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004680:	9301      	str	r3, [sp, #4]
 8004682:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004684:	9300      	str	r3, [sp, #0]
 8004686:	eeb0 0a47 	vmov.f32	s0, s14
 800468a:	eef0 0a67 	vmov.f32	s1, s15
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004692:	6939      	ldr	r1, [r7, #16]
 8004694:	6978      	ldr	r0, [r7, #20]
 8004696:	f7fe ff87 	bl	80035a8 <_ftoa>
 800469a:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	3301      	adds	r3, #1
 80046a0:	60bb      	str	r3, [r7, #8]
        break;
 80046a2:	e13e      	b.n	8004922 <_vsnprintf+0x9ba>
#if defined(PRINTF_SUPPORT_EXPONENTIAL)
      case 'e':
      case 'E':
      case 'g':
      case 'G':
        if ((*format == 'g')||(*format == 'G')) flags |= FLAGS_ADAPT_EXP;
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b67      	cmp	r3, #103	; 0x67
 80046aa:	d003      	beq.n	80046b4 <_vsnprintf+0x74c>
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	781b      	ldrb	r3, [r3, #0]
 80046b0:	2b47      	cmp	r3, #71	; 0x47
 80046b2:	d103      	bne.n	80046bc <_vsnprintf+0x754>
 80046b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80046ba:	65fb      	str	r3, [r7, #92]	; 0x5c
        if ((*format == 'E')||(*format == 'G')) flags |= FLAGS_UPPERCASE;
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	2b45      	cmp	r3, #69	; 0x45
 80046c2:	d003      	beq.n	80046cc <_vsnprintf+0x764>
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	2b47      	cmp	r3, #71	; 0x47
 80046ca:	d103      	bne.n	80046d4 <_vsnprintf+0x76c>
 80046cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046ce:	f043 0320 	orr.w	r3, r3, #32
 80046d2:	65fb      	str	r3, [r7, #92]	; 0x5c
        idx = _etoa(out, buffer, idx, maxlen, va_arg(va, double), precision, width, flags);
 80046d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80046d8:	3307      	adds	r3, #7
 80046da:	f023 0307 	bic.w	r3, r3, #7
 80046de:	f103 0208 	add.w	r2, r3, #8
 80046e2:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80046e6:	ed93 7b00 	vldr	d7, [r3]
 80046ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046ec:	9302      	str	r3, [sp, #8]
 80046ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80046f0:	9301      	str	r3, [sp, #4]
 80046f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046f4:	9300      	str	r3, [sp, #0]
 80046f6:	eeb0 0a47 	vmov.f32	s0, s14
 80046fa:	eef0 0a67 	vmov.f32	s1, s15
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004702:	6939      	ldr	r1, [r7, #16]
 8004704:	6978      	ldr	r0, [r7, #20]
 8004706:	f7ff f9a7 	bl	8003a58 <_etoa>
 800470a:	64f8      	str	r0, [r7, #76]	; 0x4c
        format++;
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	3301      	adds	r3, #1
 8004710:	60bb      	str	r3, [r7, #8]
        break;
 8004712:	e106      	b.n	8004922 <_vsnprintf+0x9ba>
#endif  // PRINTF_SUPPORT_EXPONENTIAL
#endif  // PRINTF_SUPPORT_FLOAT
      case 'c' : {
        unsigned int l = 1U;
 8004714:	2301      	movs	r3, #1
 8004716:	647b      	str	r3, [r7, #68]	; 0x44
        // pre padding
        if (!(flags & FLAGS_LEFT)) {
 8004718:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10e      	bne.n	8004740 <_vsnprintf+0x7d8>
          while (l++ < width) {
 8004722:	e007      	b.n	8004734 <_vsnprintf+0x7cc>
            out(' ', buffer, idx++, maxlen);
 8004724:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004726:	1c53      	adds	r3, r2, #1
 8004728:	64fb      	str	r3, [r7, #76]	; 0x4c
 800472a:	697c      	ldr	r4, [r7, #20]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6939      	ldr	r1, [r7, #16]
 8004730:	2020      	movs	r0, #32
 8004732:	47a0      	blx	r4
          while (l++ < width) {
 8004734:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004736:	1c5a      	adds	r2, r3, #1
 8004738:	647a      	str	r2, [r7, #68]	; 0x44
 800473a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800473c:	429a      	cmp	r2, r3
 800473e:	d8f1      	bhi.n	8004724 <_vsnprintf+0x7bc>
          }
        }
        // char output
        out((char)va_arg(va, int), buffer, idx++, maxlen);
 8004740:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004744:	1d1a      	adds	r2, r3, #4
 8004746:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	b2d8      	uxtb	r0, r3
 800474e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004750:	1c53      	adds	r3, r2, #1
 8004752:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004754:	697c      	ldr	r4, [r7, #20]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6939      	ldr	r1, [r7, #16]
 800475a:	47a0      	blx	r4
        // post padding
        if (flags & FLAGS_LEFT) {
 800475c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d00e      	beq.n	8004784 <_vsnprintf+0x81c>
          while (l++ < width) {
 8004766:	e007      	b.n	8004778 <_vsnprintf+0x810>
            out(' ', buffer, idx++, maxlen);
 8004768:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800476a:	1c53      	adds	r3, r2, #1
 800476c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800476e:	697c      	ldr	r4, [r7, #20]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6939      	ldr	r1, [r7, #16]
 8004774:	2020      	movs	r0, #32
 8004776:	47a0      	blx	r4
          while (l++ < width) {
 8004778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800477a:	1c5a      	adds	r2, r3, #1
 800477c:	647a      	str	r2, [r7, #68]	; 0x44
 800477e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004780:	429a      	cmp	r2, r3
 8004782:	d8f1      	bhi.n	8004768 <_vsnprintf+0x800>
          }
        }
        format++;
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	3301      	adds	r3, #1
 8004788:	60bb      	str	r3, [r7, #8]
        break;
 800478a:	e0ca      	b.n	8004922 <_vsnprintf+0x9ba>
      }

      case 's' : {
        const char* p = va_arg(va, char*);
 800478c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004790:	1d1a      	adds	r2, r3, #4
 8004792:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	643b      	str	r3, [r7, #64]	; 0x40
        unsigned int l = _strnlen_s(p, precision ? precision : (size_t)-1);
 800479a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800479c:	2b00      	cmp	r3, #0
 800479e:	d001      	beq.n	80047a4 <_vsnprintf+0x83c>
 80047a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047a2:	e001      	b.n	80047a8 <_vsnprintf+0x840>
 80047a4:	f04f 33ff 	mov.w	r3, #4294967295
 80047a8:	4619      	mov	r1, r3
 80047aa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80047ac:	f7fe fca5 	bl	80030fa <_strnlen_s>
 80047b0:	63f8      	str	r0, [r7, #60]	; 0x3c
        // pre padding
        if (flags & FLAGS_PRECISION) {
 80047b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d005      	beq.n	80047c8 <_vsnprintf+0x860>
          l = (l < precision ? l : precision);
 80047bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80047be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80047c0:	4293      	cmp	r3, r2
 80047c2:	bf28      	it	cs
 80047c4:	4613      	movcs	r3, r2
 80047c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        if (!(flags & FLAGS_LEFT)) {
 80047c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d11a      	bne.n	8004808 <_vsnprintf+0x8a0>
          while (l++ < width) {
 80047d2:	e007      	b.n	80047e4 <_vsnprintf+0x87c>
            out(' ', buffer, idx++, maxlen);
 80047d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047d6:	1c53      	adds	r3, r2, #1
 80047d8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047da:	697c      	ldr	r4, [r7, #20]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6939      	ldr	r1, [r7, #16]
 80047e0:	2020      	movs	r0, #32
 80047e2:	47a0      	blx	r4
          while (l++ < width) {
 80047e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80047ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d8f1      	bhi.n	80047d4 <_vsnprintf+0x86c>
          }
        }
        // string output
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 80047f0:	e00a      	b.n	8004808 <_vsnprintf+0x8a0>
          out(*(p++), buffer, idx++, maxlen);
 80047f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80047f4:	1c5a      	adds	r2, r3, #1
 80047f6:	643a      	str	r2, [r7, #64]	; 0x40
 80047f8:	7818      	ldrb	r0, [r3, #0]
 80047fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80047fc:	1c53      	adds	r3, r2, #1
 80047fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004800:	697c      	ldr	r4, [r7, #20]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6939      	ldr	r1, [r7, #16]
 8004806:	47a0      	blx	r4
        while ((*p != 0) && (!(flags & FLAGS_PRECISION) || precision--)) {
 8004808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d009      	beq.n	8004824 <_vsnprintf+0x8bc>
 8004810:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004816:	2b00      	cmp	r3, #0
 8004818:	d0eb      	beq.n	80047f2 <_vsnprintf+0x88a>
 800481a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800481c:	1e5a      	subs	r2, r3, #1
 800481e:	657a      	str	r2, [r7, #84]	; 0x54
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1e6      	bne.n	80047f2 <_vsnprintf+0x88a>
        }
        // post padding
        if (flags & FLAGS_LEFT) {
 8004824:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00e      	beq.n	800484c <_vsnprintf+0x8e4>
          while (l++ < width) {
 800482e:	e007      	b.n	8004840 <_vsnprintf+0x8d8>
            out(' ', buffer, idx++, maxlen);
 8004830:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004832:	1c53      	adds	r3, r2, #1
 8004834:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004836:	697c      	ldr	r4, [r7, #20]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6939      	ldr	r1, [r7, #16]
 800483c:	2020      	movs	r0, #32
 800483e:	47a0      	blx	r4
          while (l++ < width) {
 8004840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004842:	1c5a      	adds	r2, r3, #1
 8004844:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004846:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004848:	429a      	cmp	r2, r3
 800484a:	d8f1      	bhi.n	8004830 <_vsnprintf+0x8c8>
          }
        }
        format++;
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	3301      	adds	r3, #1
 8004850:	60bb      	str	r3, [r7, #8]
        break;
 8004852:	e066      	b.n	8004922 <_vsnprintf+0x9ba>
      }

      case 'p' : {
        width = sizeof(void*) * 2U;
 8004854:	2308      	movs	r3, #8
 8004856:	65bb      	str	r3, [r7, #88]	; 0x58
        flags |= FLAGS_ZEROPAD | FLAGS_UPPERCASE;
 8004858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800485a:	f043 0321 	orr.w	r3, r3, #33	; 0x21
 800485e:	65fb      	str	r3, [r7, #92]	; 0x5c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        const bool is_ll = sizeof(uintptr_t) == sizeof(long long);
 8004860:	2300      	movs	r3, #0
 8004862:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (is_ll) {
 8004866:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800486a:	2b00      	cmp	r3, #0
 800486c:	d023      	beq.n	80048b6 <_vsnprintf+0x94e>
          idx = _ntoa_long_long(out, buffer, idx, maxlen, (uintptr_t)va_arg(va, void*), false, 16U, precision, width, flags);
 800486e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004872:	1d1a      	adds	r2, r3, #4
 8004874:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	2300      	movs	r3, #0
 800487e:	603a      	str	r2, [r7, #0]
 8004880:	607b      	str	r3, [r7, #4]
 8004882:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004884:	9308      	str	r3, [sp, #32]
 8004886:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004888:	9307      	str	r3, [sp, #28]
 800488a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800488c:	9306      	str	r3, [sp, #24]
 800488e:	f04f 0210 	mov.w	r2, #16
 8004892:	f04f 0300 	mov.w	r3, #0
 8004896:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800489a:	2300      	movs	r3, #0
 800489c:	9302      	str	r3, [sp, #8]
 800489e:	e9d7 3400 	ldrd	r3, r4, [r7]
 80048a2:	e9cd 3400 	strd	r3, r4, [sp]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048aa:	6939      	ldr	r1, [r7, #16]
 80048ac:	6978      	ldr	r0, [r7, #20]
 80048ae:	f7fe fe0e 	bl	80034ce <_ntoa_long_long>
 80048b2:	64f8      	str	r0, [r7, #76]	; 0x4c
 80048b4:	e018      	b.n	80048e8 <_vsnprintf+0x980>
        }
        else {
#endif
          idx = _ntoa_long(out, buffer, idx, maxlen, (unsigned long)((uintptr_t)va_arg(va, void*)), false, 16U, precision, width, flags);
 80048b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048ba:	1d1a      	adds	r2, r3, #4
 80048bc:	f8c7 2088 	str.w	r2, [r7, #136]	; 0x88
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	461a      	mov	r2, r3
 80048c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048c6:	9305      	str	r3, [sp, #20]
 80048c8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80048ca:	9304      	str	r3, [sp, #16]
 80048cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80048ce:	9303      	str	r3, [sp, #12]
 80048d0:	2310      	movs	r3, #16
 80048d2:	9302      	str	r3, [sp, #8]
 80048d4:	2300      	movs	r3, #0
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	9200      	str	r2, [sp, #0]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048de:	6939      	ldr	r1, [r7, #16]
 80048e0:	6978      	ldr	r0, [r7, #20]
 80048e2:	f7fe fd8e 	bl	8003402 <_ntoa_long>
 80048e6:	64f8      	str	r0, [r7, #76]	; 0x4c
#if defined(PRINTF_SUPPORT_LONG_LONG)
        }
#endif
        format++;
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	3301      	adds	r3, #1
 80048ec:	60bb      	str	r3, [r7, #8]
        break;
 80048ee:	e018      	b.n	8004922 <_vsnprintf+0x9ba>
      }

      case '%' :
        out('%', buffer, idx++, maxlen);
 80048f0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80048f2:	1c53      	adds	r3, r2, #1
 80048f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048f6:	697c      	ldr	r4, [r7, #20]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6939      	ldr	r1, [r7, #16]
 80048fc:	2025      	movs	r0, #37	; 0x25
 80048fe:	47a0      	blx	r4
        format++;
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	3301      	adds	r3, #1
 8004904:	60bb      	str	r3, [r7, #8]
        break;
 8004906:	e00c      	b.n	8004922 <_vsnprintf+0x9ba>

      default :
        out(*format, buffer, idx++, maxlen);
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	7818      	ldrb	r0, [r3, #0]
 800490c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800490e:	1c53      	adds	r3, r2, #1
 8004910:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004912:	697c      	ldr	r4, [r7, #20]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6939      	ldr	r1, [r7, #16]
 8004918:	47a0      	blx	r4
        format++;
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	3301      	adds	r3, #1
 800491e:	60bb      	str	r3, [r7, #8]
        break;
 8004920:	bf00      	nop
  while (*format)
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	2b00      	cmp	r3, #0
 8004928:	f47f ab30 	bne.w	8003f8c <_vsnprintf+0x24>
    }
  }

  // termination
  out((char)0, buffer, idx < maxlen ? idx : maxlen - 1U, maxlen);
 800492c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	429a      	cmp	r2, r3
 8004932:	d302      	bcc.n	800493a <_vsnprintf+0x9d2>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	1e5a      	subs	r2, r3, #1
 8004938:	e000      	b.n	800493c <_vsnprintf+0x9d4>
 800493a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800493c:	697c      	ldr	r4, [r7, #20]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6939      	ldr	r1, [r7, #16]
 8004942:	2000      	movs	r0, #0
 8004944:	47a0      	blx	r4

  // return written chars without terminating \0
  return (int)idx;
 8004946:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8004948:	4618      	mov	r0, r3
 800494a:	3764      	adds	r7, #100	; 0x64
 800494c:	46bd      	mov	sp, r7
 800494e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004952:	bf00      	nop

08004954 <printf_>:


///////////////////////////////////////////////////////////////////////////////

int printf_(const char* format, ...)
{
 8004954:	b40f      	push	{r0, r1, r2, r3}
 8004956:	b580      	push	{r7, lr}
 8004958:	b086      	sub	sp, #24
 800495a:	af02      	add	r7, sp, #8
  va_list va;
  va_start(va, format);
 800495c:	f107 031c 	add.w	r3, r7, #28
 8004960:	60bb      	str	r3, [r7, #8]
  char buffer[1];
  const int ret = _vsnprintf(_out_char, buffer, (size_t)-1, format, va);
 8004962:	1d39      	adds	r1, r7, #4
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	f04f 32ff 	mov.w	r2, #4294967295
 800496e:	4806      	ldr	r0, [pc, #24]	; (8004988 <printf_+0x34>)
 8004970:	f7ff fafa 	bl	8003f68 <_vsnprintf>
 8004974:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 8004976:	68fb      	ldr	r3, [r7, #12]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004982:	b004      	add	sp, #16
 8004984:	4770      	bx	lr
 8004986:	bf00      	nop
 8004988:	080030d5 	.word	0x080030d5

0800498c <sprintf_>:


int sprintf_(char* buffer, const char* format, ...)
{
 800498c:	b40e      	push	{r1, r2, r3}
 800498e:	b580      	push	{r7, lr}
 8004990:	b087      	sub	sp, #28
 8004992:	af02      	add	r7, sp, #8
 8004994:	6078      	str	r0, [r7, #4]
  va_list va;
  va_start(va, format);
 8004996:	f107 0320 	add.w	r3, r7, #32
 800499a:	60bb      	str	r3, [r7, #8]
  const int ret = _vsnprintf(_out_buffer, buffer, (size_t)-1, format, va);
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f04f 32ff 	mov.w	r2, #4294967295
 80049a6:	6879      	ldr	r1, [r7, #4]
 80049a8:	4805      	ldr	r0, [pc, #20]	; (80049c0 <sprintf_+0x34>)
 80049aa:	f7ff fadd 	bl	8003f68 <_vsnprintf>
 80049ae:	60f8      	str	r0, [r7, #12]
  va_end(va);
  return ret;
 80049b0:	68fb      	ldr	r3, [r7, #12]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80049bc:	b003      	add	sp, #12
 80049be:	4770      	bx	lr
 80049c0:	0800308b 	.word	0x0800308b

080049c4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80049ca:	1d3b      	adds	r3, r7, #4
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	60da      	str	r2, [r3, #12]
 80049d6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80049d8:	2300      	movs	r3, #0
 80049da:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80049dc:	4b24      	ldr	r3, [pc, #144]	; (8004a70 <MX_RTC_Init+0xac>)
 80049de:	4a25      	ldr	r2, [pc, #148]	; (8004a74 <MX_RTC_Init+0xb0>)
 80049e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80049e2:	4b23      	ldr	r3, [pc, #140]	; (8004a70 <MX_RTC_Init+0xac>)
 80049e4:	2200      	movs	r2, #0
 80049e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80049e8:	4b21      	ldr	r3, [pc, #132]	; (8004a70 <MX_RTC_Init+0xac>)
 80049ea:	227f      	movs	r2, #127	; 0x7f
 80049ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80049ee:	4b20      	ldr	r3, [pc, #128]	; (8004a70 <MX_RTC_Init+0xac>)
 80049f0:	22ff      	movs	r2, #255	; 0xff
 80049f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80049f4:	4b1e      	ldr	r3, [pc, #120]	; (8004a70 <MX_RTC_Init+0xac>)
 80049f6:	2200      	movs	r2, #0
 80049f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80049fa:	4b1d      	ldr	r3, [pc, #116]	; (8004a70 <MX_RTC_Init+0xac>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004a00:	4b1b      	ldr	r3, [pc, #108]	; (8004a70 <MX_RTC_Init+0xac>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004a06:	481a      	ldr	r0, [pc, #104]	; (8004a70 <MX_RTC_Init+0xac>)
 8004a08:	f003 fc74 	bl	80082f4 <HAL_RTC_Init>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d001      	beq.n	8004a16 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8004a12:	f7fe fb35 	bl	8003080 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x7;
 8004a16:	2307      	movs	r3, #7
 8004a18:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 8004a1a:	2359      	movs	r3, #89	; 0x59
 8004a1c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x30;
 8004a1e:	2330      	movs	r3, #48	; 0x30
 8004a20:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004a22:	2300      	movs	r3, #0
 8004a24:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8004a2a:	1d3b      	adds	r3, r7, #4
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	4619      	mov	r1, r3
 8004a30:	480f      	ldr	r0, [pc, #60]	; (8004a70 <MX_RTC_Init+0xac>)
 8004a32:	f003 fcd5 	bl	80083e0 <HAL_RTC_SetTime>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8004a3c:	f7fe fb20 	bl	8003080 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8004a40:	2305      	movs	r3, #5
 8004a42:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8004a44:	2303      	movs	r3, #3
 8004a46:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x24;
 8004a4c:	2324      	movs	r3, #36	; 0x24
 8004a4e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004a50:	463b      	mov	r3, r7
 8004a52:	2201      	movs	r2, #1
 8004a54:	4619      	mov	r1, r3
 8004a56:	4806      	ldr	r0, [pc, #24]	; (8004a70 <MX_RTC_Init+0xac>)
 8004a58:	f003 fdba 	bl	80085d0 <HAL_RTC_SetDate>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8004a62:	f7fe fb0d 	bl	8003080 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8004a66:	bf00      	nop
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	200006d8 	.word	0x200006d8
 8004a74:	40002800 	.word	0x40002800

08004a78 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b09a      	sub	sp, #104	; 0x68
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a80:	f107 030c 	add.w	r3, r7, #12
 8004a84:	225c      	movs	r2, #92	; 0x5c
 8004a86:	2100      	movs	r1, #0
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f00a fa50 	bl	800ef2e <memset>
  if(rtcHandle->Instance==RTC)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a0c      	ldr	r2, [pc, #48]	; (8004ac4 <HAL_RTC_MspInit+0x4c>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d111      	bne.n	8004abc <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004a98:	2320      	movs	r3, #32
 8004a9a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004a9c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004aa2:	f107 030c 	add.w	r3, r7, #12
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f002 fc2c 	bl	8007304 <HAL_RCCEx_PeriphCLKConfig>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004ab2:	f7fe fae5 	bl	8003080 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004ab6:	4b04      	ldr	r3, [pc, #16]	; (8004ac8 <HAL_RTC_MspInit+0x50>)
 8004ab8:	2201      	movs	r2, #1
 8004aba:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004abc:	bf00      	nop
 8004abe:	3768      	adds	r7, #104	; 0x68
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	40002800 	.word	0x40002800
 8004ac8:	42470e3c 	.word	0x42470e3c

08004acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b082      	sub	sp, #8
 8004ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	607b      	str	r3, [r7, #4]
 8004ad6:	4b12      	ldr	r3, [pc, #72]	; (8004b20 <HAL_MspInit+0x54>)
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ada:	4a11      	ldr	r2, [pc, #68]	; (8004b20 <HAL_MspInit+0x54>)
 8004adc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ae2:	4b0f      	ldr	r3, [pc, #60]	; (8004b20 <HAL_MspInit+0x54>)
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004aea:	607b      	str	r3, [r7, #4]
 8004aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004aee:	2300      	movs	r3, #0
 8004af0:	603b      	str	r3, [r7, #0]
 8004af2:	4b0b      	ldr	r3, [pc, #44]	; (8004b20 <HAL_MspInit+0x54>)
 8004af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af6:	4a0a      	ldr	r2, [pc, #40]	; (8004b20 <HAL_MspInit+0x54>)
 8004af8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004afc:	6413      	str	r3, [r2, #64]	; 0x40
 8004afe:	4b08      	ldr	r3, [pc, #32]	; (8004b20 <HAL_MspInit+0x54>)
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b06:	603b      	str	r3, [r7, #0]
 8004b08:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	210f      	movs	r1, #15
 8004b0e:	f06f 0001 	mvn.w	r0, #1
 8004b12:	f000 fc87 	bl	8005424 <HAL_NVIC_SetPriority>
  /* Peripheral interrupt init */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b16:	bf00      	nop
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40023800 	.word	0x40023800

08004b24 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b08c      	sub	sp, #48	; 0x30
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 8004b34:	2300      	movs	r3, #0
 8004b36:	60bb      	str	r3, [r7, #8]
 8004b38:	4b2e      	ldr	r3, [pc, #184]	; (8004bf4 <HAL_InitTick+0xd0>)
 8004b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b3c:	4a2d      	ldr	r2, [pc, #180]	; (8004bf4 <HAL_InitTick+0xd0>)
 8004b3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b42:	6453      	str	r3, [r2, #68]	; 0x44
 8004b44:	4b2b      	ldr	r3, [pc, #172]	; (8004bf4 <HAL_InitTick+0xd0>)
 8004b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b4c:	60bb      	str	r3, [r7, #8]
 8004b4e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004b50:	f107 020c 	add.w	r2, r7, #12
 8004b54:	f107 0310 	add.w	r3, r7, #16
 8004b58:	4611      	mov	r1, r2
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f002 fba0 	bl	80072a0 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004b60:	f002 fb8a 	bl	8007278 <HAL_RCC_GetPCLK2Freq>
 8004b64:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b68:	4a23      	ldr	r2, [pc, #140]	; (8004bf8 <HAL_InitTick+0xd4>)
 8004b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b6e:	0c9b      	lsrs	r3, r3, #18
 8004b70:	3b01      	subs	r3, #1
 8004b72:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8004b74:	4b21      	ldr	r3, [pc, #132]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b76:	4a22      	ldr	r2, [pc, #136]	; (8004c00 <HAL_InitTick+0xdc>)
 8004b78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8004b7a:	4b20      	ldr	r3, [pc, #128]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b80:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8004b82:	4a1e      	ldr	r2, [pc, #120]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b86:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8004b88:	4b1c      	ldr	r3, [pc, #112]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b8e:	4b1b      	ldr	r3, [pc, #108]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	609a      	str	r2, [r3, #8]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b94:	4b19      	ldr	r3, [pc, #100]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim10);
 8004b9a:	4818      	ldr	r0, [pc, #96]	; (8004bfc <HAL_InitTick+0xd8>)
 8004b9c:	f003 ffd2 	bl	8008b44 <HAL_TIM_Base_Init>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8004ba6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d11b      	bne.n	8004be6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim10);
 8004bae:	4813      	ldr	r0, [pc, #76]	; (8004bfc <HAL_InitTick+0xd8>)
 8004bb0:	f004 f818 	bl	8008be4 <HAL_TIM_Base_Start_IT>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8004bba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d111      	bne.n	8004be6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM10 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004bc2:	2019      	movs	r0, #25
 8004bc4:	f000 fc4a 	bl	800545c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2b0f      	cmp	r3, #15
 8004bcc:	d808      	bhi.n	8004be0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8004bce:	2200      	movs	r2, #0
 8004bd0:	6879      	ldr	r1, [r7, #4]
 8004bd2:	2019      	movs	r0, #25
 8004bd4:	f000 fc26 	bl	8005424 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	; (8004c04 <HAL_InitTick+0xe0>)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6013      	str	r3, [r2, #0]
 8004bde:	e002      	b.n	8004be6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8004be6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3730      	adds	r7, #48	; 0x30
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
 8004bf2:	bf00      	nop
 8004bf4:	40023800 	.word	0x40023800
 8004bf8:	431bde83 	.word	0x431bde83
 8004bfc:	200006f8 	.word	0x200006f8
 8004c00:	40014400 	.word	0x40014400
 8004c04:	20000008 	.word	0x20000008

08004c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004c0c:	e7fe      	b.n	8004c0c <NMI_Handler+0x4>

08004c0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c12:	e7fe      	b.n	8004c12 <HardFault_Handler+0x4>

08004c14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c14:	b480      	push	{r7}
 8004c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c18:	e7fe      	b.n	8004c18 <MemManage_Handler+0x4>

08004c1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c1e:	e7fe      	b.n	8004c1e <BusFault_Handler+0x4>

08004c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c24:	e7fe      	b.n	8004c24 <UsageFault_Handler+0x4>

08004c26 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c26:	b480      	push	{r7}
 8004c28:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004c38:	bf00      	nop
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr

08004c42 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8004c46:	2010      	movs	r0, #16
 8004c48:	f000 fdc4 	bl	80057d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004c4c:	bf00      	nop
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8004c54:	4802      	ldr	r0, [pc, #8]	; (8004c60 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004c56:	f004 f94d 	bl	8008ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004c5a:	bf00      	nop
 8004c5c:	bd80      	pop	{r7, pc}
 8004c5e:	bf00      	nop
 8004c60:	200006f8 	.word	0x200006f8

08004c64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004c64:	b480      	push	{r7}
 8004c66:	af00      	add	r7, sp, #0
  return 1;
 8004c68:	2301      	movs	r3, #1
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <_kill>:

int _kill(int pid, int sig)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c7e:	f00a f9ff 	bl	800f080 <__errno>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2216      	movs	r2, #22
 8004c86:	601a      	str	r2, [r3, #0]
  return -1;
 8004c88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	3708      	adds	r7, #8
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}

08004c94 <_exit>:

void _exit (int status)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b082      	sub	sp, #8
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8004ca0:	6878      	ldr	r0, [r7, #4]
 8004ca2:	f7ff ffe7 	bl	8004c74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004ca6:	e7fe      	b.n	8004ca6 <_exit+0x12>

08004ca8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b086      	sub	sp, #24
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	617b      	str	r3, [r7, #20]
 8004cb8:	e00a      	b.n	8004cd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004cba:	f3af 8000 	nop.w
 8004cbe:	4601      	mov	r1, r0
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	60ba      	str	r2, [r7, #8]
 8004cc6:	b2ca      	uxtb	r2, r1
 8004cc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	617b      	str	r3, [r7, #20]
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	dbf0      	blt.n	8004cba <_read+0x12>
  }

  return len;
 8004cd8:	687b      	ldr	r3, [r7, #4]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3718      	adds	r7, #24
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b086      	sub	sp, #24
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
 8004cf2:	e009      	b.n	8004d08 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004cf4:	68bb      	ldr	r3, [r7, #8]
 8004cf6:	1c5a      	adds	r2, r3, #1
 8004cf8:	60ba      	str	r2, [r7, #8]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	3301      	adds	r3, #1
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	dbf1      	blt.n	8004cf4 <_write+0x12>
  }
  return len;
 8004d10:	687b      	ldr	r3, [r7, #4]
}
 8004d12:	4618      	mov	r0, r3
 8004d14:	3718      	adds	r7, #24
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <_close>:

int _close(int file)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b083      	sub	sp, #12
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004d22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	370c      	adds	r7, #12
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr

08004d32 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004d32:	b480      	push	{r7}
 8004d34:	b083      	sub	sp, #12
 8004d36:	af00      	add	r7, sp, #0
 8004d38:	6078      	str	r0, [r7, #4]
 8004d3a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d42:	605a      	str	r2, [r3, #4]
  return 0;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	370c      	adds	r7, #12
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <_isatty>:

int _isatty(int file)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004d5a:	2301      	movs	r3, #1
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	370c      	adds	r7, #12
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b085      	sub	sp, #20
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3714      	adds	r7, #20
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
	...

08004d84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d8c:	4a14      	ldr	r2, [pc, #80]	; (8004de0 <_sbrk+0x5c>)
 8004d8e:	4b15      	ldr	r3, [pc, #84]	; (8004de4 <_sbrk+0x60>)
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d98:	4b13      	ldr	r3, [pc, #76]	; (8004de8 <_sbrk+0x64>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d102      	bne.n	8004da6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004da0:	4b11      	ldr	r3, [pc, #68]	; (8004de8 <_sbrk+0x64>)
 8004da2:	4a12      	ldr	r2, [pc, #72]	; (8004dec <_sbrk+0x68>)
 8004da4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004da6:	4b10      	ldr	r3, [pc, #64]	; (8004de8 <_sbrk+0x64>)
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4413      	add	r3, r2
 8004dae:	693a      	ldr	r2, [r7, #16]
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d207      	bcs.n	8004dc4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004db4:	f00a f964 	bl	800f080 <__errno>
 8004db8:	4603      	mov	r3, r0
 8004dba:	220c      	movs	r2, #12
 8004dbc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8004dc2:	e009      	b.n	8004dd8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004dc4:	4b08      	ldr	r3, [pc, #32]	; (8004de8 <_sbrk+0x64>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004dca:	4b07      	ldr	r3, [pc, #28]	; (8004de8 <_sbrk+0x64>)
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	4a05      	ldr	r2, [pc, #20]	; (8004de8 <_sbrk+0x64>)
 8004dd4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	20020000 	.word	0x20020000
 8004de4:	00000400 	.word	0x00000400
 8004de8:	20000740 	.word	0x20000740
 8004dec:	20005350 	.word	0x20005350

08004df0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004df0:	b480      	push	{r7}
 8004df2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004df4:	4b06      	ldr	r3, [pc, #24]	; (8004e10 <SystemInit+0x20>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfa:	4a05      	ldr	r2, [pc, #20]	; (8004e10 <SystemInit+0x20>)
 8004dfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004e00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e04:	bf00      	nop
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr
 8004e0e:	bf00      	nop
 8004e10:	e000ed00 	.word	0xe000ed00

08004e14 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b086      	sub	sp, #24
 8004e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004e1a:	f107 0308 	add.w	r3, r7, #8
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	605a      	str	r2, [r3, #4]
 8004e24:	609a      	str	r2, [r3, #8]
 8004e26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e28:	463b      	mov	r3, r7
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004e30:	4b1d      	ldr	r3, [pc, #116]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e32:	4a1e      	ldr	r2, [pc, #120]	; (8004eac <MX_TIM3_Init+0x98>)
 8004e34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004e36:	4b1c      	ldr	r3, [pc, #112]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e3c:	4b1a      	ldr	r3, [pc, #104]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004e42:	4b19      	ldr	r3, [pc, #100]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004e48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e4a:	4b17      	ldr	r3, [pc, #92]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e50:	4b15      	ldr	r3, [pc, #84]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004e56:	4814      	ldr	r0, [pc, #80]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e58:	f003 fe74 	bl	8008b44 <HAL_TIM_Base_Init>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d001      	beq.n	8004e66 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8004e62:	f7fe f90d 	bl	8003080 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004e6c:	f107 0308 	add.w	r3, r7, #8
 8004e70:	4619      	mov	r1, r3
 8004e72:	480d      	ldr	r0, [pc, #52]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e74:	f004 fa08 	bl	8009288 <HAL_TIM_ConfigClockSource>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8004e7e:	f7fe f8ff 	bl	8003080 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e82:	2300      	movs	r3, #0
 8004e84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e86:	2300      	movs	r3, #0
 8004e88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004e8a:	463b      	mov	r3, r7
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	4806      	ldr	r0, [pc, #24]	; (8004ea8 <MX_TIM3_Init+0x94>)
 8004e90:	f004 fdfa 	bl	8009a88 <HAL_TIMEx_MasterConfigSynchronization>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8004e9a:	f7fe f8f1 	bl	8003080 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004e9e:	bf00      	nop
 8004ea0:	3718      	adds	r7, #24
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000744 	.word	0x20000744
 8004eac:	40000400 	.word	0x40000400

08004eb0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b092      	sub	sp, #72	; 0x48
 8004eb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eb6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004eba:	2200      	movs	r2, #0
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ec0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	601a      	str	r2, [r3, #0]
 8004ec8:	605a      	str	r2, [r3, #4]
 8004eca:	609a      	str	r2, [r3, #8]
 8004ecc:	60da      	str	r2, [r3, #12]
 8004ece:	611a      	str	r2, [r3, #16]
 8004ed0:	615a      	str	r2, [r3, #20]
 8004ed2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004ed4:	1d3b      	adds	r3, r7, #4
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	2100      	movs	r1, #0
 8004eda:	4618      	mov	r0, r3
 8004edc:	f00a f827 	bl	800ef2e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004ee0:	4b32      	ldr	r3, [pc, #200]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004ee2:	4a33      	ldr	r2, [pc, #204]	; (8004fb0 <MX_TIM8_Init+0x100>)
 8004ee4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 39;
 8004ee6:	4b31      	ldr	r3, [pc, #196]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004ee8:	2227      	movs	r2, #39	; 0x27
 8004eea:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eec:	4b2f      	ldr	r3, [pc, #188]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8004ef2:	4b2e      	ldr	r3, [pc, #184]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004ef4:	2263      	movs	r2, #99	; 0x63
 8004ef6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ef8:	4b2c      	ldr	r3, [pc, #176]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004efe:	4b2b      	ldr	r3, [pc, #172]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f04:	4b29      	ldr	r3, [pc, #164]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8004f0a:	4828      	ldr	r0, [pc, #160]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f0c:	f003 feda 	bl	8008cc4 <HAL_TIM_PWM_Init>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <MX_TIM8_Init+0x6a>
  {
    Error_Handler();
 8004f16:	f7fe f8b3 	bl	8003080 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004f22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004f26:	4619      	mov	r1, r3
 8004f28:	4820      	ldr	r0, [pc, #128]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f2a:	f004 fdad 	bl	8009a88 <HAL_TIMEx_MasterConfigSynchronization>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <MX_TIM8_Init+0x88>
  {
    Error_Handler();
 8004f34:	f7fe f8a4 	bl	8003080 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004f38:	2360      	movs	r3, #96	; 0x60
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f40:	2300      	movs	r3, #0
 8004f42:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004f44:	2300      	movs	r3, #0
 8004f46:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004f50:	2300      	movs	r3, #0
 8004f52:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004f58:	2200      	movs	r2, #0
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4813      	ldr	r0, [pc, #76]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f5e:	f004 f8d1 	bl	8009104 <HAL_TIM_PWM_ConfigChannel>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <MX_TIM8_Init+0xbc>
  {
    Error_Handler();
 8004f68:	f7fe f88a 	bl	8003080 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004f70:	2300      	movs	r3, #0
 8004f72:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004f74:	2300      	movs	r3, #0
 8004f76:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004f80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f84:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004f86:	2300      	movs	r3, #0
 8004f88:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004f8a:	1d3b      	adds	r3, r7, #4
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	4807      	ldr	r0, [pc, #28]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004f90:	f004 fdf6 	bl	8009b80 <HAL_TIMEx_ConfigBreakDeadTime>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8004f9a:	f7fe f871 	bl	8003080 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8004f9e:	4803      	ldr	r0, [pc, #12]	; (8004fac <MX_TIM8_Init+0xfc>)
 8004fa0:	f000 f84c 	bl	800503c <HAL_TIM_MspPostInit>

}
 8004fa4:	bf00      	nop
 8004fa6:	3748      	adds	r7, #72	; 0x48
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}
 8004fac:	2000078c 	.word	0x2000078c
 8004fb0:	40010400 	.word	0x40010400

08004fb4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a0b      	ldr	r2, [pc, #44]	; (8004ff0 <HAL_TIM_Base_MspInit+0x3c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d10d      	bne.n	8004fe2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	60fb      	str	r3, [r7, #12]
 8004fca:	4b0a      	ldr	r3, [pc, #40]	; (8004ff4 <HAL_TIM_Base_MspInit+0x40>)
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	4a09      	ldr	r2, [pc, #36]	; (8004ff4 <HAL_TIM_Base_MspInit+0x40>)
 8004fd0:	f043 0302 	orr.w	r3, r3, #2
 8004fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8004fd6:	4b07      	ldr	r3, [pc, #28]	; (8004ff4 <HAL_TIM_Base_MspInit+0x40>)
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004fe2:	bf00      	nop
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40023800 	.word	0x40023800

08004ff8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM8)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a0b      	ldr	r2, [pc, #44]	; (8005034 <HAL_TIM_PWM_MspInit+0x3c>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d10d      	bne.n	8005026 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800500a:	2300      	movs	r3, #0
 800500c:	60fb      	str	r3, [r7, #12]
 800500e:	4b0a      	ldr	r3, [pc, #40]	; (8005038 <HAL_TIM_PWM_MspInit+0x40>)
 8005010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005012:	4a09      	ldr	r2, [pc, #36]	; (8005038 <HAL_TIM_PWM_MspInit+0x40>)
 8005014:	f043 0302 	orr.w	r3, r3, #2
 8005018:	6453      	str	r3, [r2, #68]	; 0x44
 800501a:	4b07      	ldr	r3, [pc, #28]	; (8005038 <HAL_TIM_PWM_MspInit+0x40>)
 800501c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8005026:	bf00      	nop
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr
 8005032:	bf00      	nop
 8005034:	40010400 	.word	0x40010400
 8005038:	40023800 	.word	0x40023800

0800503c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005044:	f107 030c 	add.w	r3, r7, #12
 8005048:	2200      	movs	r2, #0
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	605a      	str	r2, [r3, #4]
 800504e:	609a      	str	r2, [r3, #8]
 8005050:	60da      	str	r2, [r3, #12]
 8005052:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a12      	ldr	r2, [pc, #72]	; (80050a4 <HAL_TIM_MspPostInit+0x68>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d11d      	bne.n	800509a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	4b11      	ldr	r3, [pc, #68]	; (80050a8 <HAL_TIM_MspPostInit+0x6c>)
 8005064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005066:	4a10      	ldr	r2, [pc, #64]	; (80050a8 <HAL_TIM_MspPostInit+0x6c>)
 8005068:	f043 0304 	orr.w	r3, r3, #4
 800506c:	6313      	str	r3, [r2, #48]	; 0x30
 800506e:	4b0e      	ldr	r3, [pc, #56]	; (80050a8 <HAL_TIM_MspPostInit+0x6c>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	f003 0304 	and.w	r3, r3, #4
 8005076:	60bb      	str	r3, [r7, #8]
 8005078:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = AENABLE_Pin;
 800507a:	2340      	movs	r3, #64	; 0x40
 800507c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800507e:	2302      	movs	r3, #2
 8005080:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005082:	2300      	movs	r3, #0
 8005084:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005086:	2300      	movs	r3, #0
 8005088:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800508a:	2303      	movs	r3, #3
 800508c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(AENABLE_GPIO_Port, &GPIO_InitStruct);
 800508e:	f107 030c 	add.w	r3, r7, #12
 8005092:	4619      	mov	r1, r3
 8005094:	4805      	ldr	r0, [pc, #20]	; (80050ac <HAL_TIM_MspPostInit+0x70>)
 8005096:	f000 f9ef 	bl	8005478 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800509a:	bf00      	nop
 800509c:	3720      	adds	r7, #32
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	40010400 	.word	0x40010400
 80050a8:	40023800 	.word	0x40023800
 80050ac:	40020800 	.word	0x40020800

080050b0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80050b4:	4b11      	ldr	r3, [pc, #68]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050b6:	4a12      	ldr	r2, [pc, #72]	; (8005100 <MX_USART2_UART_Init+0x50>)
 80050b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80050ba:	4b10      	ldr	r3, [pc, #64]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80050c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80050c2:	4b0e      	ldr	r3, [pc, #56]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050c4:	2200      	movs	r2, #0
 80050c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80050c8:	4b0c      	ldr	r3, [pc, #48]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050ca:	2200      	movs	r2, #0
 80050cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80050ce:	4b0b      	ldr	r3, [pc, #44]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80050d4:	4b09      	ldr	r3, [pc, #36]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050d6:	220c      	movs	r2, #12
 80050d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050da:	4b08      	ldr	r3, [pc, #32]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050dc:	2200      	movs	r2, #0
 80050de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80050e0:	4b06      	ldr	r3, [pc, #24]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80050e6:	4805      	ldr	r0, [pc, #20]	; (80050fc <MX_USART2_UART_Init+0x4c>)
 80050e8:	f004 fdb0 	bl	8009c4c <HAL_UART_Init>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80050f2:	f7fd ffc5 	bl	8003080 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80050f6:	bf00      	nop
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	200007d4 	.word	0x200007d4
 8005100:	40004400 	.word	0x40004400

08005104 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08a      	sub	sp, #40	; 0x28
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800510c:	f107 0314 	add.w	r3, r7, #20
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	605a      	str	r2, [r3, #4]
 8005116:	609a      	str	r2, [r3, #8]
 8005118:	60da      	str	r2, [r3, #12]
 800511a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a19      	ldr	r2, [pc, #100]	; (8005188 <HAL_UART_MspInit+0x84>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d12b      	bne.n	800517e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005126:	2300      	movs	r3, #0
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	4b18      	ldr	r3, [pc, #96]	; (800518c <HAL_UART_MspInit+0x88>)
 800512c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512e:	4a17      	ldr	r2, [pc, #92]	; (800518c <HAL_UART_MspInit+0x88>)
 8005130:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005134:	6413      	str	r3, [r2, #64]	; 0x40
 8005136:	4b15      	ldr	r3, [pc, #84]	; (800518c <HAL_UART_MspInit+0x88>)
 8005138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800513e:	613b      	str	r3, [r7, #16]
 8005140:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005142:	2300      	movs	r3, #0
 8005144:	60fb      	str	r3, [r7, #12]
 8005146:	4b11      	ldr	r3, [pc, #68]	; (800518c <HAL_UART_MspInit+0x88>)
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	4a10      	ldr	r2, [pc, #64]	; (800518c <HAL_UART_MspInit+0x88>)
 800514c:	f043 0301 	orr.w	r3, r3, #1
 8005150:	6313      	str	r3, [r2, #48]	; 0x30
 8005152:	4b0e      	ldr	r3, [pc, #56]	; (800518c <HAL_UART_MspInit+0x88>)
 8005154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	60fb      	str	r3, [r7, #12]
 800515c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800515e:	230c      	movs	r3, #12
 8005160:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005162:	2302      	movs	r3, #2
 8005164:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005166:	2300      	movs	r3, #0
 8005168:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800516a:	2303      	movs	r3, #3
 800516c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800516e:	2307      	movs	r3, #7
 8005170:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005172:	f107 0314 	add.w	r3, r7, #20
 8005176:	4619      	mov	r1, r3
 8005178:	4805      	ldr	r0, [pc, #20]	; (8005190 <HAL_UART_MspInit+0x8c>)
 800517a:	f000 f97d 	bl	8005478 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800517e:	bf00      	nop
 8005180:	3728      	adds	r7, #40	; 0x28
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	40004400 	.word	0x40004400
 800518c:	40023800 	.word	0x40023800
 8005190:	40020000 	.word	0x40020000

08005194 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005194:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051cc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005198:	480d      	ldr	r0, [pc, #52]	; (80051d0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800519a:	490e      	ldr	r1, [pc, #56]	; (80051d4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800519c:	4a0e      	ldr	r2, [pc, #56]	; (80051d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800519e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051a0:	e002      	b.n	80051a8 <LoopCopyDataInit>

080051a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051a6:	3304      	adds	r3, #4

080051a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051ac:	d3f9      	bcc.n	80051a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051ae:	4a0b      	ldr	r2, [pc, #44]	; (80051dc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80051b0:	4c0b      	ldr	r4, [pc, #44]	; (80051e0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80051b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051b4:	e001      	b.n	80051ba <LoopFillZerobss>

080051b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051b8:	3204      	adds	r2, #4

080051ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051bc:	d3fb      	bcc.n	80051b6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80051be:	f7ff fe17 	bl	8004df0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051c2:	f009 ff63 	bl	800f08c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051c6:	f7fd feab 	bl	8002f20 <main>
  bx  lr    
 80051ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80051cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80051d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80051d4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80051d8:	080117e4 	.word	0x080117e4
  ldr r2, =_sbss
 80051dc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80051e0:	20005350 	.word	0x20005350

080051e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80051e4:	e7fe      	b.n	80051e4 <ADC_IRQHandler>
	...

080051e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80051ec:	4b0e      	ldr	r3, [pc, #56]	; (8005228 <HAL_Init+0x40>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a0d      	ldr	r2, [pc, #52]	; (8005228 <HAL_Init+0x40>)
 80051f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80051f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80051f8:	4b0b      	ldr	r3, [pc, #44]	; (8005228 <HAL_Init+0x40>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a0a      	ldr	r2, [pc, #40]	; (8005228 <HAL_Init+0x40>)
 80051fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005202:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005204:	4b08      	ldr	r3, [pc, #32]	; (8005228 <HAL_Init+0x40>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a07      	ldr	r2, [pc, #28]	; (8005228 <HAL_Init+0x40>)
 800520a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800520e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005210:	2003      	movs	r0, #3
 8005212:	f000 f8fc 	bl	800540e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005216:	200f      	movs	r0, #15
 8005218:	f7ff fc84 	bl	8004b24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800521c:	f7ff fc56 	bl	8004acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40023c00 	.word	0x40023c00

0800522c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800522c:	b480      	push	{r7}
 800522e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005230:	4b06      	ldr	r3, [pc, #24]	; (800524c <HAL_IncTick+0x20>)
 8005232:	781b      	ldrb	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	4b06      	ldr	r3, [pc, #24]	; (8005250 <HAL_IncTick+0x24>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4413      	add	r3, r2
 800523c:	4a04      	ldr	r2, [pc, #16]	; (8005250 <HAL_IncTick+0x24>)
 800523e:	6013      	str	r3, [r2, #0]
}
 8005240:	bf00      	nop
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr
 800524a:	bf00      	nop
 800524c:	2000000c 	.word	0x2000000c
 8005250:	20000818 	.word	0x20000818

08005254 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  return uwTick;
 8005258:	4b03      	ldr	r3, [pc, #12]	; (8005268 <HAL_GetTick+0x14>)
 800525a:	681b      	ldr	r3, [r3, #0]
}
 800525c:	4618      	mov	r0, r3
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop
 8005268:	20000818 	.word	0x20000818

0800526c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005274:	f7ff ffee 	bl	8005254 <HAL_GetTick>
 8005278:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005284:	d005      	beq.n	8005292 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005286:	4b0a      	ldr	r3, [pc, #40]	; (80052b0 <HAL_Delay+0x44>)
 8005288:	781b      	ldrb	r3, [r3, #0]
 800528a:	461a      	mov	r2, r3
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	4413      	add	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005292:	bf00      	nop
 8005294:	f7ff ffde 	bl	8005254 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	68fa      	ldr	r2, [r7, #12]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d8f7      	bhi.n	8005294 <HAL_Delay+0x28>
  {
  }
}
 80052a4:	bf00      	nop
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	2000000c 	.word	0x2000000c

080052b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80052c4:	4b0c      	ldr	r3, [pc, #48]	; (80052f8 <__NVIC_SetPriorityGrouping+0x44>)
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80052d0:	4013      	ands	r3, r2
 80052d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80052dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80052e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052e6:	4a04      	ldr	r2, [pc, #16]	; (80052f8 <__NVIC_SetPriorityGrouping+0x44>)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	60d3      	str	r3, [r2, #12]
}
 80052ec:	bf00      	nop
 80052ee:	3714      	adds	r7, #20
 80052f0:	46bd      	mov	sp, r7
 80052f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f6:	4770      	bx	lr
 80052f8:	e000ed00 	.word	0xe000ed00

080052fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005300:	4b04      	ldr	r3, [pc, #16]	; (8005314 <__NVIC_GetPriorityGrouping+0x18>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	0a1b      	lsrs	r3, r3, #8
 8005306:	f003 0307 	and.w	r3, r3, #7
}
 800530a:	4618      	mov	r0, r3
 800530c:	46bd      	mov	sp, r7
 800530e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005312:	4770      	bx	lr
 8005314:	e000ed00 	.word	0xe000ed00

08005318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	4603      	mov	r3, r0
 8005320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005326:	2b00      	cmp	r3, #0
 8005328:	db0b      	blt.n	8005342 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800532a:	79fb      	ldrb	r3, [r7, #7]
 800532c:	f003 021f 	and.w	r2, r3, #31
 8005330:	4907      	ldr	r1, [pc, #28]	; (8005350 <__NVIC_EnableIRQ+0x38>)
 8005332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005336:	095b      	lsrs	r3, r3, #5
 8005338:	2001      	movs	r0, #1
 800533a:	fa00 f202 	lsl.w	r2, r0, r2
 800533e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	e000e100 	.word	0xe000e100

08005354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	6039      	str	r1, [r7, #0]
 800535e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005364:	2b00      	cmp	r3, #0
 8005366:	db0a      	blt.n	800537e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	b2da      	uxtb	r2, r3
 800536c:	490c      	ldr	r1, [pc, #48]	; (80053a0 <__NVIC_SetPriority+0x4c>)
 800536e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005372:	0112      	lsls	r2, r2, #4
 8005374:	b2d2      	uxtb	r2, r2
 8005376:	440b      	add	r3, r1
 8005378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800537c:	e00a      	b.n	8005394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	b2da      	uxtb	r2, r3
 8005382:	4908      	ldr	r1, [pc, #32]	; (80053a4 <__NVIC_SetPriority+0x50>)
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	3b04      	subs	r3, #4
 800538c:	0112      	lsls	r2, r2, #4
 800538e:	b2d2      	uxtb	r2, r2
 8005390:	440b      	add	r3, r1
 8005392:	761a      	strb	r2, [r3, #24]
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr
 80053a0:	e000e100 	.word	0xe000e100
 80053a4:	e000ed00 	.word	0xe000ed00

080053a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b089      	sub	sp, #36	; 0x24
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	60f8      	str	r0, [r7, #12]
 80053b0:	60b9      	str	r1, [r7, #8]
 80053b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f003 0307 	and.w	r3, r3, #7
 80053ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	f1c3 0307 	rsb	r3, r3, #7
 80053c2:	2b04      	cmp	r3, #4
 80053c4:	bf28      	it	cs
 80053c6:	2304      	movcs	r3, #4
 80053c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	3304      	adds	r3, #4
 80053ce:	2b06      	cmp	r3, #6
 80053d0:	d902      	bls.n	80053d8 <NVIC_EncodePriority+0x30>
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	3b03      	subs	r3, #3
 80053d6:	e000      	b.n	80053da <NVIC_EncodePriority+0x32>
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053dc:	f04f 32ff 	mov.w	r2, #4294967295
 80053e0:	69bb      	ldr	r3, [r7, #24]
 80053e2:	fa02 f303 	lsl.w	r3, r2, r3
 80053e6:	43da      	mvns	r2, r3
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	401a      	ands	r2, r3
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053f0:	f04f 31ff 	mov.w	r1, #4294967295
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	fa01 f303 	lsl.w	r3, r1, r3
 80053fa:	43d9      	mvns	r1, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005400:	4313      	orrs	r3, r2
         );
}
 8005402:	4618      	mov	r0, r3
 8005404:	3724      	adds	r7, #36	; 0x24
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b082      	sub	sp, #8
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff ff4c 	bl	80052b4 <__NVIC_SetPriorityGrouping>
}
 800541c:	bf00      	nop
 800541e:	3708      	adds	r7, #8
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	4603      	mov	r3, r0
 800542c:	60b9      	str	r1, [r7, #8]
 800542e:	607a      	str	r2, [r7, #4]
 8005430:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005432:	2300      	movs	r3, #0
 8005434:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005436:	f7ff ff61 	bl	80052fc <__NVIC_GetPriorityGrouping>
 800543a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	68b9      	ldr	r1, [r7, #8]
 8005440:	6978      	ldr	r0, [r7, #20]
 8005442:	f7ff ffb1 	bl	80053a8 <NVIC_EncodePriority>
 8005446:	4602      	mov	r2, r0
 8005448:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800544c:	4611      	mov	r1, r2
 800544e:	4618      	mov	r0, r3
 8005450:	f7ff ff80 	bl	8005354 <__NVIC_SetPriority>
}
 8005454:	bf00      	nop
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}

0800545c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0
 8005462:	4603      	mov	r3, r0
 8005464:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800546a:	4618      	mov	r0, r3
 800546c:	f7ff ff54 	bl	8005318 <__NVIC_EnableIRQ>
}
 8005470:	bf00      	nop
 8005472:	3708      	adds	r7, #8
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005478:	b480      	push	{r7}
 800547a:	b089      	sub	sp, #36	; 0x24
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005482:	2300      	movs	r3, #0
 8005484:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005486:	2300      	movs	r3, #0
 8005488:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800548a:	2300      	movs	r3, #0
 800548c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800548e:	2300      	movs	r3, #0
 8005490:	61fb      	str	r3, [r7, #28]
 8005492:	e165      	b.n	8005760 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005494:	2201      	movs	r2, #1
 8005496:	69fb      	ldr	r3, [r7, #28]
 8005498:	fa02 f303 	lsl.w	r3, r2, r3
 800549c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4013      	ands	r3, r2
 80054a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80054a8:	693a      	ldr	r2, [r7, #16]
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	f040 8154 	bne.w	800575a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054b2:	683b      	ldr	r3, [r7, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f003 0303 	and.w	r3, r3, #3
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d005      	beq.n	80054ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d130      	bne.n	800552c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	005b      	lsls	r3, r3, #1
 80054d4:	2203      	movs	r2, #3
 80054d6:	fa02 f303 	lsl.w	r3, r2, r3
 80054da:	43db      	mvns	r3, r3
 80054dc:	69ba      	ldr	r2, [r7, #24]
 80054de:	4013      	ands	r3, r2
 80054e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	005b      	lsls	r3, r3, #1
 80054ea:	fa02 f303 	lsl.w	r3, r2, r3
 80054ee:	69ba      	ldr	r2, [r7, #24]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	69ba      	ldr	r2, [r7, #24]
 80054f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005500:	2201      	movs	r2, #1
 8005502:	69fb      	ldr	r3, [r7, #28]
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	43db      	mvns	r3, r3
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	4013      	ands	r3, r2
 800550e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	091b      	lsrs	r3, r3, #4
 8005516:	f003 0201 	and.w	r2, r3, #1
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	fa02 f303 	lsl.w	r3, r2, r3
 8005520:	69ba      	ldr	r2, [r7, #24]
 8005522:	4313      	orrs	r3, r2
 8005524:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	685b      	ldr	r3, [r3, #4]
 8005530:	f003 0303 	and.w	r3, r3, #3
 8005534:	2b03      	cmp	r3, #3
 8005536:	d017      	beq.n	8005568 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	005b      	lsls	r3, r3, #1
 8005542:	2203      	movs	r2, #3
 8005544:	fa02 f303 	lsl.w	r3, r2, r3
 8005548:	43db      	mvns	r3, r3
 800554a:	69ba      	ldr	r2, [r7, #24]
 800554c:	4013      	ands	r3, r2
 800554e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	005b      	lsls	r3, r3, #1
 8005558:	fa02 f303 	lsl.w	r3, r2, r3
 800555c:	69ba      	ldr	r2, [r7, #24]
 800555e:	4313      	orrs	r3, r2
 8005560:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69ba      	ldr	r2, [r7, #24]
 8005566:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f003 0303 	and.w	r3, r3, #3
 8005570:	2b02      	cmp	r3, #2
 8005572:	d123      	bne.n	80055bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	08da      	lsrs	r2, r3, #3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3208      	adds	r2, #8
 800557c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005580:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	220f      	movs	r2, #15
 800558c:	fa02 f303 	lsl.w	r3, r2, r3
 8005590:	43db      	mvns	r3, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4013      	ands	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	691a      	ldr	r2, [r3, #16]
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	f003 0307 	and.w	r3, r3, #7
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	fa02 f303 	lsl.w	r3, r2, r3
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	08da      	lsrs	r2, r3, #3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3208      	adds	r2, #8
 80055b6:	69b9      	ldr	r1, [r7, #24]
 80055b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80055c2:	69fb      	ldr	r3, [r7, #28]
 80055c4:	005b      	lsls	r3, r3, #1
 80055c6:	2203      	movs	r2, #3
 80055c8:	fa02 f303 	lsl.w	r3, r2, r3
 80055cc:	43db      	mvns	r3, r3
 80055ce:	69ba      	ldr	r2, [r7, #24]
 80055d0:	4013      	ands	r3, r2
 80055d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	f003 0203 	and.w	r2, r3, #3
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	005b      	lsls	r3, r3, #1
 80055e0:	fa02 f303 	lsl.w	r3, r2, r3
 80055e4:	69ba      	ldr	r2, [r7, #24]
 80055e6:	4313      	orrs	r3, r2
 80055e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 80ae 	beq.w	800575a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055fe:	2300      	movs	r3, #0
 8005600:	60fb      	str	r3, [r7, #12]
 8005602:	4b5d      	ldr	r3, [pc, #372]	; (8005778 <HAL_GPIO_Init+0x300>)
 8005604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005606:	4a5c      	ldr	r2, [pc, #368]	; (8005778 <HAL_GPIO_Init+0x300>)
 8005608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800560c:	6453      	str	r3, [r2, #68]	; 0x44
 800560e:	4b5a      	ldr	r3, [pc, #360]	; (8005778 <HAL_GPIO_Init+0x300>)
 8005610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800561a:	4a58      	ldr	r2, [pc, #352]	; (800577c <HAL_GPIO_Init+0x304>)
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	089b      	lsrs	r3, r3, #2
 8005620:	3302      	adds	r3, #2
 8005622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005626:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	f003 0303 	and.w	r3, r3, #3
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	220f      	movs	r2, #15
 8005632:	fa02 f303 	lsl.w	r3, r2, r3
 8005636:	43db      	mvns	r3, r3
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	4013      	ands	r3, r2
 800563c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a4f      	ldr	r2, [pc, #316]	; (8005780 <HAL_GPIO_Init+0x308>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d025      	beq.n	8005692 <HAL_GPIO_Init+0x21a>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a4e      	ldr	r2, [pc, #312]	; (8005784 <HAL_GPIO_Init+0x30c>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d01f      	beq.n	800568e <HAL_GPIO_Init+0x216>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a4d      	ldr	r2, [pc, #308]	; (8005788 <HAL_GPIO_Init+0x310>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d019      	beq.n	800568a <HAL_GPIO_Init+0x212>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a4c      	ldr	r2, [pc, #304]	; (800578c <HAL_GPIO_Init+0x314>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d013      	beq.n	8005686 <HAL_GPIO_Init+0x20e>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a4b      	ldr	r2, [pc, #300]	; (8005790 <HAL_GPIO_Init+0x318>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d00d      	beq.n	8005682 <HAL_GPIO_Init+0x20a>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a4a      	ldr	r2, [pc, #296]	; (8005794 <HAL_GPIO_Init+0x31c>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d007      	beq.n	800567e <HAL_GPIO_Init+0x206>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a49      	ldr	r2, [pc, #292]	; (8005798 <HAL_GPIO_Init+0x320>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d101      	bne.n	800567a <HAL_GPIO_Init+0x202>
 8005676:	2306      	movs	r3, #6
 8005678:	e00c      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 800567a:	2307      	movs	r3, #7
 800567c:	e00a      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 800567e:	2305      	movs	r3, #5
 8005680:	e008      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 8005682:	2304      	movs	r3, #4
 8005684:	e006      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 8005686:	2303      	movs	r3, #3
 8005688:	e004      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 800568a:	2302      	movs	r3, #2
 800568c:	e002      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 800568e:	2301      	movs	r3, #1
 8005690:	e000      	b.n	8005694 <HAL_GPIO_Init+0x21c>
 8005692:	2300      	movs	r3, #0
 8005694:	69fa      	ldr	r2, [r7, #28]
 8005696:	f002 0203 	and.w	r2, r2, #3
 800569a:	0092      	lsls	r2, r2, #2
 800569c:	4093      	lsls	r3, r2
 800569e:	69ba      	ldr	r2, [r7, #24]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056a4:	4935      	ldr	r1, [pc, #212]	; (800577c <HAL_GPIO_Init+0x304>)
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	089b      	lsrs	r3, r3, #2
 80056aa:	3302      	adds	r3, #2
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80056b2:	4b3a      	ldr	r3, [pc, #232]	; (800579c <HAL_GPIO_Init+0x324>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	43db      	mvns	r3, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	4013      	ands	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d003      	beq.n	80056d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	4313      	orrs	r3, r2
 80056d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80056d6:	4a31      	ldr	r2, [pc, #196]	; (800579c <HAL_GPIO_Init+0x324>)
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80056dc:	4b2f      	ldr	r3, [pc, #188]	; (800579c <HAL_GPIO_Init+0x324>)
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	43db      	mvns	r3, r3
 80056e6:	69ba      	ldr	r2, [r7, #24]
 80056e8:	4013      	ands	r3, r2
 80056ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d003      	beq.n	8005700 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005700:	4a26      	ldr	r2, [pc, #152]	; (800579c <HAL_GPIO_Init+0x324>)
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005706:	4b25      	ldr	r3, [pc, #148]	; (800579c <HAL_GPIO_Init+0x324>)
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	43db      	mvns	r3, r3
 8005710:	69ba      	ldr	r2, [r7, #24]
 8005712:	4013      	ands	r3, r2
 8005714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800572a:	4a1c      	ldr	r2, [pc, #112]	; (800579c <HAL_GPIO_Init+0x324>)
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005730:	4b1a      	ldr	r3, [pc, #104]	; (800579c <HAL_GPIO_Init+0x324>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	43db      	mvns	r3, r3
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	4013      	ands	r3, r2
 800573e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	4313      	orrs	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005754:	4a11      	ldr	r2, [pc, #68]	; (800579c <HAL_GPIO_Init+0x324>)
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	3301      	adds	r3, #1
 800575e:	61fb      	str	r3, [r7, #28]
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b0f      	cmp	r3, #15
 8005764:	f67f ae96 	bls.w	8005494 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005768:	bf00      	nop
 800576a:	bf00      	nop
 800576c:	3724      	adds	r7, #36	; 0x24
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	40023800 	.word	0x40023800
 800577c:	40013800 	.word	0x40013800
 8005780:	40020000 	.word	0x40020000
 8005784:	40020400 	.word	0x40020400
 8005788:	40020800 	.word	0x40020800
 800578c:	40020c00 	.word	0x40020c00
 8005790:	40021000 	.word	0x40021000
 8005794:	40021400 	.word	0x40021400
 8005798:	40021800 	.word	0x40021800
 800579c:	40013c00 	.word	0x40013c00

080057a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	460b      	mov	r3, r1
 80057aa:	807b      	strh	r3, [r7, #2]
 80057ac:	4613      	mov	r3, r2
 80057ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057b0:	787b      	ldrb	r3, [r7, #1]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057b6:	887a      	ldrh	r2, [r7, #2]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80057bc:	e003      	b.n	80057c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80057be:	887b      	ldrh	r3, [r7, #2]
 80057c0:	041a      	lsls	r2, r3, #16
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	619a      	str	r2, [r3, #24]
}
 80057c6:	bf00      	nop
 80057c8:	370c      	adds	r7, #12
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
	...

080057d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b082      	sub	sp, #8
 80057d8:	af00      	add	r7, sp, #0
 80057da:	4603      	mov	r3, r0
 80057dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80057de:	4b08      	ldr	r3, [pc, #32]	; (8005800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057e0:	695a      	ldr	r2, [r3, #20]
 80057e2:	88fb      	ldrh	r3, [r7, #6]
 80057e4:	4013      	ands	r3, r2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d006      	beq.n	80057f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80057ea:	4a05      	ldr	r2, [pc, #20]	; (8005800 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80057ec:	88fb      	ldrh	r3, [r7, #6]
 80057ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80057f0:	88fb      	ldrh	r3, [r7, #6]
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fd fa4a 	bl	8002c8c <HAL_GPIO_EXTI_Callback>
  }
}
 80057f8:	bf00      	nop
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	40013c00 	.word	0x40013c00

08005804 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e12b      	b.n	8005a6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d106      	bne.n	8005830 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7fd fb30 	bl	8002e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2224      	movs	r2, #36	; 0x24
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f022 0201 	bic.w	r2, r2, #1
 8005846:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005856:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005866:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005868:	f001 fcf2 	bl	8007250 <HAL_RCC_GetPCLK1Freq>
 800586c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	4a81      	ldr	r2, [pc, #516]	; (8005a78 <HAL_I2C_Init+0x274>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d807      	bhi.n	8005888 <HAL_I2C_Init+0x84>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	4a80      	ldr	r2, [pc, #512]	; (8005a7c <HAL_I2C_Init+0x278>)
 800587c:	4293      	cmp	r3, r2
 800587e:	bf94      	ite	ls
 8005880:	2301      	movls	r3, #1
 8005882:	2300      	movhi	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	e006      	b.n	8005896 <HAL_I2C_Init+0x92>
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4a7d      	ldr	r2, [pc, #500]	; (8005a80 <HAL_I2C_Init+0x27c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	bf94      	ite	ls
 8005890:	2301      	movls	r3, #1
 8005892:	2300      	movhi	r3, #0
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e0e7      	b.n	8005a6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	4a78      	ldr	r2, [pc, #480]	; (8005a84 <HAL_I2C_Init+0x280>)
 80058a2:	fba2 2303 	umull	r2, r3, r2, r3
 80058a6:	0c9b      	lsrs	r3, r3, #18
 80058a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	685b      	ldr	r3, [r3, #4]
 80058b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68ba      	ldr	r2, [r7, #8]
 80058ba:	430a      	orrs	r2, r1
 80058bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6a1b      	ldr	r3, [r3, #32]
 80058c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	4a6a      	ldr	r2, [pc, #424]	; (8005a78 <HAL_I2C_Init+0x274>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d802      	bhi.n	80058d8 <HAL_I2C_Init+0xd4>
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	3301      	adds	r3, #1
 80058d6:	e009      	b.n	80058ec <HAL_I2C_Init+0xe8>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80058de:	fb02 f303 	mul.w	r3, r2, r3
 80058e2:	4a69      	ldr	r2, [pc, #420]	; (8005a88 <HAL_I2C_Init+0x284>)
 80058e4:	fba2 2303 	umull	r2, r3, r2, r3
 80058e8:	099b      	lsrs	r3, r3, #6
 80058ea:	3301      	adds	r3, #1
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	6812      	ldr	r2, [r2, #0]
 80058f0:	430b      	orrs	r3, r1
 80058f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80058fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	685b      	ldr	r3, [r3, #4]
 8005906:	495c      	ldr	r1, [pc, #368]	; (8005a78 <HAL_I2C_Init+0x274>)
 8005908:	428b      	cmp	r3, r1
 800590a:	d819      	bhi.n	8005940 <HAL_I2C_Init+0x13c>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	1e59      	subs	r1, r3, #1
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	005b      	lsls	r3, r3, #1
 8005916:	fbb1 f3f3 	udiv	r3, r1, r3
 800591a:	1c59      	adds	r1, r3, #1
 800591c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005920:	400b      	ands	r3, r1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <HAL_I2C_Init+0x138>
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	1e59      	subs	r1, r3, #1
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	fbb1 f3f3 	udiv	r3, r1, r3
 8005934:	3301      	adds	r3, #1
 8005936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800593a:	e051      	b.n	80059e0 <HAL_I2C_Init+0x1dc>
 800593c:	2304      	movs	r3, #4
 800593e:	e04f      	b.n	80059e0 <HAL_I2C_Init+0x1dc>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d111      	bne.n	800596c <HAL_I2C_Init+0x168>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	1e58      	subs	r0, r3, #1
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6859      	ldr	r1, [r3, #4]
 8005950:	460b      	mov	r3, r1
 8005952:	005b      	lsls	r3, r3, #1
 8005954:	440b      	add	r3, r1
 8005956:	fbb0 f3f3 	udiv	r3, r0, r3
 800595a:	3301      	adds	r3, #1
 800595c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005960:	2b00      	cmp	r3, #0
 8005962:	bf0c      	ite	eq
 8005964:	2301      	moveq	r3, #1
 8005966:	2300      	movne	r3, #0
 8005968:	b2db      	uxtb	r3, r3
 800596a:	e012      	b.n	8005992 <HAL_I2C_Init+0x18e>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	1e58      	subs	r0, r3, #1
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6859      	ldr	r1, [r3, #4]
 8005974:	460b      	mov	r3, r1
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	440b      	add	r3, r1
 800597a:	0099      	lsls	r1, r3, #2
 800597c:	440b      	add	r3, r1
 800597e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005982:	3301      	adds	r3, #1
 8005984:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005988:	2b00      	cmp	r3, #0
 800598a:	bf0c      	ite	eq
 800598c:	2301      	moveq	r3, #1
 800598e:	2300      	movne	r3, #0
 8005990:	b2db      	uxtb	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d001      	beq.n	800599a <HAL_I2C_Init+0x196>
 8005996:	2301      	movs	r3, #1
 8005998:	e022      	b.n	80059e0 <HAL_I2C_Init+0x1dc>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d10e      	bne.n	80059c0 <HAL_I2C_Init+0x1bc>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	1e58      	subs	r0, r3, #1
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6859      	ldr	r1, [r3, #4]
 80059aa:	460b      	mov	r3, r1
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	440b      	add	r3, r1
 80059b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80059b4:	3301      	adds	r3, #1
 80059b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059be:	e00f      	b.n	80059e0 <HAL_I2C_Init+0x1dc>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	1e58      	subs	r0, r3, #1
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6859      	ldr	r1, [r3, #4]
 80059c8:	460b      	mov	r3, r1
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	440b      	add	r3, r1
 80059ce:	0099      	lsls	r1, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80059d6:	3301      	adds	r3, #1
 80059d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059dc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80059e0:	6879      	ldr	r1, [r7, #4]
 80059e2:	6809      	ldr	r1, [r1, #0]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	69da      	ldr	r2, [r3, #28]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	431a      	orrs	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a0e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	6911      	ldr	r1, [r2, #16]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	68d2      	ldr	r2, [r2, #12]
 8005a1a:	4311      	orrs	r1, r2
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	6812      	ldr	r2, [r2, #0]
 8005a20:	430b      	orrs	r3, r1
 8005a22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	695a      	ldr	r2, [r3, #20]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	699b      	ldr	r3, [r3, #24]
 8005a36:	431a      	orrs	r2, r3
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2220      	movs	r2, #32
 8005a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	000186a0 	.word	0x000186a0
 8005a7c:	001e847f 	.word	0x001e847f
 8005a80:	003d08ff 	.word	0x003d08ff
 8005a84:	431bde83 	.word	0x431bde83
 8005a88:	10624dd3 	.word	0x10624dd3

08005a8c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b088      	sub	sp, #32
 8005a90:	af02      	add	r7, sp, #8
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	607a      	str	r2, [r7, #4]
 8005a96:	461a      	mov	r2, r3
 8005a98:	460b      	mov	r3, r1
 8005a9a:	817b      	strh	r3, [r7, #10]
 8005a9c:	4613      	mov	r3, r2
 8005a9e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005aa0:	f7ff fbd8 	bl	8005254 <HAL_GetTick>
 8005aa4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aac:	b2db      	uxtb	r3, r3
 8005aae:	2b20      	cmp	r3, #32
 8005ab0:	f040 80e0 	bne.w	8005c74 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	2319      	movs	r3, #25
 8005aba:	2201      	movs	r2, #1
 8005abc:	4970      	ldr	r1, [pc, #448]	; (8005c80 <HAL_I2C_Master_Transmit+0x1f4>)
 8005abe:	68f8      	ldr	r0, [r7, #12]
 8005ac0:	f001 f8f6 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005aca:	2302      	movs	r3, #2
 8005acc:	e0d3      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_I2C_Master_Transmit+0x50>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e0cc      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d007      	beq.n	8005b02 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f042 0201 	orr.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b10:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2221      	movs	r2, #33	; 0x21
 8005b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2210      	movs	r2, #16
 8005b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	687a      	ldr	r2, [r7, #4]
 8005b2c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	893a      	ldrh	r2, [r7, #8]
 8005b32:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b38:	b29a      	uxth	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	4a50      	ldr	r2, [pc, #320]	; (8005c84 <HAL_I2C_Master_Transmit+0x1f8>)
 8005b42:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005b44:	8979      	ldrh	r1, [r7, #10]
 8005b46:	697b      	ldr	r3, [r7, #20]
 8005b48:	6a3a      	ldr	r2, [r7, #32]
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f000 fde2 	bl	8006714 <I2C_MasterRequestWrite>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d001      	beq.n	8005b5a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	e08d      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	613b      	str	r3, [r7, #16]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	613b      	str	r3, [r7, #16]
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	613b      	str	r3, [r7, #16]
 8005b6e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005b70:	e066      	b.n	8005c40 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	6a39      	ldr	r1, [r7, #32]
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f001 f970 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00d      	beq.n	8005b9e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b86:	2b04      	cmp	r3, #4
 8005b88:	d107      	bne.n	8005b9a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b98:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e06b      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba2:	781a      	ldrb	r2, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bae:	1c5a      	adds	r2, r3, #1
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	3b01      	subs	r3, #1
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	b29a      	uxth	r2, r3
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b04      	cmp	r3, #4
 8005bda:	d11b      	bne.n	8005c14 <HAL_I2C_Master_Transmit+0x188>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d017      	beq.n	8005c14 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be8:	781a      	ldrb	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29a      	uxth	r2, r3
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	6a39      	ldr	r1, [r7, #32]
 8005c18:	68f8      	ldr	r0, [r7, #12]
 8005c1a:	f001 f960 	bl	8006ede <I2C_WaitOnBTFFlagUntilTimeout>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00d      	beq.n	8005c40 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d107      	bne.n	8005c3c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c3a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e01a      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d194      	bne.n	8005b72 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c56:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005c70:	2300      	movs	r3, #0
 8005c72:	e000      	b.n	8005c76 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005c74:	2302      	movs	r3, #2
  }
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3718      	adds	r7, #24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	00100002 	.word	0x00100002
 8005c84:	ffff0000 	.word	0xffff0000

08005c88 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b08c      	sub	sp, #48	; 0x30
 8005c8c:	af02      	add	r7, sp, #8
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	607a      	str	r2, [r7, #4]
 8005c92:	461a      	mov	r2, r3
 8005c94:	460b      	mov	r3, r1
 8005c96:	817b      	strh	r3, [r7, #10]
 8005c98:	4613      	mov	r3, r2
 8005c9a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005c9c:	f7ff fada 	bl	8005254 <HAL_GetTick>
 8005ca0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b20      	cmp	r3, #32
 8005cac:	f040 820b 	bne.w	80060c6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	2319      	movs	r3, #25
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	497c      	ldr	r1, [pc, #496]	; (8005eac <HAL_I2C_Master_Receive+0x224>)
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f000 fff8 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e1fe      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d101      	bne.n	8005cd8 <HAL_I2C_Master_Receive+0x50>
 8005cd4:	2302      	movs	r3, #2
 8005cd6:	e1f7      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	2201      	movs	r2, #1
 8005cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0301 	and.w	r3, r3, #1
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d007      	beq.n	8005cfe <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f042 0201 	orr.w	r2, r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2222      	movs	r2, #34	; 0x22
 8005d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	2210      	movs	r2, #16
 8005d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2200      	movs	r2, #0
 8005d22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	893a      	ldrh	r2, [r7, #8]
 8005d2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	4a5c      	ldr	r2, [pc, #368]	; (8005eb0 <HAL_I2C_Master_Receive+0x228>)
 8005d3e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d40:	8979      	ldrh	r1, [r7, #10]
 8005d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	f000 fd66 	bl	8006818 <I2C_MasterRequestRead>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e1b8      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d113      	bne.n	8005d86 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d5e:	2300      	movs	r3, #0
 8005d60:	623b      	str	r3, [r7, #32]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	623b      	str	r3, [r7, #32]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	699b      	ldr	r3, [r3, #24]
 8005d70:	623b      	str	r3, [r7, #32]
 8005d72:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d82:	601a      	str	r2, [r3, #0]
 8005d84:	e18c      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d11b      	bne.n	8005dc6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d9e:	2300      	movs	r3, #0
 8005da0:	61fb      	str	r3, [r7, #28]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	695b      	ldr	r3, [r3, #20]
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	699b      	ldr	r3, [r3, #24]
 8005db0:	61fb      	str	r3, [r7, #28]
 8005db2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc2:	601a      	str	r2, [r3, #0]
 8005dc4:	e16c      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d11b      	bne.n	8005e06 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ddc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005dec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dee:	2300      	movs	r3, #0
 8005df0:	61bb      	str	r3, [r7, #24]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	61bb      	str	r3, [r7, #24]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	61bb      	str	r3, [r7, #24]
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	e14c      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	617b      	str	r3, [r7, #20]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	699b      	ldr	r3, [r3, #24]
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005e2c:	e138      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e32:	2b03      	cmp	r3, #3
 8005e34:	f200 80f1 	bhi.w	800601a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d123      	bne.n	8005e88 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e44:	68f8      	ldr	r0, [r7, #12]
 8005e46:	f001 f88b 	bl	8006f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e139      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	691a      	ldr	r2, [r3, #16]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e5e:	b2d2      	uxtb	r2, r2
 8005e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e70:	3b01      	subs	r3, #1
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e7c:	b29b      	uxth	r3, r3
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	b29a      	uxth	r2, r3
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e86:	e10b      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d14e      	bne.n	8005f2e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e96:	2200      	movs	r2, #0
 8005e98:	4906      	ldr	r1, [pc, #24]	; (8005eb4 <HAL_I2C_Master_Receive+0x22c>)
 8005e9a:	68f8      	ldr	r0, [r7, #12]
 8005e9c:	f000 ff08 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d008      	beq.n	8005eb8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e10e      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
 8005eaa:	bf00      	nop
 8005eac:	00100002 	.word	0x00100002
 8005eb0:	ffff0000 	.word	0xffff0000
 8005eb4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ec6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	691a      	ldr	r2, [r3, #16]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eda:	1c5a      	adds	r2, r3, #1
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29a      	uxth	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	3b01      	subs	r3, #1
 8005ef4:	b29a      	uxth	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	691a      	ldr	r2, [r3, #16]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0c:	1c5a      	adds	r2, r3, #1
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f16:	3b01      	subs	r3, #1
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	3b01      	subs	r3, #1
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f2c:	e0b8      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	9300      	str	r3, [sp, #0]
 8005f32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f34:	2200      	movs	r2, #0
 8005f36:	4966      	ldr	r1, [pc, #408]	; (80060d0 <HAL_I2C_Master_Receive+0x448>)
 8005f38:	68f8      	ldr	r0, [r7, #12]
 8005f3a:	f000 feb9 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d001      	beq.n	8005f48 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0bf      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	691a      	ldr	r2, [r3, #16]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f74:	3b01      	subs	r3, #1
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	3b01      	subs	r3, #1
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8c:	9300      	str	r3, [sp, #0]
 8005f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f90:	2200      	movs	r2, #0
 8005f92:	494f      	ldr	r1, [pc, #316]	; (80060d0 <HAL_I2C_Master_Receive+0x448>)
 8005f94:	68f8      	ldr	r0, [r7, #12]
 8005f96:	f000 fe8b 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d001      	beq.n	8005fa4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e091      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	691a      	ldr	r2, [r3, #16]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbe:	b2d2      	uxtb	r2, r2
 8005fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc6:	1c5a      	adds	r2, r3, #1
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	b29a      	uxth	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	3b01      	subs	r3, #1
 8005fe0:	b29a      	uxth	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	691a      	ldr	r2, [r3, #16]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff0:	b2d2      	uxtb	r2, r2
 8005ff2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006002:	3b01      	subs	r3, #1
 8006004:	b29a      	uxth	r2, r3
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600e:	b29b      	uxth	r3, r3
 8006010:	3b01      	subs	r3, #1
 8006012:	b29a      	uxth	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006018:	e042      	b.n	80060a0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800601a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800601c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 ff9e 	bl	8006f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800602a:	2301      	movs	r3, #1
 800602c:	e04c      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006038:	b2d2      	uxtb	r2, r2
 800603a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006040:	1c5a      	adds	r2, r3, #1
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800604a:	3b01      	subs	r3, #1
 800604c:	b29a      	uxth	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006056:	b29b      	uxth	r3, r3
 8006058:	3b01      	subs	r3, #1
 800605a:	b29a      	uxth	r2, r3
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	f003 0304 	and.w	r3, r3, #4
 800606a:	2b04      	cmp	r3, #4
 800606c:	d118      	bne.n	80060a0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	691a      	ldr	r2, [r3, #16]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006078:	b2d2      	uxtb	r2, r2
 800607a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800608a:	3b01      	subs	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006096:	b29b      	uxth	r3, r3
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f47f aec2 	bne.w	8005e2e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060c2:	2300      	movs	r3, #0
 80060c4:	e000      	b.n	80060c8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80060c6:	2302      	movs	r3, #2
  }
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3728      	adds	r7, #40	; 0x28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}
 80060d0:	00010004 	.word	0x00010004

080060d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b088      	sub	sp, #32
 80060d8:	af02      	add	r7, sp, #8
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	4608      	mov	r0, r1
 80060de:	4611      	mov	r1, r2
 80060e0:	461a      	mov	r2, r3
 80060e2:	4603      	mov	r3, r0
 80060e4:	817b      	strh	r3, [r7, #10]
 80060e6:	460b      	mov	r3, r1
 80060e8:	813b      	strh	r3, [r7, #8]
 80060ea:	4613      	mov	r3, r2
 80060ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80060ee:	f7ff f8b1 	bl	8005254 <HAL_GetTick>
 80060f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b20      	cmp	r3, #32
 80060fe:	f040 80d9 	bne.w	80062b4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	2319      	movs	r3, #25
 8006108:	2201      	movs	r2, #1
 800610a:	496d      	ldr	r1, [pc, #436]	; (80062c0 <HAL_I2C_Mem_Write+0x1ec>)
 800610c:	68f8      	ldr	r0, [r7, #12]
 800610e:	f000 fdcf 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006118:	2302      	movs	r3, #2
 800611a:	e0cc      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006122:	2b01      	cmp	r3, #1
 8006124:	d101      	bne.n	800612a <HAL_I2C_Mem_Write+0x56>
 8006126:	2302      	movs	r3, #2
 8006128:	e0c5      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0301 	and.w	r3, r3, #1
 800613c:	2b01      	cmp	r3, #1
 800613e:	d007      	beq.n	8006150 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f042 0201 	orr.w	r2, r2, #1
 800614e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800615e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2221      	movs	r2, #33	; 0x21
 8006164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2240      	movs	r2, #64	; 0x40
 800616c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a3a      	ldr	r2, [r7, #32]
 800617a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006180:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006186:	b29a      	uxth	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	4a4d      	ldr	r2, [pc, #308]	; (80062c4 <HAL_I2C_Mem_Write+0x1f0>)
 8006190:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006192:	88f8      	ldrh	r0, [r7, #6]
 8006194:	893a      	ldrh	r2, [r7, #8]
 8006196:	8979      	ldrh	r1, [r7, #10]
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	4603      	mov	r3, r0
 80061a2:	68f8      	ldr	r0, [r7, #12]
 80061a4:	f000 fc06 	bl	80069b4 <I2C_RequestMemoryWrite>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d052      	beq.n	8006254 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e081      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 fe50 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00d      	beq.n	80061de <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	d107      	bne.n	80061da <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	681a      	ldr	r2, [r3, #0]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061d8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80061da:	2301      	movs	r3, #1
 80061dc:	e06b      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	781a      	ldrb	r2, [r3, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061f8:	3b01      	subs	r3, #1
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	695b      	ldr	r3, [r3, #20]
 8006214:	f003 0304 	and.w	r3, r3, #4
 8006218:	2b04      	cmp	r3, #4
 800621a:	d11b      	bne.n	8006254 <HAL_I2C_Mem_Write+0x180>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006220:	2b00      	cmp	r3, #0
 8006222:	d017      	beq.n	8006254 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006234:	1c5a      	adds	r2, r3, #1
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800624a:	b29b      	uxth	r3, r3
 800624c:	3b01      	subs	r3, #1
 800624e:	b29a      	uxth	r2, r3
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006258:	2b00      	cmp	r3, #0
 800625a:	d1aa      	bne.n	80061b2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f000 fe3c 	bl	8006ede <I2C_WaitOnBTFFlagUntilTimeout>
 8006266:	4603      	mov	r3, r0
 8006268:	2b00      	cmp	r3, #0
 800626a:	d00d      	beq.n	8006288 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006270:	2b04      	cmp	r3, #4
 8006272:	d107      	bne.n	8006284 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006282:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e016      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006296:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062b0:	2300      	movs	r3, #0
 80062b2:	e000      	b.n	80062b6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80062b4:	2302      	movs	r3, #2
  }
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	00100002 	.word	0x00100002
 80062c4:	ffff0000 	.word	0xffff0000

080062c8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08c      	sub	sp, #48	; 0x30
 80062cc:	af02      	add	r7, sp, #8
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	4608      	mov	r0, r1
 80062d2:	4611      	mov	r1, r2
 80062d4:	461a      	mov	r2, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	817b      	strh	r3, [r7, #10]
 80062da:	460b      	mov	r3, r1
 80062dc:	813b      	strh	r3, [r7, #8]
 80062de:	4613      	mov	r3, r2
 80062e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80062e2:	f7fe ffb7 	bl	8005254 <HAL_GetTick>
 80062e6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062ee:	b2db      	uxtb	r3, r3
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	f040 8208 	bne.w	8006706 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	2319      	movs	r3, #25
 80062fc:	2201      	movs	r2, #1
 80062fe:	497b      	ldr	r1, [pc, #492]	; (80064ec <HAL_I2C_Mem_Read+0x224>)
 8006300:	68f8      	ldr	r0, [r7, #12]
 8006302:	f000 fcd5 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800630c:	2302      	movs	r3, #2
 800630e:	e1fb      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006316:	2b01      	cmp	r3, #1
 8006318:	d101      	bne.n	800631e <HAL_I2C_Mem_Read+0x56>
 800631a:	2302      	movs	r3, #2
 800631c:	e1f4      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2201      	movs	r2, #1
 8006322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f003 0301 	and.w	r3, r3, #1
 8006330:	2b01      	cmp	r3, #1
 8006332:	d007      	beq.n	8006344 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f042 0201 	orr.w	r2, r2, #1
 8006342:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006352:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2222      	movs	r2, #34	; 0x22
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2240      	movs	r2, #64	; 0x40
 8006360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800636e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006374:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800637a:	b29a      	uxth	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	4a5b      	ldr	r2, [pc, #364]	; (80064f0 <HAL_I2C_Mem_Read+0x228>)
 8006384:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006386:	88f8      	ldrh	r0, [r7, #6]
 8006388:	893a      	ldrh	r2, [r7, #8]
 800638a:	8979      	ldrh	r1, [r7, #10]
 800638c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638e:	9301      	str	r3, [sp, #4]
 8006390:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006392:	9300      	str	r3, [sp, #0]
 8006394:	4603      	mov	r3, r0
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 fba2 	bl	8006ae0 <I2C_RequestMemoryRead>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e1b0      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d113      	bne.n	80063d6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ae:	2300      	movs	r3, #0
 80063b0:	623b      	str	r3, [r7, #32]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	623b      	str	r3, [r7, #32]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	623b      	str	r3, [r7, #32]
 80063c2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063d2:	601a      	str	r2, [r3, #0]
 80063d4:	e184      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063da:	2b01      	cmp	r3, #1
 80063dc:	d11b      	bne.n	8006416 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063ee:	2300      	movs	r3, #0
 80063f0:	61fb      	str	r3, [r7, #28]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	695b      	ldr	r3, [r3, #20]
 80063f8:	61fb      	str	r3, [r7, #28]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699b      	ldr	r3, [r3, #24]
 8006400:	61fb      	str	r3, [r7, #28]
 8006402:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e164      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641a:	2b02      	cmp	r3, #2
 800641c:	d11b      	bne.n	8006456 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800642c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800643c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800643e:	2300      	movs	r3, #0
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	695b      	ldr	r3, [r3, #20]
 8006448:	61bb      	str	r3, [r7, #24]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	699b      	ldr	r3, [r3, #24]
 8006450:	61bb      	str	r3, [r7, #24]
 8006452:	69bb      	ldr	r3, [r7, #24]
 8006454:	e144      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006456:	2300      	movs	r3, #0
 8006458:	617b      	str	r3, [r7, #20]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	617b      	str	r3, [r7, #20]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800646c:	e138      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006472:	2b03      	cmp	r3, #3
 8006474:	f200 80f1 	bhi.w	800665a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800647c:	2b01      	cmp	r3, #1
 800647e:	d123      	bne.n	80064c8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006482:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 fd6b 	bl	8006f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e139      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064a6:	1c5a      	adds	r2, r3, #1
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b0:	3b01      	subs	r3, #1
 80064b2:	b29a      	uxth	r2, r3
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064c6:	e10b      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d14e      	bne.n	800656e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	2200      	movs	r2, #0
 80064d8:	4906      	ldr	r1, [pc, #24]	; (80064f4 <HAL_I2C_Mem_Read+0x22c>)
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 fbe8 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d008      	beq.n	80064f8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e10e      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
 80064ea:	bf00      	nop
 80064ec:	00100002 	.word	0x00100002
 80064f0:	ffff0000 	.word	0xffff0000
 80064f4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	681a      	ldr	r2, [r3, #0]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006506:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	691a      	ldr	r2, [r3, #16]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006512:	b2d2      	uxtb	r2, r2
 8006514:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006544:	b2d2      	uxtb	r2, r2
 8006546:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006562:	b29b      	uxth	r3, r3
 8006564:	3b01      	subs	r3, #1
 8006566:	b29a      	uxth	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800656c:	e0b8      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006574:	2200      	movs	r2, #0
 8006576:	4966      	ldr	r1, [pc, #408]	; (8006710 <HAL_I2C_Mem_Read+0x448>)
 8006578:	68f8      	ldr	r0, [r7, #12]
 800657a:	f000 fb99 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d001      	beq.n	8006588 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	e0bf      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006596:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	691a      	ldr	r2, [r3, #16]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065a2:	b2d2      	uxtb	r2, r2
 80065a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065b4:	3b01      	subs	r3, #1
 80065b6:	b29a      	uxth	r2, r3
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c0:	b29b      	uxth	r3, r3
 80065c2:	3b01      	subs	r3, #1
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80065ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065cc:	9300      	str	r3, [sp, #0]
 80065ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065d0:	2200      	movs	r2, #0
 80065d2:	494f      	ldr	r1, [pc, #316]	; (8006710 <HAL_I2C_Mem_Read+0x448>)
 80065d4:	68f8      	ldr	r0, [r7, #12]
 80065d6:	f000 fb6b 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d001      	beq.n	80065e4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80065e0:	2301      	movs	r3, #1
 80065e2:	e091      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	691a      	ldr	r2, [r3, #16]
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065fe:	b2d2      	uxtb	r2, r2
 8006600:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691a      	ldr	r2, [r3, #16]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006630:	b2d2      	uxtb	r2, r2
 8006632:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006638:	1c5a      	adds	r2, r3, #1
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006642:	3b01      	subs	r3, #1
 8006644:	b29a      	uxth	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664e:	b29b      	uxth	r3, r3
 8006650:	3b01      	subs	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006658:	e042      	b.n	80066e0 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800665a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800665c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800665e:	68f8      	ldr	r0, [r7, #12]
 8006660:	f000 fc7e 	bl	8006f60 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006664:	4603      	mov	r3, r0
 8006666:	2b00      	cmp	r3, #0
 8006668:	d001      	beq.n	800666e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e04c      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	691a      	ldr	r2, [r3, #16]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006678:	b2d2      	uxtb	r2, r2
 800667a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006680:	1c5a      	adds	r2, r3, #1
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800668a:	3b01      	subs	r3, #1
 800668c:	b29a      	uxth	r2, r3
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006696:	b29b      	uxth	r3, r3
 8006698:	3b01      	subs	r3, #1
 800669a:	b29a      	uxth	r2, r3
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f003 0304 	and.w	r3, r3, #4
 80066aa:	2b04      	cmp	r3, #4
 80066ac:	d118      	bne.n	80066e0 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	691a      	ldr	r2, [r3, #16]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b8:	b2d2      	uxtb	r2, r2
 80066ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c0:	1c5a      	adds	r2, r3, #1
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	3b01      	subs	r3, #1
 80066da:	b29a      	uxth	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	f47f aec2 	bne.w	800646e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	e000      	b.n	8006708 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
  }
}
 8006708:	4618      	mov	r0, r3
 800670a:	3728      	adds	r7, #40	; 0x28
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	00010004 	.word	0x00010004

08006714 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af02      	add	r7, sp, #8
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	607a      	str	r2, [r7, #4]
 800671e:	603b      	str	r3, [r7, #0]
 8006720:	460b      	mov	r3, r1
 8006722:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006728:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	2b08      	cmp	r3, #8
 800672e:	d006      	beq.n	800673e <I2C_MasterRequestWrite+0x2a>
 8006730:	697b      	ldr	r3, [r7, #20]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d003      	beq.n	800673e <I2C_MasterRequestWrite+0x2a>
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800673c:	d108      	bne.n	8006750 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681a      	ldr	r2, [r3, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800674c:	601a      	str	r2, [r3, #0]
 800674e:	e00b      	b.n	8006768 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006754:	2b12      	cmp	r3, #18
 8006756:	d107      	bne.n	8006768 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006766:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006774:	68f8      	ldr	r0, [r7, #12]
 8006776:	f000 fa9b 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 800677a:	4603      	mov	r3, r0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d00d      	beq.n	800679c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800678e:	d103      	bne.n	8006798 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006796:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006798:	2303      	movs	r3, #3
 800679a:	e035      	b.n	8006808 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	691b      	ldr	r3, [r3, #16]
 80067a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067a4:	d108      	bne.n	80067b8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067a6:	897b      	ldrh	r3, [r7, #10]
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	461a      	mov	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80067b4:	611a      	str	r2, [r3, #16]
 80067b6:	e01b      	b.n	80067f0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80067b8:	897b      	ldrh	r3, [r7, #10]
 80067ba:	11db      	asrs	r3, r3, #7
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	f003 0306 	and.w	r3, r3, #6
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	f063 030f 	orn	r3, r3, #15
 80067c8:	b2da      	uxtb	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	687a      	ldr	r2, [r7, #4]
 80067d4:	490e      	ldr	r1, [pc, #56]	; (8006810 <I2C_MasterRequestWrite+0xfc>)
 80067d6:	68f8      	ldr	r0, [r7, #12]
 80067d8:	f000 fac1 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d001      	beq.n	80067e6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e010      	b.n	8006808 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80067e6:	897b      	ldrh	r3, [r7, #10]
 80067e8:	b2da      	uxtb	r2, r3
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	4907      	ldr	r1, [pc, #28]	; (8006814 <I2C_MasterRequestWrite+0x100>)
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f000 fab1 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d001      	beq.n	8006806 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e000      	b.n	8006808 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3718      	adds	r7, #24
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	00010008 	.word	0x00010008
 8006814:	00010002 	.word	0x00010002

08006818 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b088      	sub	sp, #32
 800681c:	af02      	add	r7, sp, #8
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	607a      	str	r2, [r7, #4]
 8006822:	603b      	str	r3, [r7, #0]
 8006824:	460b      	mov	r3, r1
 8006826:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800682c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800683c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	2b08      	cmp	r3, #8
 8006842:	d006      	beq.n	8006852 <I2C_MasterRequestRead+0x3a>
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	2b01      	cmp	r3, #1
 8006848:	d003      	beq.n	8006852 <I2C_MasterRequestRead+0x3a>
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006850:	d108      	bne.n	8006864 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006860:	601a      	str	r2, [r3, #0]
 8006862:	e00b      	b.n	800687c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006868:	2b11      	cmp	r3, #17
 800686a:	d107      	bne.n	800687c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681a      	ldr	r2, [r3, #0]
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800687a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f000 fa11 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 800688e:	4603      	mov	r3, r0
 8006890:	2b00      	cmp	r3, #0
 8006892:	d00d      	beq.n	80068b0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800689e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068a2:	d103      	bne.n	80068ac <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e079      	b.n	80069a4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068b8:	d108      	bne.n	80068cc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80068ba:	897b      	ldrh	r3, [r7, #10]
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	f043 0301 	orr.w	r3, r3, #1
 80068c2:	b2da      	uxtb	r2, r3
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	611a      	str	r2, [r3, #16]
 80068ca:	e05f      	b.n	800698c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80068cc:	897b      	ldrh	r3, [r7, #10]
 80068ce:	11db      	asrs	r3, r3, #7
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	f003 0306 	and.w	r3, r3, #6
 80068d6:	b2db      	uxtb	r3, r3
 80068d8:	f063 030f 	orn	r3, r3, #15
 80068dc:	b2da      	uxtb	r2, r3
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	4930      	ldr	r1, [pc, #192]	; (80069ac <I2C_MasterRequestRead+0x194>)
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f000 fa37 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80068f0:	4603      	mov	r3, r0
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d001      	beq.n	80068fa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e054      	b.n	80069a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80068fa:	897b      	ldrh	r3, [r7, #10]
 80068fc:	b2da      	uxtb	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	4929      	ldr	r1, [pc, #164]	; (80069b0 <I2C_MasterRequestRead+0x198>)
 800690a:	68f8      	ldr	r0, [r7, #12]
 800690c:	f000 fa27 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006910:	4603      	mov	r3, r0
 8006912:	2b00      	cmp	r3, #0
 8006914:	d001      	beq.n	800691a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e044      	b.n	80069a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800691a:	2300      	movs	r3, #0
 800691c:	613b      	str	r3, [r7, #16]
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	695b      	ldr	r3, [r3, #20]
 8006924:	613b      	str	r3, [r7, #16]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	613b      	str	r3, [r7, #16]
 800692e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800693e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f000 f9af 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8006952:	4603      	mov	r3, r0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00d      	beq.n	8006974 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006966:	d103      	bne.n	8006970 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800696e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e017      	b.n	80069a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006974:	897b      	ldrh	r3, [r7, #10]
 8006976:	11db      	asrs	r3, r3, #7
 8006978:	b2db      	uxtb	r3, r3
 800697a:	f003 0306 	and.w	r3, r3, #6
 800697e:	b2db      	uxtb	r3, r3
 8006980:	f063 030e 	orn	r3, r3, #14
 8006984:	b2da      	uxtb	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	4907      	ldr	r1, [pc, #28]	; (80069b0 <I2C_MasterRequestRead+0x198>)
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 f9e3 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80069a2:	2300      	movs	r3, #0
}
 80069a4:	4618      	mov	r0, r3
 80069a6:	3718      	adds	r7, #24
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}
 80069ac:	00010008 	.word	0x00010008
 80069b0:	00010002 	.word	0x00010002

080069b4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af02      	add	r7, sp, #8
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	4608      	mov	r0, r1
 80069be:	4611      	mov	r1, r2
 80069c0:	461a      	mov	r2, r3
 80069c2:	4603      	mov	r3, r0
 80069c4:	817b      	strh	r3, [r7, #10]
 80069c6:	460b      	mov	r3, r1
 80069c8:	813b      	strh	r3, [r7, #8]
 80069ca:	4613      	mov	r3, r2
 80069cc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80069dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80069de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e0:	9300      	str	r3, [sp, #0]
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80069ea:	68f8      	ldr	r0, [r7, #12]
 80069ec:	f000 f960 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00d      	beq.n	8006a12 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a04:	d103      	bne.n	8006a0e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a0c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	e05f      	b.n	8006ad2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a12:	897b      	ldrh	r3, [r7, #10]
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	461a      	mov	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a20:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a24:	6a3a      	ldr	r2, [r7, #32]
 8006a26:	492d      	ldr	r1, [pc, #180]	; (8006adc <I2C_RequestMemoryWrite+0x128>)
 8006a28:	68f8      	ldr	r0, [r7, #12]
 8006a2a:	f000 f998 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d001      	beq.n	8006a38 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e04c      	b.n	8006ad2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a38:	2300      	movs	r3, #0
 8006a3a:	617b      	str	r3, [r7, #20]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	617b      	str	r3, [r7, #20]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a50:	6a39      	ldr	r1, [r7, #32]
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f000 fa02 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00d      	beq.n	8006a7a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	d107      	bne.n	8006a76 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a74:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e02b      	b.n	8006ad2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a7a:	88fb      	ldrh	r3, [r7, #6]
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d105      	bne.n	8006a8c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006a80:	893b      	ldrh	r3, [r7, #8]
 8006a82:	b2da      	uxtb	r2, r3
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	611a      	str	r2, [r3, #16]
 8006a8a:	e021      	b.n	8006ad0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006a8c:	893b      	ldrh	r3, [r7, #8]
 8006a8e:	0a1b      	lsrs	r3, r3, #8
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	b2da      	uxtb	r2, r3
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a9c:	6a39      	ldr	r1, [r7, #32]
 8006a9e:	68f8      	ldr	r0, [r7, #12]
 8006aa0:	f000 f9dc 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00d      	beq.n	8006ac6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d107      	bne.n	8006ac2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ac0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e005      	b.n	8006ad2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ac6:	893b      	ldrh	r3, [r7, #8]
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	00010002 	.word	0x00010002

08006ae0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af02      	add	r7, sp, #8
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	4608      	mov	r0, r1
 8006aea:	4611      	mov	r1, r2
 8006aec:	461a      	mov	r2, r3
 8006aee:	4603      	mov	r3, r0
 8006af0:	817b      	strh	r3, [r7, #10]
 8006af2:	460b      	mov	r3, r1
 8006af4:	813b      	strh	r3, [r7, #8]
 8006af6:	4613      	mov	r3, r2
 8006af8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	681a      	ldr	r2, [r3, #0]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006b08:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b18:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1c:	9300      	str	r3, [sp, #0]
 8006b1e:	6a3b      	ldr	r3, [r7, #32]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 f8c2 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00d      	beq.n	8006b4e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b40:	d103      	bne.n	8006b4a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b48:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e0aa      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006b4e:	897b      	ldrh	r3, [r7, #10]
 8006b50:	b2db      	uxtb	r3, r3
 8006b52:	461a      	mov	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006b5c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	6a3a      	ldr	r2, [r7, #32]
 8006b62:	4952      	ldr	r1, [pc, #328]	; (8006cac <I2C_RequestMemoryRead+0x1cc>)
 8006b64:	68f8      	ldr	r0, [r7, #12]
 8006b66:	f000 f8fa 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b6a:	4603      	mov	r3, r0
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d001      	beq.n	8006b74 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e097      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b74:	2300      	movs	r3, #0
 8006b76:	617b      	str	r3, [r7, #20]
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	617b      	str	r3, [r7, #20]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	617b      	str	r3, [r7, #20]
 8006b88:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b8c:	6a39      	ldr	r1, [r7, #32]
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 f964 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d00d      	beq.n	8006bb6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	2b04      	cmp	r3, #4
 8006ba0:	d107      	bne.n	8006bb2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681a      	ldr	r2, [r3, #0]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bb0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e076      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006bb6:	88fb      	ldrh	r3, [r7, #6]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d105      	bne.n	8006bc8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006bbc:	893b      	ldrh	r3, [r7, #8]
 8006bbe:	b2da      	uxtb	r2, r3
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	611a      	str	r2, [r3, #16]
 8006bc6:	e021      	b.n	8006c0c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006bc8:	893b      	ldrh	r3, [r7, #8]
 8006bca:	0a1b      	lsrs	r3, r3, #8
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bd8:	6a39      	ldr	r1, [r7, #32]
 8006bda:	68f8      	ldr	r0, [r7, #12]
 8006bdc:	f000 f93e 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006be0:	4603      	mov	r3, r0
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d00d      	beq.n	8006c02 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	d107      	bne.n	8006bfe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bfc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e050      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c02:	893b      	ldrh	r3, [r7, #8]
 8006c04:	b2da      	uxtb	r2, r3
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c0e:	6a39      	ldr	r1, [r7, #32]
 8006c10:	68f8      	ldr	r0, [r7, #12]
 8006c12:	f000 f923 	bl	8006e5c <I2C_WaitOnTXEFlagUntilTimeout>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00d      	beq.n	8006c38 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d107      	bne.n	8006c34 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681a      	ldr	r2, [r3, #0]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c32:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e035      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c46:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	6a3b      	ldr	r3, [r7, #32]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006c54:	68f8      	ldr	r0, [r7, #12]
 8006c56:	f000 f82b 	bl	8006cb0 <I2C_WaitOnFlagUntilTimeout>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00d      	beq.n	8006c7c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c6e:	d103      	bne.n	8006c78 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006c78:	2303      	movs	r3, #3
 8006c7a:	e013      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006c7c:	897b      	ldrh	r3, [r7, #10]
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	f043 0301 	orr.w	r3, r3, #1
 8006c84:	b2da      	uxtb	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8e:	6a3a      	ldr	r2, [r7, #32]
 8006c90:	4906      	ldr	r1, [pc, #24]	; (8006cac <I2C_RequestMemoryRead+0x1cc>)
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f000 f863 	bl	8006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e000      	b.n	8006ca4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006ca2:	2300      	movs	r3, #0
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3718      	adds	r7, #24
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	00010002 	.word	0x00010002

08006cb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	603b      	str	r3, [r7, #0]
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cc0:	e025      	b.n	8006d0e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc8:	d021      	beq.n	8006d0e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cca:	f7fe fac3 	bl	8005254 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d302      	bcc.n	8006ce0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006cda:	683b      	ldr	r3, [r7, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d116      	bne.n	8006d0e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	f043 0220 	orr.w	r2, r3, #32
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e023      	b.n	8006d56 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	0c1b      	lsrs	r3, r3, #16
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d10d      	bne.n	8006d34 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	43da      	mvns	r2, r3
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	4013      	ands	r3, r2
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	bf0c      	ite	eq
 8006d2a:	2301      	moveq	r3, #1
 8006d2c:	2300      	movne	r3, #0
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	461a      	mov	r2, r3
 8006d32:	e00c      	b.n	8006d4e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	43da      	mvns	r2, r3
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	4013      	ands	r3, r2
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	bf0c      	ite	eq
 8006d46:	2301      	moveq	r3, #1
 8006d48:	2300      	movne	r3, #0
 8006d4a:	b2db      	uxtb	r3, r3
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	79fb      	ldrb	r3, [r7, #7]
 8006d50:	429a      	cmp	r2, r3
 8006d52:	d0b6      	beq.n	8006cc2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006d54:	2300      	movs	r3, #0
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3710      	adds	r7, #16
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b084      	sub	sp, #16
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	60f8      	str	r0, [r7, #12]
 8006d66:	60b9      	str	r1, [r7, #8]
 8006d68:	607a      	str	r2, [r7, #4]
 8006d6a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d6c:	e051      	b.n	8006e12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	695b      	ldr	r3, [r3, #20]
 8006d74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d7c:	d123      	bne.n	8006dc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d8c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d96:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2220      	movs	r2, #32
 8006da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006db2:	f043 0204 	orr.w	r2, r3, #4
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e046      	b.n	8006e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dcc:	d021      	beq.n	8006e12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006dce:	f7fe fa41 	bl	8005254 <HAL_GetTick>
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d302      	bcc.n	8006de4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d116      	bne.n	8006e12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	2200      	movs	r2, #0
 8006de8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	2220      	movs	r2, #32
 8006dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dfe:	f043 0220 	orr.w	r2, r3, #32
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e020      	b.n	8006e54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	0c1b      	lsrs	r3, r3, #16
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d10c      	bne.n	8006e36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	695b      	ldr	r3, [r3, #20]
 8006e22:	43da      	mvns	r2, r3
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	4013      	ands	r3, r2
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	bf14      	ite	ne
 8006e2e:	2301      	movne	r3, #1
 8006e30:	2300      	moveq	r3, #0
 8006e32:	b2db      	uxtb	r3, r3
 8006e34:	e00b      	b.n	8006e4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	43da      	mvns	r2, r3
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	4013      	ands	r3, r2
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	bf14      	ite	ne
 8006e48:	2301      	movne	r3, #1
 8006e4a:	2300      	moveq	r3, #0
 8006e4c:	b2db      	uxtb	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d18d      	bne.n	8006d6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e68:	e02d      	b.n	8006ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 f8ce 	bl	800700c <I2C_IsAcknowledgeFailed>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e02d      	b.n	8006ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e80:	d021      	beq.n	8006ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e82:	f7fe f9e7 	bl	8005254 <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d302      	bcc.n	8006e98 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d116      	bne.n	8006ec6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2220      	movs	r2, #32
 8006ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb2:	f043 0220 	orr.w	r2, r3, #32
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e007      	b.n	8006ed6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695b      	ldr	r3, [r3, #20]
 8006ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed0:	2b80      	cmp	r3, #128	; 0x80
 8006ed2:	d1ca      	bne.n	8006e6a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	60f8      	str	r0, [r7, #12]
 8006ee6:	60b9      	str	r1, [r7, #8]
 8006ee8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006eea:	e02d      	b.n	8006f48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006eec:	68f8      	ldr	r0, [r7, #12]
 8006eee:	f000 f88d 	bl	800700c <I2C_IsAcknowledgeFailed>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d001      	beq.n	8006efc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e02d      	b.n	8006f58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f02:	d021      	beq.n	8006f48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f04:	f7fe f9a6 	bl	8005254 <HAL_GetTick>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	68ba      	ldr	r2, [r7, #8]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d302      	bcc.n	8006f1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d116      	bne.n	8006f48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2220      	movs	r2, #32
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f34:	f043 0220 	orr.w	r2, r3, #32
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e007      	b.n	8006f58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	f003 0304 	and.w	r3, r3, #4
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d1ca      	bne.n	8006eec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006f6c:	e042      	b.n	8006ff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	695b      	ldr	r3, [r3, #20]
 8006f74:	f003 0310 	and.w	r3, r3, #16
 8006f78:	2b10      	cmp	r3, #16
 8006f7a:	d119      	bne.n	8006fb0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f06f 0210 	mvn.w	r2, #16
 8006f84:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2200      	movs	r2, #0
 8006f8a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2220      	movs	r2, #32
 8006f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2200      	movs	r2, #0
 8006f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e029      	b.n	8007004 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fb0:	f7fe f950 	bl	8005254 <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d302      	bcc.n	8006fc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d116      	bne.n	8006ff4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe0:	f043 0220 	orr.w	r2, r3, #32
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e007      	b.n	8007004 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	695b      	ldr	r3, [r3, #20]
 8006ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ffe:	2b40      	cmp	r3, #64	; 0x40
 8007000:	d1b5      	bne.n	8006f6e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007002:	2300      	movs	r3, #0
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	695b      	ldr	r3, [r3, #20]
 800701a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800701e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007022:	d11b      	bne.n	800705c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800702c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2220      	movs	r2, #32
 8007038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2200      	movs	r2, #0
 8007040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007048:	f043 0204 	orr.w	r2, r3, #4
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e000      	b.n	800705e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800705c:	2300      	movs	r3, #0
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
	...

0800706c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e0cc      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007080:	4b68      	ldr	r3, [pc, #416]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f003 030f 	and.w	r3, r3, #15
 8007088:	683a      	ldr	r2, [r7, #0]
 800708a:	429a      	cmp	r2, r3
 800708c:	d90c      	bls.n	80070a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800708e:	4b65      	ldr	r3, [pc, #404]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 8007090:	683a      	ldr	r2, [r7, #0]
 8007092:	b2d2      	uxtb	r2, r2
 8007094:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007096:	4b63      	ldr	r3, [pc, #396]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 030f 	and.w	r3, r3, #15
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d001      	beq.n	80070a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e0b8      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d020      	beq.n	80070f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0304 	and.w	r3, r3, #4
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d005      	beq.n	80070cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80070c0:	4b59      	ldr	r3, [pc, #356]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	4a58      	ldr	r2, [pc, #352]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80070ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0308 	and.w	r3, r3, #8
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d005      	beq.n	80070e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80070d8:	4b53      	ldr	r3, [pc, #332]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	4a52      	ldr	r2, [pc, #328]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80070e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070e4:	4b50      	ldr	r3, [pc, #320]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	689b      	ldr	r3, [r3, #8]
 80070f0:	494d      	ldr	r1, [pc, #308]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d044      	beq.n	800718c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	685b      	ldr	r3, [r3, #4]
 8007106:	2b01      	cmp	r3, #1
 8007108:	d107      	bne.n	800711a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800710a:	4b47      	ldr	r3, [pc, #284]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d119      	bne.n	800714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e07f      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	2b02      	cmp	r3, #2
 8007120:	d003      	beq.n	800712a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007126:	2b03      	cmp	r3, #3
 8007128:	d107      	bne.n	800713a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800712a:	4b3f      	ldr	r3, [pc, #252]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d109      	bne.n	800714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007136:	2301      	movs	r3, #1
 8007138:	e06f      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800713a:	4b3b      	ldr	r3, [pc, #236]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0302 	and.w	r3, r3, #2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d101      	bne.n	800714a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007146:	2301      	movs	r3, #1
 8007148:	e067      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800714a:	4b37      	ldr	r3, [pc, #220]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	f023 0203 	bic.w	r2, r3, #3
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	4934      	ldr	r1, [pc, #208]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 8007158:	4313      	orrs	r3, r2
 800715a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800715c:	f7fe f87a 	bl	8005254 <HAL_GetTick>
 8007160:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007162:	e00a      	b.n	800717a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007164:	f7fe f876 	bl	8005254 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007172:	4293      	cmp	r3, r2
 8007174:	d901      	bls.n	800717a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e04f      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800717a:	4b2b      	ldr	r3, [pc, #172]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 800717c:	689b      	ldr	r3, [r3, #8]
 800717e:	f003 020c 	and.w	r2, r3, #12
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	685b      	ldr	r3, [r3, #4]
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	429a      	cmp	r2, r3
 800718a:	d1eb      	bne.n	8007164 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800718c:	4b25      	ldr	r3, [pc, #148]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 030f 	and.w	r3, r3, #15
 8007194:	683a      	ldr	r2, [r7, #0]
 8007196:	429a      	cmp	r2, r3
 8007198:	d20c      	bcs.n	80071b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800719a:	4b22      	ldr	r3, [pc, #136]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 800719c:	683a      	ldr	r2, [r7, #0]
 800719e:	b2d2      	uxtb	r2, r2
 80071a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80071a2:	4b20      	ldr	r3, [pc, #128]	; (8007224 <HAL_RCC_ClockConfig+0x1b8>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 030f 	and.w	r3, r3, #15
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d001      	beq.n	80071b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e032      	b.n	800721a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 0304 	and.w	r3, r3, #4
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d008      	beq.n	80071d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80071c0:	4b19      	ldr	r3, [pc, #100]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	4916      	ldr	r1, [pc, #88]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80071ce:	4313      	orrs	r3, r2
 80071d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0308 	and.w	r3, r3, #8
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d009      	beq.n	80071f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80071de:	4b12      	ldr	r3, [pc, #72]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	00db      	lsls	r3, r3, #3
 80071ec:	490e      	ldr	r1, [pc, #56]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80071ee:	4313      	orrs	r3, r2
 80071f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80071f2:	f000 fbb1 	bl	8007958 <HAL_RCC_GetSysClockFreq>
 80071f6:	4602      	mov	r2, r0
 80071f8:	4b0b      	ldr	r3, [pc, #44]	; (8007228 <HAL_RCC_ClockConfig+0x1bc>)
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	091b      	lsrs	r3, r3, #4
 80071fe:	f003 030f 	and.w	r3, r3, #15
 8007202:	490a      	ldr	r1, [pc, #40]	; (800722c <HAL_RCC_ClockConfig+0x1c0>)
 8007204:	5ccb      	ldrb	r3, [r1, r3]
 8007206:	fa22 f303 	lsr.w	r3, r2, r3
 800720a:	4a09      	ldr	r2, [pc, #36]	; (8007230 <HAL_RCC_ClockConfig+0x1c4>)
 800720c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800720e:	4b09      	ldr	r3, [pc, #36]	; (8007234 <HAL_RCC_ClockConfig+0x1c8>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4618      	mov	r0, r3
 8007214:	f7fd fc86 	bl	8004b24 <HAL_InitTick>

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	40023c00 	.word	0x40023c00
 8007228:	40023800 	.word	0x40023800
 800722c:	08011448 	.word	0x08011448
 8007230:	20000004 	.word	0x20000004
 8007234:	20000008 	.word	0x20000008

08007238 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007238:	b480      	push	{r7}
 800723a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800723c:	4b03      	ldr	r3, [pc, #12]	; (800724c <HAL_RCC_GetHCLKFreq+0x14>)
 800723e:	681b      	ldr	r3, [r3, #0]
}
 8007240:	4618      	mov	r0, r3
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	20000004 	.word	0x20000004

08007250 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007254:	f7ff fff0 	bl	8007238 <HAL_RCC_GetHCLKFreq>
 8007258:	4602      	mov	r2, r0
 800725a:	4b05      	ldr	r3, [pc, #20]	; (8007270 <HAL_RCC_GetPCLK1Freq+0x20>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	0a9b      	lsrs	r3, r3, #10
 8007260:	f003 0307 	and.w	r3, r3, #7
 8007264:	4903      	ldr	r1, [pc, #12]	; (8007274 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007266:	5ccb      	ldrb	r3, [r1, r3]
 8007268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800726c:	4618      	mov	r0, r3
 800726e:	bd80      	pop	{r7, pc}
 8007270:	40023800 	.word	0x40023800
 8007274:	08011458 	.word	0x08011458

08007278 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800727c:	f7ff ffdc 	bl	8007238 <HAL_RCC_GetHCLKFreq>
 8007280:	4602      	mov	r2, r0
 8007282:	4b05      	ldr	r3, [pc, #20]	; (8007298 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	0b5b      	lsrs	r3, r3, #13
 8007288:	f003 0307 	and.w	r3, r3, #7
 800728c:	4903      	ldr	r1, [pc, #12]	; (800729c <HAL_RCC_GetPCLK2Freq+0x24>)
 800728e:	5ccb      	ldrb	r3, [r1, r3]
 8007290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007294:	4618      	mov	r0, r3
 8007296:	bd80      	pop	{r7, pc}
 8007298:	40023800 	.word	0x40023800
 800729c:	08011458 	.word	0x08011458

080072a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80072a0:	b480      	push	{r7}
 80072a2:	b083      	sub	sp, #12
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
 80072a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	220f      	movs	r2, #15
 80072ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80072b0:	4b12      	ldr	r3, [pc, #72]	; (80072fc <HAL_RCC_GetClockConfig+0x5c>)
 80072b2:	689b      	ldr	r3, [r3, #8]
 80072b4:	f003 0203 	and.w	r2, r3, #3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80072bc:	4b0f      	ldr	r3, [pc, #60]	; (80072fc <HAL_RCC_GetClockConfig+0x5c>)
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80072c8:	4b0c      	ldr	r3, [pc, #48]	; (80072fc <HAL_RCC_GetClockConfig+0x5c>)
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80072d4:	4b09      	ldr	r3, [pc, #36]	; (80072fc <HAL_RCC_GetClockConfig+0x5c>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	08db      	lsrs	r3, r3, #3
 80072da:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80072e2:	4b07      	ldr	r3, [pc, #28]	; (8007300 <HAL_RCC_GetClockConfig+0x60>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 020f 	and.w	r2, r3, #15
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	601a      	str	r2, [r3, #0]
}
 80072ee:	bf00      	nop
 80072f0:	370c      	adds	r7, #12
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr
 80072fa:	bf00      	nop
 80072fc:	40023800 	.word	0x40023800
 8007300:	40023c00 	.word	0x40023c00

08007304 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b08c      	sub	sp, #48	; 0x30
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8007310:	2300      	movs	r3, #0
 8007312:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8007314:	2300      	movs	r3, #0
 8007316:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8007318:	2300      	movs	r3, #0
 800731a:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 800731c:	2300      	movs	r3, #0
 800731e:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8007320:	2300      	movs	r3, #0
 8007322:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8007328:	2300      	movs	r3, #0
 800732a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 800732c:	2300      	movs	r3, #0
 800732e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	2b00      	cmp	r3, #0
 800733a:	d010      	beq.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 800733c:	4b6f      	ldr	r3, [pc, #444]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800733e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007342:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800734a:	496c      	ldr	r1, [pc, #432]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800734c:	4313      	orrs	r3, r2
 800734e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800735a:	2301      	movs	r3, #1
 800735c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0302 	and.w	r3, r3, #2
 8007366:	2b00      	cmp	r3, #0
 8007368:	d010      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800736a:	4b64      	ldr	r3, [pc, #400]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800736c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007370:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007378:	4960      	ldr	r1, [pc, #384]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800737a:	4313      	orrs	r3, r2
 800737c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8007388:	2301      	movs	r3, #1
 800738a:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0304 	and.w	r3, r3, #4
 8007394:	2b00      	cmp	r3, #0
 8007396:	d017      	beq.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007398:	4b58      	ldr	r3, [pc, #352]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800739a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800739e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073a6:	4955      	ldr	r1, [pc, #340]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80073b6:	d101      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80073b8:	2301      	movs	r3, #1
 80073ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d101      	bne.n	80073c8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80073c4:	2301      	movs	r3, #1
 80073c6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0308 	and.w	r3, r3, #8
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d017      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80073d4:	4b49      	ldr	r3, [pc, #292]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80073da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073e2:	4946      	ldr	r1, [pc, #280]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073e4:	4313      	orrs	r3, r2
 80073e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80073f2:	d101      	bne.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80073f4:	2301      	movs	r3, #1
 80073f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d101      	bne.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8007400:	2301      	movs	r3, #1
 8007402:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0320 	and.w	r3, r3, #32
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 808a 	beq.w	8007526 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007412:	2300      	movs	r3, #0
 8007414:	60bb      	str	r3, [r7, #8]
 8007416:	4b39      	ldr	r3, [pc, #228]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741a:	4a38      	ldr	r2, [pc, #224]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800741c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007420:	6413      	str	r3, [r2, #64]	; 0x40
 8007422:	4b36      	ldr	r3, [pc, #216]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742a:	60bb      	str	r3, [r7, #8]
 800742c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800742e:	4b34      	ldr	r3, [pc, #208]	; (8007500 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a33      	ldr	r2, [pc, #204]	; (8007500 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007434:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007438:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800743a:	f7fd ff0b 	bl	8005254 <HAL_GetTick>
 800743e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007440:	e008      	b.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007442:	f7fd ff07 	bl	8005254 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744a:	1ad3      	subs	r3, r2, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	d901      	bls.n	8007454 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e278      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007454:	4b2a      	ldr	r3, [pc, #168]	; (8007500 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800745c:	2b00      	cmp	r3, #0
 800745e:	d0f0      	beq.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007460:	4b26      	ldr	r3, [pc, #152]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007464:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007468:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800746a:	6a3b      	ldr	r3, [r7, #32]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d02f      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007478:	6a3a      	ldr	r2, [r7, #32]
 800747a:	429a      	cmp	r2, r3
 800747c:	d028      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800747e:	4b1f      	ldr	r3, [pc, #124]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007480:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007486:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007488:	4b1e      	ldr	r3, [pc, #120]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800748a:	2201      	movs	r2, #1
 800748c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800748e:	4b1d      	ldr	r3, [pc, #116]	; (8007504 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8007490:	2200      	movs	r2, #0
 8007492:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007494:	4a19      	ldr	r2, [pc, #100]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8007496:	6a3b      	ldr	r3, [r7, #32]
 8007498:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800749a:	4b18      	ldr	r3, [pc, #96]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800749c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749e:	f003 0301 	and.w	r3, r3, #1
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d114      	bne.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80074a6:	f7fd fed5 	bl	8005254 <HAL_GetTick>
 80074aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074ac:	e00a      	b.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074ae:	f7fd fed1 	bl	8005254 <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074bc:	4293      	cmp	r3, r2
 80074be:	d901      	bls.n	80074c4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e240      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074c4:	4b0d      	ldr	r3, [pc, #52]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80074c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d0ee      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074dc:	d114      	bne.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80074de:	4b07      	ldr	r3, [pc, #28]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80074ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074f2:	4902      	ldr	r1, [pc, #8]	; (80074fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80074f4:	4313      	orrs	r3, r2
 80074f6:	608b      	str	r3, [r1, #8]
 80074f8:	e00c      	b.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80074fa:	bf00      	nop
 80074fc:	40023800 	.word	0x40023800
 8007500:	40007000 	.word	0x40007000
 8007504:	42470e40 	.word	0x42470e40
 8007508:	4b4a      	ldr	r3, [pc, #296]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800750a:	689b      	ldr	r3, [r3, #8]
 800750c:	4a49      	ldr	r2, [pc, #292]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800750e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007512:	6093      	str	r3, [r2, #8]
 8007514:	4b47      	ldr	r3, [pc, #284]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007516:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800751c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007520:	4944      	ldr	r1, [pc, #272]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007522:	4313      	orrs	r3, r2
 8007524:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0310 	and.w	r3, r3, #16
 800752e:	2b00      	cmp	r3, #0
 8007530:	d004      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8007538:	4b3f      	ldr	r3, [pc, #252]	; (8007638 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800753a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00a      	beq.n	800755e <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8007548:	4b3a      	ldr	r3, [pc, #232]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800754a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800754e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007556:	4937      	ldr	r1, [pc, #220]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8007558:	4313      	orrs	r3, r2
 800755a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00a      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800756a:	4b32      	ldr	r3, [pc, #200]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800756c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007570:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007578:	492e      	ldr	r1, [pc, #184]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800757a:	4313      	orrs	r3, r2
 800757c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007588:	2b00      	cmp	r3, #0
 800758a:	d011      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800758c:	4b29      	ldr	r3, [pc, #164]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800758e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007592:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800759a:	4926      	ldr	r1, [pc, #152]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800759c:	4313      	orrs	r3, r2
 800759e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075aa:	d101      	bne.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80075ac:	2301      	movs	r3, #1
 80075ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00a      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80075bc:	4b1d      	ldr	r3, [pc, #116]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80075be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80075c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ca:	491a      	ldr	r1, [pc, #104]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80075cc:	4313      	orrs	r3, r2
 80075ce:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d011      	beq.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80075de:	4b15      	ldr	r3, [pc, #84]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80075e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80075e4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ec:	4911      	ldr	r1, [pc, #68]	; (8007634 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075fc:	d101      	bne.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80075fe:	2301      	movs	r3, #1
 8007600:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007604:	2b01      	cmp	r3, #1
 8007606:	d005      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007610:	f040 80ff 	bne.w	8007812 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007614:	4b09      	ldr	r3, [pc, #36]	; (800763c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007616:	2200      	movs	r2, #0
 8007618:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800761a:	f7fd fe1b 	bl	8005254 <HAL_GetTick>
 800761e:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007620:	e00e      	b.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007622:	f7fd fe17 	bl	8005254 <HAL_GetTick>
 8007626:	4602      	mov	r2, r0
 8007628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762a:	1ad3      	subs	r3, r2, r3
 800762c:	2b02      	cmp	r3, #2
 800762e:	d907      	bls.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e188      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8007634:	40023800 	.word	0x40023800
 8007638:	424711e0 	.word	0x424711e0
 800763c:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007640:	4b7e      	ldr	r3, [pc, #504]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1ea      	bne.n	8007622 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 0301 	and.w	r3, r3, #1
 8007654:	2b00      	cmp	r3, #0
 8007656:	d003      	beq.n	8007660 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800765c:	2b00      	cmp	r3, #0
 800765e:	d009      	beq.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007668:	2b00      	cmp	r3, #0
 800766a:	d028      	beq.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007670:	2b00      	cmp	r3, #0
 8007672:	d124      	bne.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007674:	4b71      	ldr	r3, [pc, #452]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007676:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800767a:	0c1b      	lsrs	r3, r3, #16
 800767c:	f003 0303 	and.w	r3, r3, #3
 8007680:	3301      	adds	r3, #1
 8007682:	005b      	lsls	r3, r3, #1
 8007684:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007686:	4b6d      	ldr	r3, [pc, #436]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007688:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800768c:	0e1b      	lsrs	r3, r3, #24
 800768e:	f003 030f 	and.w	r3, r3, #15
 8007692:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	685a      	ldr	r2, [r3, #4]
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	689b      	ldr	r3, [r3, #8]
 800769c:	019b      	lsls	r3, r3, #6
 800769e:	431a      	orrs	r2, r3
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	085b      	lsrs	r3, r3, #1
 80076a4:	3b01      	subs	r3, #1
 80076a6:	041b      	lsls	r3, r3, #16
 80076a8:	431a      	orrs	r2, r3
 80076aa:	69bb      	ldr	r3, [r7, #24]
 80076ac:	061b      	lsls	r3, r3, #24
 80076ae:	431a      	orrs	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	071b      	lsls	r3, r3, #28
 80076b6:	4961      	ldr	r1, [pc, #388]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076b8:	4313      	orrs	r3, r2
 80076ba:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f003 0304 	and.w	r3, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d004      	beq.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076d2:	d00a      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d035      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80076e8:	d130      	bne.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80076ea:	4b54      	ldr	r3, [pc, #336]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076f0:	0c1b      	lsrs	r3, r3, #16
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	3301      	adds	r3, #1
 80076f8:	005b      	lsls	r3, r3, #1
 80076fa:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80076fc:	4b4f      	ldr	r3, [pc, #316]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80076fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007702:	0f1b      	lsrs	r3, r3, #28
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685a      	ldr	r2, [r3, #4]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	019b      	lsls	r3, r3, #6
 8007714:	431a      	orrs	r2, r3
 8007716:	69fb      	ldr	r3, [r7, #28]
 8007718:	085b      	lsrs	r3, r3, #1
 800771a:	3b01      	subs	r3, #1
 800771c:	041b      	lsls	r3, r3, #16
 800771e:	431a      	orrs	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	061b      	lsls	r3, r3, #24
 8007726:	431a      	orrs	r2, r3
 8007728:	697b      	ldr	r3, [r7, #20]
 800772a:	071b      	lsls	r3, r3, #28
 800772c:	4943      	ldr	r1, [pc, #268]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800772e:	4313      	orrs	r3, r2
 8007730:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007734:	4b41      	ldr	r3, [pc, #260]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800773a:	f023 021f 	bic.w	r2, r3, #31
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007742:	3b01      	subs	r3, #1
 8007744:	493d      	ldr	r1, [pc, #244]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007746:	4313      	orrs	r3, r2
 8007748:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007754:	2b00      	cmp	r3, #0
 8007756:	d029      	beq.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800775c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007760:	d124      	bne.n	80077ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8007762:	4b36      	ldr	r3, [pc, #216]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007764:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007768:	0c1b      	lsrs	r3, r3, #16
 800776a:	f003 0303 	and.w	r3, r3, #3
 800776e:	3301      	adds	r3, #1
 8007770:	005b      	lsls	r3, r3, #1
 8007772:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007774:	4b31      	ldr	r3, [pc, #196]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007776:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800777a:	0f1b      	lsrs	r3, r3, #28
 800777c:	f003 0307 	and.w	r3, r3, #7
 8007780:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685a      	ldr	r2, [r3, #4]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	019b      	lsls	r3, r3, #6
 800778c:	431a      	orrs	r2, r3
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	085b      	lsrs	r3, r3, #1
 8007794:	3b01      	subs	r3, #1
 8007796:	041b      	lsls	r3, r3, #16
 8007798:	431a      	orrs	r2, r3
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	061b      	lsls	r3, r3, #24
 800779e:	431a      	orrs	r2, r3
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	071b      	lsls	r3, r3, #28
 80077a4:	4925      	ldr	r1, [pc, #148]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80077a6:	4313      	orrs	r3, r2
 80077a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d016      	beq.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	685a      	ldr	r2, [r3, #4]
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	019b      	lsls	r3, r3, #6
 80077c2:	431a      	orrs	r2, r3
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	085b      	lsrs	r3, r3, #1
 80077ca:	3b01      	subs	r3, #1
 80077cc:	041b      	lsls	r3, r3, #16
 80077ce:	431a      	orrs	r2, r3
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	061b      	lsls	r3, r3, #24
 80077d6:	431a      	orrs	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	695b      	ldr	r3, [r3, #20]
 80077dc:	071b      	lsls	r3, r3, #28
 80077de:	4917      	ldr	r1, [pc, #92]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80077e0:	4313      	orrs	r3, r2
 80077e2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80077e6:	4b16      	ldr	r3, [pc, #88]	; (8007840 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80077e8:	2201      	movs	r2, #1
 80077ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80077ec:	f7fd fd32 	bl	8005254 <HAL_GetTick>
 80077f0:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80077f2:	e008      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80077f4:	f7fd fd2e 	bl	8005254 <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e09f      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007806:	4b0d      	ldr	r3, [pc, #52]	; (800783c <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d0f0      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8007812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007814:	2b01      	cmp	r3, #1
 8007816:	f040 8095 	bne.w	8007944 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800781a:	4b0a      	ldr	r3, [pc, #40]	; (8007844 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 800781c:	2200      	movs	r2, #0
 800781e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007820:	f7fd fd18 	bl	8005254 <HAL_GetTick>
 8007824:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007826:	e00f      	b.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007828:	f7fd fd14 	bl	8005254 <HAL_GetTick>
 800782c:	4602      	mov	r2, r0
 800782e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	2b02      	cmp	r3, #2
 8007834:	d908      	bls.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007836:	2303      	movs	r3, #3
 8007838:	e085      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
 800783a:	bf00      	nop
 800783c:	40023800 	.word	0x40023800
 8007840:	42470068 	.word	0x42470068
 8007844:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007848:	4b41      	ldr	r3, [pc, #260]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007850:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007854:	d0e8      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0304 	and.w	r3, r3, #4
 800785e:	2b00      	cmp	r3, #0
 8007860:	d003      	beq.n	800786a <HAL_RCCEx_PeriphCLKConfig+0x566>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007866:	2b00      	cmp	r3, #0
 8007868:	d009      	beq.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8007872:	2b00      	cmp	r3, #0
 8007874:	d02b      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800787a:	2b00      	cmp	r3, #0
 800787c:	d127      	bne.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800787e:	4b34      	ldr	r3, [pc, #208]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007884:	0c1b      	lsrs	r3, r3, #16
 8007886:	f003 0303 	and.w	r3, r3, #3
 800788a:	3301      	adds	r3, #1
 800788c:	005b      	lsls	r3, r3, #1
 800788e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	699a      	ldr	r2, [r3, #24]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	019b      	lsls	r3, r3, #6
 800789a:	431a      	orrs	r2, r3
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	085b      	lsrs	r3, r3, #1
 80078a0:	3b01      	subs	r3, #1
 80078a2:	041b      	lsls	r3, r3, #16
 80078a4:	431a      	orrs	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078aa:	061b      	lsls	r3, r3, #24
 80078ac:	4928      	ldr	r1, [pc, #160]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80078ae:	4313      	orrs	r3, r2
 80078b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80078b4:	4b26      	ldr	r3, [pc, #152]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80078b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078ba:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c2:	3b01      	subs	r3, #1
 80078c4:	021b      	lsls	r3, r3, #8
 80078c6:	4922      	ldr	r1, [pc, #136]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80078c8:	4313      	orrs	r3, r2
 80078ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01d      	beq.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80078e2:	d118      	bne.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80078e4:	4b1a      	ldr	r3, [pc, #104]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80078e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ea:	0e1b      	lsrs	r3, r3, #24
 80078ec:	f003 030f 	and.w	r3, r3, #15
 80078f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	699a      	ldr	r2, [r3, #24]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	69db      	ldr	r3, [r3, #28]
 80078fa:	019b      	lsls	r3, r3, #6
 80078fc:	431a      	orrs	r2, r3
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	085b      	lsrs	r3, r3, #1
 8007904:	3b01      	subs	r3, #1
 8007906:	041b      	lsls	r3, r3, #16
 8007908:	431a      	orrs	r2, r3
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	061b      	lsls	r3, r3, #24
 800790e:	4910      	ldr	r1, [pc, #64]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007910:	4313      	orrs	r3, r2
 8007912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007916:	4b0f      	ldr	r3, [pc, #60]	; (8007954 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8007918:	2201      	movs	r2, #1
 800791a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800791c:	f7fd fc9a 	bl	8005254 <HAL_GetTick>
 8007920:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007922:	e008      	b.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007924:	f7fd fc96 	bl	8005254 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b02      	cmp	r3, #2
 8007930:	d901      	bls.n	8007936 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e007      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007936:	4b06      	ldr	r3, [pc, #24]	; (8007950 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800793e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007942:	d1ef      	bne.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3730      	adds	r7, #48	; 0x30
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	40023800 	.word	0x40023800
 8007954:	42470070 	.word	0x42470070

08007958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800795c:	b0ae      	sub	sp, #184	; 0xb8
 800795e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007960:	2300      	movs	r3, #0
 8007962:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007966:	2300      	movs	r3, #0
 8007968:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800796c:	2300      	movs	r3, #0
 800796e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007972:	2300      	movs	r3, #0
 8007974:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007978:	2300      	movs	r3, #0
 800797a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800797e:	4bcb      	ldr	r3, [pc, #812]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	f003 030c 	and.w	r3, r3, #12
 8007986:	2b0c      	cmp	r3, #12
 8007988:	f200 8206 	bhi.w	8007d98 <HAL_RCC_GetSysClockFreq+0x440>
 800798c:	a201      	add	r2, pc, #4	; (adr r2, 8007994 <HAL_RCC_GetSysClockFreq+0x3c>)
 800798e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007992:	bf00      	nop
 8007994:	080079c9 	.word	0x080079c9
 8007998:	08007d99 	.word	0x08007d99
 800799c:	08007d99 	.word	0x08007d99
 80079a0:	08007d99 	.word	0x08007d99
 80079a4:	080079d1 	.word	0x080079d1
 80079a8:	08007d99 	.word	0x08007d99
 80079ac:	08007d99 	.word	0x08007d99
 80079b0:	08007d99 	.word	0x08007d99
 80079b4:	080079d9 	.word	0x080079d9
 80079b8:	08007d99 	.word	0x08007d99
 80079bc:	08007d99 	.word	0x08007d99
 80079c0:	08007d99 	.word	0x08007d99
 80079c4:	08007bc9 	.word	0x08007bc9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079c8:	4bb9      	ldr	r3, [pc, #740]	; (8007cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80079ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80079ce:	e1e7      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079d0:	4bb8      	ldr	r3, [pc, #736]	; (8007cb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80079d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80079d6:	e1e3      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079d8:	4bb4      	ldr	r3, [pc, #720]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80079e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079e4:	4bb1      	ldr	r3, [pc, #708]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d071      	beq.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079f0:	4bae      	ldr	r3, [pc, #696]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	099b      	lsrs	r3, r3, #6
 80079f6:	2200      	movs	r2, #0
 80079f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80079fc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007a00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007a12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a16:	4622      	mov	r2, r4
 8007a18:	462b      	mov	r3, r5
 8007a1a:	f04f 0000 	mov.w	r0, #0
 8007a1e:	f04f 0100 	mov.w	r1, #0
 8007a22:	0159      	lsls	r1, r3, #5
 8007a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a28:	0150      	lsls	r0, r2, #5
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4621      	mov	r1, r4
 8007a30:	1a51      	subs	r1, r2, r1
 8007a32:	6439      	str	r1, [r7, #64]	; 0x40
 8007a34:	4629      	mov	r1, r5
 8007a36:	eb63 0301 	sbc.w	r3, r3, r1
 8007a3a:	647b      	str	r3, [r7, #68]	; 0x44
 8007a3c:	f04f 0200 	mov.w	r2, #0
 8007a40:	f04f 0300 	mov.w	r3, #0
 8007a44:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007a48:	4649      	mov	r1, r9
 8007a4a:	018b      	lsls	r3, r1, #6
 8007a4c:	4641      	mov	r1, r8
 8007a4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007a52:	4641      	mov	r1, r8
 8007a54:	018a      	lsls	r2, r1, #6
 8007a56:	4641      	mov	r1, r8
 8007a58:	1a51      	subs	r1, r2, r1
 8007a5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007a5c:	4649      	mov	r1, r9
 8007a5e:	eb63 0301 	sbc.w	r3, r3, r1
 8007a62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a64:	f04f 0200 	mov.w	r2, #0
 8007a68:	f04f 0300 	mov.w	r3, #0
 8007a6c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007a70:	4649      	mov	r1, r9
 8007a72:	00cb      	lsls	r3, r1, #3
 8007a74:	4641      	mov	r1, r8
 8007a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a7a:	4641      	mov	r1, r8
 8007a7c:	00ca      	lsls	r2, r1, #3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	4619      	mov	r1, r3
 8007a82:	4603      	mov	r3, r0
 8007a84:	4622      	mov	r2, r4
 8007a86:	189b      	adds	r3, r3, r2
 8007a88:	633b      	str	r3, [r7, #48]	; 0x30
 8007a8a:	462b      	mov	r3, r5
 8007a8c:	460a      	mov	r2, r1
 8007a8e:	eb42 0303 	adc.w	r3, r2, r3
 8007a92:	637b      	str	r3, [r7, #52]	; 0x34
 8007a94:	f04f 0200 	mov.w	r2, #0
 8007a98:	f04f 0300 	mov.w	r3, #0
 8007a9c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007aa0:	4629      	mov	r1, r5
 8007aa2:	024b      	lsls	r3, r1, #9
 8007aa4:	4621      	mov	r1, r4
 8007aa6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007aaa:	4621      	mov	r1, r4
 8007aac:	024a      	lsls	r2, r1, #9
 8007aae:	4610      	mov	r0, r2
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007abc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007ac0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007ac4:	f7f9 f900 	bl	8000cc8 <__aeabi_uldivmod>
 8007ac8:	4602      	mov	r2, r0
 8007aca:	460b      	mov	r3, r1
 8007acc:	4613      	mov	r3, r2
 8007ace:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007ad2:	e067      	b.n	8007ba4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ad4:	4b75      	ldr	r3, [pc, #468]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	099b      	lsrs	r3, r3, #6
 8007ada:	2200      	movs	r2, #0
 8007adc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007ae0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007ae4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aec:	67bb      	str	r3, [r7, #120]	; 0x78
 8007aee:	2300      	movs	r3, #0
 8007af0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007af2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007af6:	4622      	mov	r2, r4
 8007af8:	462b      	mov	r3, r5
 8007afa:	f04f 0000 	mov.w	r0, #0
 8007afe:	f04f 0100 	mov.w	r1, #0
 8007b02:	0159      	lsls	r1, r3, #5
 8007b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007b08:	0150      	lsls	r0, r2, #5
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	4621      	mov	r1, r4
 8007b10:	1a51      	subs	r1, r2, r1
 8007b12:	62b9      	str	r1, [r7, #40]	; 0x28
 8007b14:	4629      	mov	r1, r5
 8007b16:	eb63 0301 	sbc.w	r3, r3, r1
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	f04f 0300 	mov.w	r3, #0
 8007b24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007b28:	4649      	mov	r1, r9
 8007b2a:	018b      	lsls	r3, r1, #6
 8007b2c:	4641      	mov	r1, r8
 8007b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b32:	4641      	mov	r1, r8
 8007b34:	018a      	lsls	r2, r1, #6
 8007b36:	4641      	mov	r1, r8
 8007b38:	ebb2 0a01 	subs.w	sl, r2, r1
 8007b3c:	4649      	mov	r1, r9
 8007b3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8007b42:	f04f 0200 	mov.w	r2, #0
 8007b46:	f04f 0300 	mov.w	r3, #0
 8007b4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007b52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b56:	4692      	mov	sl, r2
 8007b58:	469b      	mov	fp, r3
 8007b5a:	4623      	mov	r3, r4
 8007b5c:	eb1a 0303 	adds.w	r3, sl, r3
 8007b60:	623b      	str	r3, [r7, #32]
 8007b62:	462b      	mov	r3, r5
 8007b64:	eb4b 0303 	adc.w	r3, fp, r3
 8007b68:	627b      	str	r3, [r7, #36]	; 0x24
 8007b6a:	f04f 0200 	mov.w	r2, #0
 8007b6e:	f04f 0300 	mov.w	r3, #0
 8007b72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007b76:	4629      	mov	r1, r5
 8007b78:	028b      	lsls	r3, r1, #10
 8007b7a:	4621      	mov	r1, r4
 8007b7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b80:	4621      	mov	r1, r4
 8007b82:	028a      	lsls	r2, r1, #10
 8007b84:	4610      	mov	r0, r2
 8007b86:	4619      	mov	r1, r3
 8007b88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	673b      	str	r3, [r7, #112]	; 0x70
 8007b90:	677a      	str	r2, [r7, #116]	; 0x74
 8007b92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007b96:	f7f9 f897 	bl	8000cc8 <__aeabi_uldivmod>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	460b      	mov	r3, r1
 8007b9e:	4613      	mov	r3, r2
 8007ba0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007ba4:	4b41      	ldr	r3, [pc, #260]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	0c1b      	lsrs	r3, r3, #16
 8007baa:	f003 0303 	and.w	r3, r3, #3
 8007bae:	3301      	adds	r3, #1
 8007bb0:	005b      	lsls	r3, r3, #1
 8007bb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8007bb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007bba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007bc6:	e0eb      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007bc8:	4b38      	ldr	r3, [pc, #224]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007bca:	685b      	ldr	r3, [r3, #4]
 8007bcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007bd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007bd4:	4b35      	ldr	r3, [pc, #212]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d06b      	beq.n	8007cb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007be0:	4b32      	ldr	r3, [pc, #200]	; (8007cac <HAL_RCC_GetSysClockFreq+0x354>)
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	099b      	lsrs	r3, r3, #6
 8007be6:	2200      	movs	r2, #0
 8007be8:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007bec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bf2:	663b      	str	r3, [r7, #96]	; 0x60
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	667b      	str	r3, [r7, #100]	; 0x64
 8007bf8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007bfc:	4622      	mov	r2, r4
 8007bfe:	462b      	mov	r3, r5
 8007c00:	f04f 0000 	mov.w	r0, #0
 8007c04:	f04f 0100 	mov.w	r1, #0
 8007c08:	0159      	lsls	r1, r3, #5
 8007c0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007c0e:	0150      	lsls	r0, r2, #5
 8007c10:	4602      	mov	r2, r0
 8007c12:	460b      	mov	r3, r1
 8007c14:	4621      	mov	r1, r4
 8007c16:	1a51      	subs	r1, r2, r1
 8007c18:	61b9      	str	r1, [r7, #24]
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	eb63 0301 	sbc.w	r3, r3, r1
 8007c20:	61fb      	str	r3, [r7, #28]
 8007c22:	f04f 0200 	mov.w	r2, #0
 8007c26:	f04f 0300 	mov.w	r3, #0
 8007c2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007c2e:	4659      	mov	r1, fp
 8007c30:	018b      	lsls	r3, r1, #6
 8007c32:	4651      	mov	r1, sl
 8007c34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007c38:	4651      	mov	r1, sl
 8007c3a:	018a      	lsls	r2, r1, #6
 8007c3c:	4651      	mov	r1, sl
 8007c3e:	ebb2 0801 	subs.w	r8, r2, r1
 8007c42:	4659      	mov	r1, fp
 8007c44:	eb63 0901 	sbc.w	r9, r3, r1
 8007c48:	f04f 0200 	mov.w	r2, #0
 8007c4c:	f04f 0300 	mov.w	r3, #0
 8007c50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007c54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007c58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007c5c:	4690      	mov	r8, r2
 8007c5e:	4699      	mov	r9, r3
 8007c60:	4623      	mov	r3, r4
 8007c62:	eb18 0303 	adds.w	r3, r8, r3
 8007c66:	613b      	str	r3, [r7, #16]
 8007c68:	462b      	mov	r3, r5
 8007c6a:	eb49 0303 	adc.w	r3, r9, r3
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	f04f 0200 	mov.w	r2, #0
 8007c74:	f04f 0300 	mov.w	r3, #0
 8007c78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007c7c:	4629      	mov	r1, r5
 8007c7e:	024b      	lsls	r3, r1, #9
 8007c80:	4621      	mov	r1, r4
 8007c82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007c86:	4621      	mov	r1, r4
 8007c88:	024a      	lsls	r2, r1, #9
 8007c8a:	4610      	mov	r0, r2
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c92:	2200      	movs	r2, #0
 8007c94:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c96:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007c98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c9c:	f7f9 f814 	bl	8000cc8 <__aeabi_uldivmod>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007caa:	e065      	b.n	8007d78 <HAL_RCC_GetSysClockFreq+0x420>
 8007cac:	40023800 	.word	0x40023800
 8007cb0:	00f42400 	.word	0x00f42400
 8007cb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cb8:	4b3d      	ldr	r3, [pc, #244]	; (8007db0 <HAL_RCC_GetSysClockFreq+0x458>)
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	099b      	lsrs	r3, r3, #6
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	4611      	mov	r1, r2
 8007cc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007cc8:	653b      	str	r3, [r7, #80]	; 0x50
 8007cca:	2300      	movs	r3, #0
 8007ccc:	657b      	str	r3, [r7, #84]	; 0x54
 8007cce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007cd2:	4642      	mov	r2, r8
 8007cd4:	464b      	mov	r3, r9
 8007cd6:	f04f 0000 	mov.w	r0, #0
 8007cda:	f04f 0100 	mov.w	r1, #0
 8007cde:	0159      	lsls	r1, r3, #5
 8007ce0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ce4:	0150      	lsls	r0, r2, #5
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4641      	mov	r1, r8
 8007cec:	1a51      	subs	r1, r2, r1
 8007cee:	60b9      	str	r1, [r7, #8]
 8007cf0:	4649      	mov	r1, r9
 8007cf2:	eb63 0301 	sbc.w	r3, r3, r1
 8007cf6:	60fb      	str	r3, [r7, #12]
 8007cf8:	f04f 0200 	mov.w	r2, #0
 8007cfc:	f04f 0300 	mov.w	r3, #0
 8007d00:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007d04:	4659      	mov	r1, fp
 8007d06:	018b      	lsls	r3, r1, #6
 8007d08:	4651      	mov	r1, sl
 8007d0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d0e:	4651      	mov	r1, sl
 8007d10:	018a      	lsls	r2, r1, #6
 8007d12:	4651      	mov	r1, sl
 8007d14:	1a54      	subs	r4, r2, r1
 8007d16:	4659      	mov	r1, fp
 8007d18:	eb63 0501 	sbc.w	r5, r3, r1
 8007d1c:	f04f 0200 	mov.w	r2, #0
 8007d20:	f04f 0300 	mov.w	r3, #0
 8007d24:	00eb      	lsls	r3, r5, #3
 8007d26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d2a:	00e2      	lsls	r2, r4, #3
 8007d2c:	4614      	mov	r4, r2
 8007d2e:	461d      	mov	r5, r3
 8007d30:	4643      	mov	r3, r8
 8007d32:	18e3      	adds	r3, r4, r3
 8007d34:	603b      	str	r3, [r7, #0]
 8007d36:	464b      	mov	r3, r9
 8007d38:	eb45 0303 	adc.w	r3, r5, r3
 8007d3c:	607b      	str	r3, [r7, #4]
 8007d3e:	f04f 0200 	mov.w	r2, #0
 8007d42:	f04f 0300 	mov.w	r3, #0
 8007d46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007d4a:	4629      	mov	r1, r5
 8007d4c:	028b      	lsls	r3, r1, #10
 8007d4e:	4621      	mov	r1, r4
 8007d50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007d54:	4621      	mov	r1, r4
 8007d56:	028a      	lsls	r2, r1, #10
 8007d58:	4610      	mov	r0, r2
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007d60:	2200      	movs	r2, #0
 8007d62:	64bb      	str	r3, [r7, #72]	; 0x48
 8007d64:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007d66:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007d6a:	f7f8 ffad 	bl	8000cc8 <__aeabi_uldivmod>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	460b      	mov	r3, r1
 8007d72:	4613      	mov	r3, r2
 8007d74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007d78:	4b0d      	ldr	r3, [pc, #52]	; (8007db0 <HAL_RCC_GetSysClockFreq+0x458>)
 8007d7a:	685b      	ldr	r3, [r3, #4]
 8007d7c:	0f1b      	lsrs	r3, r3, #28
 8007d7e:	f003 0307 	and.w	r3, r3, #7
 8007d82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8007d86:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007d8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d92:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007d96:	e003      	b.n	8007da0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007d98:	4b06      	ldr	r3, [pc, #24]	; (8007db4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8007d9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007d9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007da0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	37b8      	adds	r7, #184	; 0xb8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007dae:	bf00      	nop
 8007db0:	40023800 	.word	0x40023800
 8007db4:	00f42400 	.word	0x00f42400

08007db8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e28d      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 0301 	and.w	r3, r3, #1
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	f000 8083 	beq.w	8007ede <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007dd8:	4b94      	ldr	r3, [pc, #592]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	f003 030c 	and.w	r3, r3, #12
 8007de0:	2b04      	cmp	r3, #4
 8007de2:	d019      	beq.n	8007e18 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007de4:	4b91      	ldr	r3, [pc, #580]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007dec:	2b08      	cmp	r3, #8
 8007dee:	d106      	bne.n	8007dfe <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007df0:	4b8e      	ldr	r3, [pc, #568]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007df8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007dfc:	d00c      	beq.n	8007e18 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007dfe:	4b8b      	ldr	r3, [pc, #556]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007e06:	2b0c      	cmp	r3, #12
 8007e08:	d112      	bne.n	8007e30 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007e0a:	4b88      	ldr	r3, [pc, #544]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007e12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e16:	d10b      	bne.n	8007e30 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007e18:	4b84      	ldr	r3, [pc, #528]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d05b      	beq.n	8007edc <HAL_RCC_OscConfig+0x124>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d157      	bne.n	8007edc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	e25a      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e38:	d106      	bne.n	8007e48 <HAL_RCC_OscConfig+0x90>
 8007e3a:	4b7c      	ldr	r3, [pc, #496]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a7b      	ldr	r2, [pc, #492]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e44:	6013      	str	r3, [r2, #0]
 8007e46:	e01d      	b.n	8007e84 <HAL_RCC_OscConfig+0xcc>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007e50:	d10c      	bne.n	8007e6c <HAL_RCC_OscConfig+0xb4>
 8007e52:	4b76      	ldr	r3, [pc, #472]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a75      	ldr	r2, [pc, #468]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e5c:	6013      	str	r3, [r2, #0]
 8007e5e:	4b73      	ldr	r3, [pc, #460]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a72      	ldr	r2, [pc, #456]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e68:	6013      	str	r3, [r2, #0]
 8007e6a:	e00b      	b.n	8007e84 <HAL_RCC_OscConfig+0xcc>
 8007e6c:	4b6f      	ldr	r3, [pc, #444]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4a6e      	ldr	r2, [pc, #440]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007e76:	6013      	str	r3, [r2, #0]
 8007e78:	4b6c      	ldr	r3, [pc, #432]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a6b      	ldr	r2, [pc, #428]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007e7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d013      	beq.n	8007eb4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e8c:	f7fd f9e2 	bl	8005254 <HAL_GetTick>
 8007e90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e92:	e008      	b.n	8007ea6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007e94:	f7fd f9de 	bl	8005254 <HAL_GetTick>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	1ad3      	subs	r3, r2, r3
 8007e9e:	2b64      	cmp	r3, #100	; 0x64
 8007ea0:	d901      	bls.n	8007ea6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8007ea2:	2303      	movs	r3, #3
 8007ea4:	e21f      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ea6:	4b61      	ldr	r3, [pc, #388]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d0f0      	beq.n	8007e94 <HAL_RCC_OscConfig+0xdc>
 8007eb2:	e014      	b.n	8007ede <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007eb4:	f7fd f9ce 	bl	8005254 <HAL_GetTick>
 8007eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007eba:	e008      	b.n	8007ece <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007ebc:	f7fd f9ca 	bl	8005254 <HAL_GetTick>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	2b64      	cmp	r3, #100	; 0x64
 8007ec8:	d901      	bls.n	8007ece <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8007eca:	2303      	movs	r3, #3
 8007ecc:	e20b      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ece:	4b57      	ldr	r3, [pc, #348]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d1f0      	bne.n	8007ebc <HAL_RCC_OscConfig+0x104>
 8007eda:	e000      	b.n	8007ede <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007edc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0302 	and.w	r3, r3, #2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d06f      	beq.n	8007fca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007eea:	4b50      	ldr	r3, [pc, #320]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f003 030c 	and.w	r3, r3, #12
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d017      	beq.n	8007f26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007ef6:	4b4d      	ldr	r3, [pc, #308]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007efe:	2b08      	cmp	r3, #8
 8007f00:	d105      	bne.n	8007f0e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007f02:	4b4a      	ldr	r3, [pc, #296]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d00b      	beq.n	8007f26 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f0e:	4b47      	ldr	r3, [pc, #284]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007f16:	2b0c      	cmp	r3, #12
 8007f18:	d11c      	bne.n	8007f54 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007f1a:	4b44      	ldr	r3, [pc, #272]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d116      	bne.n	8007f54 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f26:	4b41      	ldr	r3, [pc, #260]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0302 	and.w	r3, r3, #2
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d005      	beq.n	8007f3e <HAL_RCC_OscConfig+0x186>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	68db      	ldr	r3, [r3, #12]
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d001      	beq.n	8007f3e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e1d3      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f3e:	4b3b      	ldr	r3, [pc, #236]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	00db      	lsls	r3, r3, #3
 8007f4c:	4937      	ldr	r1, [pc, #220]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007f52:	e03a      	b.n	8007fca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68db      	ldr	r3, [r3, #12]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d020      	beq.n	8007f9e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007f5c:	4b34      	ldr	r3, [pc, #208]	; (8008030 <HAL_RCC_OscConfig+0x278>)
 8007f5e:	2201      	movs	r2, #1
 8007f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007f62:	f7fd f977 	bl	8005254 <HAL_GetTick>
 8007f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f68:	e008      	b.n	8007f7c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007f6a:	f7fd f973 	bl	8005254 <HAL_GetTick>
 8007f6e:	4602      	mov	r2, r0
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	1ad3      	subs	r3, r2, r3
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d901      	bls.n	8007f7c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007f78:	2303      	movs	r3, #3
 8007f7a:	e1b4      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007f7c:	4b2b      	ldr	r3, [pc, #172]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0302 	and.w	r3, r3, #2
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d0f0      	beq.n	8007f6a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007f88:	4b28      	ldr	r3, [pc, #160]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	691b      	ldr	r3, [r3, #16]
 8007f94:	00db      	lsls	r3, r3, #3
 8007f96:	4925      	ldr	r1, [pc, #148]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	600b      	str	r3, [r1, #0]
 8007f9c:	e015      	b.n	8007fca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007f9e:	4b24      	ldr	r3, [pc, #144]	; (8008030 <HAL_RCC_OscConfig+0x278>)
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007fa4:	f7fd f956 	bl	8005254 <HAL_GetTick>
 8007fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007faa:	e008      	b.n	8007fbe <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007fac:	f7fd f952 	bl	8005254 <HAL_GetTick>
 8007fb0:	4602      	mov	r2, r0
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	1ad3      	subs	r3, r2, r3
 8007fb6:	2b02      	cmp	r3, #2
 8007fb8:	d901      	bls.n	8007fbe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007fba:	2303      	movs	r3, #3
 8007fbc:	e193      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007fbe:	4b1b      	ldr	r3, [pc, #108]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0302 	and.w	r3, r3, #2
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d1f0      	bne.n	8007fac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f003 0308 	and.w	r3, r3, #8
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d036      	beq.n	8008044 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d016      	beq.n	800800c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007fde:	4b15      	ldr	r3, [pc, #84]	; (8008034 <HAL_RCC_OscConfig+0x27c>)
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fe4:	f7fd f936 	bl	8005254 <HAL_GetTick>
 8007fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007fea:	e008      	b.n	8007ffe <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007fec:	f7fd f932 	bl	8005254 <HAL_GetTick>
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	1ad3      	subs	r3, r2, r3
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d901      	bls.n	8007ffe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8007ffa:	2303      	movs	r3, #3
 8007ffc:	e173      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ffe:	4b0b      	ldr	r3, [pc, #44]	; (800802c <HAL_RCC_OscConfig+0x274>)
 8008000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008002:	f003 0302 	and.w	r3, r3, #2
 8008006:	2b00      	cmp	r3, #0
 8008008:	d0f0      	beq.n	8007fec <HAL_RCC_OscConfig+0x234>
 800800a:	e01b      	b.n	8008044 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800800c:	4b09      	ldr	r3, [pc, #36]	; (8008034 <HAL_RCC_OscConfig+0x27c>)
 800800e:	2200      	movs	r2, #0
 8008010:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008012:	f7fd f91f 	bl	8005254 <HAL_GetTick>
 8008016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008018:	e00e      	b.n	8008038 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800801a:	f7fd f91b 	bl	8005254 <HAL_GetTick>
 800801e:	4602      	mov	r2, r0
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	1ad3      	subs	r3, r2, r3
 8008024:	2b02      	cmp	r3, #2
 8008026:	d907      	bls.n	8008038 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008028:	2303      	movs	r3, #3
 800802a:	e15c      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
 800802c:	40023800 	.word	0x40023800
 8008030:	42470000 	.word	0x42470000
 8008034:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008038:	4b8a      	ldr	r3, [pc, #552]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800803a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800803c:	f003 0302 	and.w	r3, r3, #2
 8008040:	2b00      	cmp	r3, #0
 8008042:	d1ea      	bne.n	800801a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f003 0304 	and.w	r3, r3, #4
 800804c:	2b00      	cmp	r3, #0
 800804e:	f000 8097 	beq.w	8008180 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008052:	2300      	movs	r3, #0
 8008054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008056:	4b83      	ldr	r3, [pc, #524]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800805a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800805e:	2b00      	cmp	r3, #0
 8008060:	d10f      	bne.n	8008082 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008062:	2300      	movs	r3, #0
 8008064:	60bb      	str	r3, [r7, #8]
 8008066:	4b7f      	ldr	r3, [pc, #508]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806a:	4a7e      	ldr	r2, [pc, #504]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800806c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008070:	6413      	str	r3, [r2, #64]	; 0x40
 8008072:	4b7c      	ldr	r3, [pc, #496]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800807a:	60bb      	str	r3, [r7, #8]
 800807c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800807e:	2301      	movs	r3, #1
 8008080:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008082:	4b79      	ldr	r3, [pc, #484]	; (8008268 <HAL_RCC_OscConfig+0x4b0>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800808a:	2b00      	cmp	r3, #0
 800808c:	d118      	bne.n	80080c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800808e:	4b76      	ldr	r3, [pc, #472]	; (8008268 <HAL_RCC_OscConfig+0x4b0>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a75      	ldr	r2, [pc, #468]	; (8008268 <HAL_RCC_OscConfig+0x4b0>)
 8008094:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008098:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800809a:	f7fd f8db 	bl	8005254 <HAL_GetTick>
 800809e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080a0:	e008      	b.n	80080b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080a2:	f7fd f8d7 	bl	8005254 <HAL_GetTick>
 80080a6:	4602      	mov	r2, r0
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	1ad3      	subs	r3, r2, r3
 80080ac:	2b02      	cmp	r3, #2
 80080ae:	d901      	bls.n	80080b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80080b0:	2303      	movs	r3, #3
 80080b2:	e118      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80080b4:	4b6c      	ldr	r3, [pc, #432]	; (8008268 <HAL_RCC_OscConfig+0x4b0>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d0f0      	beq.n	80080a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d106      	bne.n	80080d6 <HAL_RCC_OscConfig+0x31e>
 80080c8:	4b66      	ldr	r3, [pc, #408]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080cc:	4a65      	ldr	r2, [pc, #404]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080ce:	f043 0301 	orr.w	r3, r3, #1
 80080d2:	6713      	str	r3, [r2, #112]	; 0x70
 80080d4:	e01c      	b.n	8008110 <HAL_RCC_OscConfig+0x358>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d10c      	bne.n	80080f8 <HAL_RCC_OscConfig+0x340>
 80080de:	4b61      	ldr	r3, [pc, #388]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080e2:	4a60      	ldr	r2, [pc, #384]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080e4:	f043 0304 	orr.w	r3, r3, #4
 80080e8:	6713      	str	r3, [r2, #112]	; 0x70
 80080ea:	4b5e      	ldr	r3, [pc, #376]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080ee:	4a5d      	ldr	r2, [pc, #372]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080f0:	f043 0301 	orr.w	r3, r3, #1
 80080f4:	6713      	str	r3, [r2, #112]	; 0x70
 80080f6:	e00b      	b.n	8008110 <HAL_RCC_OscConfig+0x358>
 80080f8:	4b5a      	ldr	r3, [pc, #360]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080fc:	4a59      	ldr	r2, [pc, #356]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80080fe:	f023 0301 	bic.w	r3, r3, #1
 8008102:	6713      	str	r3, [r2, #112]	; 0x70
 8008104:	4b57      	ldr	r3, [pc, #348]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008108:	4a56      	ldr	r2, [pc, #344]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800810a:	f023 0304 	bic.w	r3, r3, #4
 800810e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d015      	beq.n	8008144 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008118:	f7fd f89c 	bl	8005254 <HAL_GetTick>
 800811c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800811e:	e00a      	b.n	8008136 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008120:	f7fd f898 	bl	8005254 <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	693b      	ldr	r3, [r7, #16]
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	f241 3288 	movw	r2, #5000	; 0x1388
 800812e:	4293      	cmp	r3, r2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e0d7      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008136:	4b4b      	ldr	r3, [pc, #300]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008138:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	d0ee      	beq.n	8008120 <HAL_RCC_OscConfig+0x368>
 8008142:	e014      	b.n	800816e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008144:	f7fd f886 	bl	8005254 <HAL_GetTick>
 8008148:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800814a:	e00a      	b.n	8008162 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800814c:	f7fd f882 	bl	8005254 <HAL_GetTick>
 8008150:	4602      	mov	r2, r0
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	f241 3288 	movw	r2, #5000	; 0x1388
 800815a:	4293      	cmp	r3, r2
 800815c:	d901      	bls.n	8008162 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800815e:	2303      	movs	r3, #3
 8008160:	e0c1      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008162:	4b40      	ldr	r3, [pc, #256]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008166:	f003 0302 	and.w	r3, r3, #2
 800816a:	2b00      	cmp	r3, #0
 800816c:	d1ee      	bne.n	800814c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800816e:	7dfb      	ldrb	r3, [r7, #23]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d105      	bne.n	8008180 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008174:	4b3b      	ldr	r3, [pc, #236]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 8008176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008178:	4a3a      	ldr	r2, [pc, #232]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800817a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800817e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	699b      	ldr	r3, [r3, #24]
 8008184:	2b00      	cmp	r3, #0
 8008186:	f000 80ad 	beq.w	80082e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800818a:	4b36      	ldr	r3, [pc, #216]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	f003 030c 	and.w	r3, r3, #12
 8008192:	2b08      	cmp	r3, #8
 8008194:	d060      	beq.n	8008258 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	2b02      	cmp	r3, #2
 800819c:	d145      	bne.n	800822a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800819e:	4b33      	ldr	r3, [pc, #204]	; (800826c <HAL_RCC_OscConfig+0x4b4>)
 80081a0:	2200      	movs	r2, #0
 80081a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081a4:	f7fd f856 	bl	8005254 <HAL_GetTick>
 80081a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081aa:	e008      	b.n	80081be <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80081ac:	f7fd f852 	bl	8005254 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	2b02      	cmp	r3, #2
 80081b8:	d901      	bls.n	80081be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e093      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80081be:	4b29      	ldr	r3, [pc, #164]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d1f0      	bne.n	80081ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	69da      	ldr	r2, [r3, #28]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a1b      	ldr	r3, [r3, #32]
 80081d2:	431a      	orrs	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	019b      	lsls	r3, r3, #6
 80081da:	431a      	orrs	r2, r3
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e0:	085b      	lsrs	r3, r3, #1
 80081e2:	3b01      	subs	r3, #1
 80081e4:	041b      	lsls	r3, r3, #16
 80081e6:	431a      	orrs	r2, r3
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ec:	061b      	lsls	r3, r3, #24
 80081ee:	431a      	orrs	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f4:	071b      	lsls	r3, r3, #28
 80081f6:	491b      	ldr	r1, [pc, #108]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80081fc:	4b1b      	ldr	r3, [pc, #108]	; (800826c <HAL_RCC_OscConfig+0x4b4>)
 80081fe:	2201      	movs	r2, #1
 8008200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008202:	f7fd f827 	bl	8005254 <HAL_GetTick>
 8008206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008208:	e008      	b.n	800821c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800820a:	f7fd f823 	bl	8005254 <HAL_GetTick>
 800820e:	4602      	mov	r2, r0
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	1ad3      	subs	r3, r2, r3
 8008214:	2b02      	cmp	r3, #2
 8008216:	d901      	bls.n	800821c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	e064      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800821c:	4b11      	ldr	r3, [pc, #68]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008224:	2b00      	cmp	r3, #0
 8008226:	d0f0      	beq.n	800820a <HAL_RCC_OscConfig+0x452>
 8008228:	e05c      	b.n	80082e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800822a:	4b10      	ldr	r3, [pc, #64]	; (800826c <HAL_RCC_OscConfig+0x4b4>)
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008230:	f7fd f810 	bl	8005254 <HAL_GetTick>
 8008234:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008236:	e008      	b.n	800824a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008238:	f7fd f80c 	bl	8005254 <HAL_GetTick>
 800823c:	4602      	mov	r2, r0
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	1ad3      	subs	r3, r2, r3
 8008242:	2b02      	cmp	r3, #2
 8008244:	d901      	bls.n	800824a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e04d      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800824a:	4b06      	ldr	r3, [pc, #24]	; (8008264 <HAL_RCC_OscConfig+0x4ac>)
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008252:	2b00      	cmp	r3, #0
 8008254:	d1f0      	bne.n	8008238 <HAL_RCC_OscConfig+0x480>
 8008256:	e045      	b.n	80082e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	699b      	ldr	r3, [r3, #24]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d107      	bne.n	8008270 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008260:	2301      	movs	r3, #1
 8008262:	e040      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
 8008264:	40023800 	.word	0x40023800
 8008268:	40007000 	.word	0x40007000
 800826c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008270:	4b1f      	ldr	r3, [pc, #124]	; (80082f0 <HAL_RCC_OscConfig+0x538>)
 8008272:	685b      	ldr	r3, [r3, #4]
 8008274:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	699b      	ldr	r3, [r3, #24]
 800827a:	2b01      	cmp	r3, #1
 800827c:	d030      	beq.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008288:	429a      	cmp	r2, r3
 800828a:	d129      	bne.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008296:	429a      	cmp	r2, r3
 8008298:	d122      	bne.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800829a:	68fa      	ldr	r2, [r7, #12]
 800829c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80082a0:	4013      	ands	r3, r2
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80082a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d119      	bne.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b6:	085b      	lsrs	r3, r3, #1
 80082b8:	3b01      	subs	r3, #1
 80082ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80082bc:	429a      	cmp	r2, r3
 80082be:	d10f      	bne.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d107      	bne.n	80082e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80082dc:	429a      	cmp	r2, r3
 80082de:	d001      	beq.n	80082e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e000      	b.n	80082e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80082e4:	2300      	movs	r3, #0
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3718      	adds	r7, #24
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	40023800 	.word	0x40023800

080082f4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b084      	sub	sp, #16
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80082fc:	2301      	movs	r3, #1
 80082fe:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	e066      	b.n	80083d8 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	7f5b      	ldrb	r3, [r3, #29]
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b00      	cmp	r3, #0
 8008312:	d105      	bne.n	8008320 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f7fc fbac 	bl	8004a78 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	22ca      	movs	r2, #202	; 0xca
 800832c:	625a      	str	r2, [r3, #36]	; 0x24
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2253      	movs	r2, #83	; 0x53
 8008334:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 fb6f 	bl	8008a1a <RTC_EnterInitMode>
 800833c:	4603      	mov	r3, r0
 800833e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8008340:	7bfb      	ldrb	r3, [r7, #15]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d12c      	bne.n	80083a0 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	6812      	ldr	r2, [r2, #0]
 8008350:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008354:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008358:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	6899      	ldr	r1, [r3, #8]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685a      	ldr	r2, [r3, #4]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	691b      	ldr	r3, [r3, #16]
 8008368:	431a      	orrs	r2, r3
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	695b      	ldr	r3, [r3, #20]
 800836e:	431a      	orrs	r2, r3
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	430a      	orrs	r2, r1
 8008376:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	68d2      	ldr	r2, [r2, #12]
 8008380:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	6919      	ldr	r1, [r3, #16]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	689b      	ldr	r3, [r3, #8]
 800838c:	041a      	lsls	r2, r3, #16
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	430a      	orrs	r2, r1
 8008394:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fb76 	bl	8008a88 <RTC_ExitInitMode>
 800839c:	4603      	mov	r3, r0
 800839e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80083a0:	7bfb      	ldrb	r3, [r7, #15]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d113      	bne.n	80083ce <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80083b4:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	699a      	ldr	r2, [r3, #24]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	2201      	movs	r2, #1
 80083cc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	22ff      	movs	r2, #255	; 0xff
 80083d4:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80083d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3710      	adds	r7, #16
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80083e0:	b590      	push	{r4, r7, lr}
 80083e2:	b087      	sub	sp, #28
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	60f8      	str	r0, [r7, #12]
 80083e8:	60b9      	str	r1, [r7, #8]
 80083ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	7f1b      	ldrb	r3, [r3, #28]
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	d101      	bne.n	80083fc <HAL_RTC_SetTime+0x1c>
 80083f8:	2302      	movs	r3, #2
 80083fa:	e087      	b.n	800850c <HAL_RTC_SetTime+0x12c>
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2201      	movs	r2, #1
 8008400:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2202      	movs	r2, #2
 8008406:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d126      	bne.n	800845c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008418:	2b00      	cmp	r3, #0
 800841a:	d102      	bne.n	8008422 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	2200      	movs	r2, #0
 8008420:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 fb53 	bl	8008ad2 <RTC_ByteToBcd2>
 800842c:	4603      	mov	r3, r0
 800842e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	785b      	ldrb	r3, [r3, #1]
 8008434:	4618      	mov	r0, r3
 8008436:	f000 fb4c 	bl	8008ad2 <RTC_ByteToBcd2>
 800843a:	4603      	mov	r3, r0
 800843c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800843e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008440:	68bb      	ldr	r3, [r7, #8]
 8008442:	789b      	ldrb	r3, [r3, #2]
 8008444:	4618      	mov	r0, r3
 8008446:	f000 fb44 	bl	8008ad2 <RTC_ByteToBcd2>
 800844a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800844c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	78db      	ldrb	r3, [r3, #3]
 8008454:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008456:	4313      	orrs	r3, r2
 8008458:	617b      	str	r3, [r7, #20]
 800845a:	e018      	b.n	800848e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2200      	movs	r2, #0
 800846e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008476:	68bb      	ldr	r3, [r7, #8]
 8008478:	785b      	ldrb	r3, [r3, #1]
 800847a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800847c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800847e:	68ba      	ldr	r2, [r7, #8]
 8008480:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008482:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	78db      	ldrb	r3, [r3, #3]
 8008488:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800848a:	4313      	orrs	r3, r2
 800848c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	22ca      	movs	r2, #202	; 0xca
 8008494:	625a      	str	r2, [r3, #36]	; 0x24
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	2253      	movs	r2, #83	; 0x53
 800849c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 fabb 	bl	8008a1a <RTC_EnterInitMode>
 80084a4:	4603      	mov	r3, r0
 80084a6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80084a8:	7cfb      	ldrb	r3, [r7, #19]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d120      	bne.n	80084f0 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681a      	ldr	r2, [r3, #0]
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80084b8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80084bc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80084cc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6899      	ldr	r1, [r3, #8]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	68da      	ldr	r2, [r3, #12]
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	691b      	ldr	r3, [r3, #16]
 80084dc:	431a      	orrs	r2, r3
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f000 face 	bl	8008a88 <RTC_ExitInitMode>
 80084ec:	4603      	mov	r3, r0
 80084ee:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80084f0:	7cfb      	ldrb	r3, [r7, #19]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d102      	bne.n	80084fc <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	2201      	movs	r2, #1
 80084fa:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	22ff      	movs	r2, #255	; 0xff
 8008502:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	771a      	strb	r2, [r3, #28]

  return status;
 800850a:	7cfb      	ldrb	r3, [r7, #19]
}
 800850c:	4618      	mov	r0, r3
 800850e:	371c      	adds	r7, #28
 8008510:	46bd      	mov	sp, r7
 8008512:	bd90      	pop	{r4, r7, pc}

08008514 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b086      	sub	sp, #24
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008520:	2300      	movs	r3, #0
 8008522:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800852a:	68bb      	ldr	r3, [r7, #8]
 800852c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	691b      	ldr	r3, [r3, #16]
 8008534:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8008546:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800854a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	0c1b      	lsrs	r3, r3, #16
 8008550:	b2db      	uxtb	r3, r3
 8008552:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008556:	b2da      	uxtb	r2, r3
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	0a1b      	lsrs	r3, r3, #8
 8008560:	b2db      	uxtb	r3, r3
 8008562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008566:	b2da      	uxtb	r2, r3
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	b2db      	uxtb	r3, r3
 8008570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008574:	b2da      	uxtb	r2, r3
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	0d9b      	lsrs	r3, r3, #22
 800857e:	b2db      	uxtb	r3, r3
 8008580:	f003 0301 	and.w	r3, r3, #1
 8008584:	b2da      	uxtb	r2, r3
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d11a      	bne.n	80085c6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	4618      	mov	r0, r3
 8008596:	f000 fab9 	bl	8008b0c <RTC_Bcd2ToByte>
 800859a:	4603      	mov	r3, r0
 800859c:	461a      	mov	r2, r3
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	785b      	ldrb	r3, [r3, #1]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f000 fab0 	bl	8008b0c <RTC_Bcd2ToByte>
 80085ac:	4603      	mov	r3, r0
 80085ae:	461a      	mov	r2, r3
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	789b      	ldrb	r3, [r3, #2]
 80085b8:	4618      	mov	r0, r3
 80085ba:	f000 faa7 	bl	8008b0c <RTC_Bcd2ToByte>
 80085be:	4603      	mov	r3, r0
 80085c0:	461a      	mov	r2, r3
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80085c6:	2300      	movs	r3, #0
}
 80085c8:	4618      	mov	r0, r3
 80085ca:	3718      	adds	r7, #24
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}

080085d0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80085d0:	b590      	push	{r4, r7, lr}
 80085d2:	b087      	sub	sp, #28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80085dc:	2300      	movs	r3, #0
 80085de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	7f1b      	ldrb	r3, [r3, #28]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d101      	bne.n	80085ec <HAL_RTC_SetDate+0x1c>
 80085e8:	2302      	movs	r3, #2
 80085ea:	e071      	b.n	80086d0 <HAL_RTC_SetDate+0x100>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2201      	movs	r2, #1
 80085f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	2202      	movs	r2, #2
 80085f6:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d10e      	bne.n	800861c <HAL_RTC_SetDate+0x4c>
 80085fe:	68bb      	ldr	r3, [r7, #8]
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	f003 0310 	and.w	r3, r3, #16
 8008606:	2b00      	cmp	r3, #0
 8008608:	d008      	beq.n	800861c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	785b      	ldrb	r3, [r3, #1]
 800860e:	f023 0310 	bic.w	r3, r3, #16
 8008612:	b2db      	uxtb	r3, r3
 8008614:	330a      	adds	r3, #10
 8008616:	b2da      	uxtb	r2, r3
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d11c      	bne.n	800865c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008622:	68bb      	ldr	r3, [r7, #8]
 8008624:	78db      	ldrb	r3, [r3, #3]
 8008626:	4618      	mov	r0, r3
 8008628:	f000 fa53 	bl	8008ad2 <RTC_ByteToBcd2>
 800862c:	4603      	mov	r3, r0
 800862e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8008630:	68bb      	ldr	r3, [r7, #8]
 8008632:	785b      	ldrb	r3, [r3, #1]
 8008634:	4618      	mov	r0, r3
 8008636:	f000 fa4c 	bl	8008ad2 <RTC_ByteToBcd2>
 800863a:	4603      	mov	r3, r0
 800863c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800863e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	789b      	ldrb	r3, [r3, #2]
 8008644:	4618      	mov	r0, r3
 8008646:	f000 fa44 	bl	8008ad2 <RTC_ByteToBcd2>
 800864a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800864c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8008656:	4313      	orrs	r3, r2
 8008658:	617b      	str	r3, [r7, #20]
 800865a:	e00e      	b.n	800867a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	78db      	ldrb	r3, [r3, #3]
 8008660:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	785b      	ldrb	r3, [r3, #1]
 8008666:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008668:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800866a:	68ba      	ldr	r2, [r7, #8]
 800866c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800866e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	781b      	ldrb	r3, [r3, #0]
 8008674:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8008676:	4313      	orrs	r3, r2
 8008678:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	22ca      	movs	r2, #202	; 0xca
 8008680:	625a      	str	r2, [r3, #36]	; 0x24
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2253      	movs	r2, #83	; 0x53
 8008688:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800868a:	68f8      	ldr	r0, [r7, #12]
 800868c:	f000 f9c5 	bl	8008a1a <RTC_EnterInitMode>
 8008690:	4603      	mov	r3, r0
 8008692:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008694:	7cfb      	ldrb	r3, [r7, #19]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d10c      	bne.n	80086b4 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80086a4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80086a8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80086aa:	68f8      	ldr	r0, [r7, #12]
 80086ac:	f000 f9ec 	bl	8008a88 <RTC_ExitInitMode>
 80086b0:	4603      	mov	r3, r0
 80086b2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80086b4:	7cfb      	ldrb	r3, [r7, #19]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d102      	bne.n	80086c0 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	2201      	movs	r2, #1
 80086be:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	22ff      	movs	r2, #255	; 0xff
 80086c6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2200      	movs	r2, #0
 80086cc:	771a      	strb	r2, [r3, #28]

  return status;
 80086ce:	7cfb      	ldrb	r3, [r7, #19]
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	371c      	adds	r7, #28
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd90      	pop	{r4, r7, pc}

080086d8 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80086f2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80086f6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	0c1b      	lsrs	r3, r3, #16
 80086fc:	b2da      	uxtb	r2, r3
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	0a1b      	lsrs	r3, r3, #8
 8008706:	b2db      	uxtb	r3, r3
 8008708:	f003 031f 	and.w	r3, r3, #31
 800870c:	b2da      	uxtb	r2, r3
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800871a:	b2da      	uxtb	r2, r3
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	0b5b      	lsrs	r3, r3, #13
 8008724:	b2db      	uxtb	r3, r3
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	b2da      	uxtb	r2, r3
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d11a      	bne.n	800876c <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	78db      	ldrb	r3, [r3, #3]
 800873a:	4618      	mov	r0, r3
 800873c:	f000 f9e6 	bl	8008b0c <RTC_Bcd2ToByte>
 8008740:	4603      	mov	r3, r0
 8008742:	461a      	mov	r2, r3
 8008744:	68bb      	ldr	r3, [r7, #8]
 8008746:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	785b      	ldrb	r3, [r3, #1]
 800874c:	4618      	mov	r0, r3
 800874e:	f000 f9dd 	bl	8008b0c <RTC_Bcd2ToByte>
 8008752:	4603      	mov	r3, r0
 8008754:	461a      	mov	r2, r3
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800875a:	68bb      	ldr	r3, [r7, #8]
 800875c:	789b      	ldrb	r3, [r3, #2]
 800875e:	4618      	mov	r0, r3
 8008760:	f000 f9d4 	bl	8008b0c <RTC_Bcd2ToByte>
 8008764:	4603      	mov	r3, r0
 8008766:	461a      	mov	r2, r3
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800876c:	2300      	movs	r3, #0
}
 800876e:	4618      	mov	r0, r3
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008776:	b590      	push	{r4, r7, lr}
 8008778:	b089      	sub	sp, #36	; 0x24
 800877a:	af00      	add	r7, sp, #0
 800877c:	60f8      	str	r0, [r7, #12]
 800877e:	60b9      	str	r1, [r7, #8]
 8008780:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8008782:	2300      	movs	r3, #0
 8008784:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8008786:	2300      	movs	r3, #0
 8008788:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800878a:	2300      	movs	r3, #0
 800878c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	7f1b      	ldrb	r3, [r3, #28]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d101      	bne.n	800879a <HAL_RTC_SetAlarm+0x24>
 8008796:	2302      	movs	r3, #2
 8008798:	e113      	b.n	80089c2 <HAL_RTC_SetAlarm+0x24c>
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2201      	movs	r2, #1
 800879e:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2202      	movs	r2, #2
 80087a4:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d137      	bne.n	800881c <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d102      	bne.n	80087c0 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2200      	movs	r2, #0
 80087be:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	4618      	mov	r0, r3
 80087c6:	f000 f984 	bl	8008ad2 <RTC_ByteToBcd2>
 80087ca:	4603      	mov	r3, r0
 80087cc:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	785b      	ldrb	r3, [r3, #1]
 80087d2:	4618      	mov	r0, r3
 80087d4:	f000 f97d 	bl	8008ad2 <RTC_ByteToBcd2>
 80087d8:	4603      	mov	r3, r0
 80087da:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80087dc:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	789b      	ldrb	r3, [r3, #2]
 80087e2:	4618      	mov	r0, r3
 80087e4:	f000 f975 	bl	8008ad2 <RTC_ByteToBcd2>
 80087e8:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80087ea:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	78db      	ldrb	r3, [r3, #3]
 80087f2:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80087f4:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087fe:	4618      	mov	r0, r3
 8008800:	f000 f967 	bl	8008ad2 <RTC_ByteToBcd2>
 8008804:	4603      	mov	r3, r0
 8008806:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8008808:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8008810:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8008816:	4313      	orrs	r3, r2
 8008818:	61fb      	str	r3, [r7, #28]
 800881a:	e023      	b.n	8008864 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008826:	2b00      	cmp	r3, #0
 8008828:	d102      	bne.n	8008830 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	2200      	movs	r2, #0
 800882e:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	781b      	ldrb	r3, [r3, #0]
 8008834:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	785b      	ldrb	r3, [r3, #1]
 800883a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800883c:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800883e:	68ba      	ldr	r2, [r7, #8]
 8008840:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8008842:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	78db      	ldrb	r3, [r3, #3]
 8008848:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800884a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008852:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8008854:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8008856:	68bb      	ldr	r3, [r7, #8]
 8008858:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800885a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8008860:	4313      	orrs	r3, r2
 8008862:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800886c:	4313      	orrs	r3, r2
 800886e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	22ca      	movs	r2, #202	; 0xca
 8008876:	625a      	str	r2, [r3, #36]	; 0x24
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2253      	movs	r2, #83	; 0x53
 800887e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8008880:	68bb      	ldr	r3, [r7, #8]
 8008882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008888:	d148      	bne.n	800891c <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	689a      	ldr	r2, [r3, #8]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008898:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	689a      	ldr	r2, [r3, #8]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80088a8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68db      	ldr	r3, [r3, #12]
 80088b0:	b2da      	uxtb	r2, r3
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f462 72c0 	orn	r2, r2, #384	; 0x180
 80088ba:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80088bc:	f7fc fcca 	bl	8005254 <HAL_GetTick>
 80088c0:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80088c2:	e013      	b.n	80088ec <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80088c4:	f7fc fcc6 	bl	8005254 <HAL_GetTick>
 80088c8:	4602      	mov	r2, r0
 80088ca:	69bb      	ldr	r3, [r7, #24]
 80088cc:	1ad3      	subs	r3, r2, r3
 80088ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80088d2:	d90b      	bls.n	80088ec <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	22ff      	movs	r2, #255	; 0xff
 80088da:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2203      	movs	r2, #3
 80088e0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80088e8:	2303      	movs	r3, #3
 80088ea:	e06a      	b.n	80089c2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f003 0301 	and.w	r3, r3, #1
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d0e4      	beq.n	80088c4 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69fa      	ldr	r2, [r7, #28]
 8008900:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	689a      	ldr	r2, [r3, #8]
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008918:	609a      	str	r2, [r3, #8]
 800891a:	e047      	b.n	80089ac <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	689a      	ldr	r2, [r3, #8]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800892a:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	689a      	ldr	r2, [r3, #8]
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800893a:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	68db      	ldr	r3, [r3, #12]
 8008942:	b2da      	uxtb	r2, r3
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f462 7220 	orn	r2, r2, #640	; 0x280
 800894c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800894e:	f7fc fc81 	bl	8005254 <HAL_GetTick>
 8008952:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8008954:	e013      	b.n	800897e <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008956:	f7fc fc7d 	bl	8005254 <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	69bb      	ldr	r3, [r7, #24]
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008964:	d90b      	bls.n	800897e <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	22ff      	movs	r2, #255	; 0xff
 800896c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2203      	movs	r2, #3
 8008972:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e021      	b.n	80089c2 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0302 	and.w	r3, r3, #2
 8008988:	2b00      	cmp	r3, #0
 800898a:	d0e4      	beq.n	8008956 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	69fa      	ldr	r2, [r7, #28]
 8008992:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	689a      	ldr	r2, [r3, #8]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089aa:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	22ff      	movs	r2, #255	; 0xff
 80089b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2201      	movs	r2, #1
 80089b8:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2200      	movs	r2, #0
 80089be:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3724      	adds	r7, #36	; 0x24
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd90      	pop	{r4, r7, pc}

080089ca <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80089d2:	2300      	movs	r3, #0
 80089d4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	68da      	ldr	r2, [r3, #12]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80089e4:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80089e6:	f7fc fc35 	bl	8005254 <HAL_GetTick>
 80089ea:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80089ec:	e009      	b.n	8008a02 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80089ee:	f7fc fc31 	bl	8005254 <HAL_GetTick>
 80089f2:	4602      	mov	r2, r0
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	1ad3      	subs	r3, r2, r3
 80089f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80089fc:	d901      	bls.n	8008a02 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80089fe:	2303      	movs	r3, #3
 8008a00:	e007      	b.n	8008a12 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	f003 0320 	and.w	r3, r3, #32
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d0ee      	beq.n	80089ee <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008a10:	2300      	movs	r3, #0
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	3710      	adds	r7, #16
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}

08008a1a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a1a:	b580      	push	{r7, lr}
 8008a1c:	b084      	sub	sp, #16
 8008a1e:	af00      	add	r7, sp, #0
 8008a20:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008a22:	2300      	movs	r3, #0
 8008a24:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	68db      	ldr	r3, [r3, #12]
 8008a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d122      	bne.n	8008a7e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	68da      	ldr	r2, [r3, #12]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008a46:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008a48:	f7fc fc04 	bl	8005254 <HAL_GetTick>
 8008a4c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008a4e:	e00c      	b.n	8008a6a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008a50:	f7fc fc00 	bl	8005254 <HAL_GetTick>
 8008a54:	4602      	mov	r2, r0
 8008a56:	68bb      	ldr	r3, [r7, #8]
 8008a58:	1ad3      	subs	r3, r2, r3
 8008a5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008a5e:	d904      	bls.n	8008a6a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2204      	movs	r2, #4
 8008a64:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	68db      	ldr	r3, [r3, #12]
 8008a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d102      	bne.n	8008a7e <RTC_EnterInitMode+0x64>
 8008a78:	7bfb      	ldrb	r3, [r7, #15]
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d1e8      	bne.n	8008a50 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008a7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a90:	2300      	movs	r3, #0
 8008a92:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008aa2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f003 0320 	and.w	r3, r3, #32
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d10a      	bne.n	8008ac8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7ff ff89 	bl	80089ca <HAL_RTC_WaitForSynchro>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d004      	beq.n	8008ac8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2204      	movs	r2, #4
 8008ac2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3710      	adds	r7, #16
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008ad2:	b480      	push	{r7}
 8008ad4:	b085      	sub	sp, #20
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	4603      	mov	r3, r0
 8008ada:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8008adc:	2300      	movs	r3, #0
 8008ade:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8008ae0:	e005      	b.n	8008aee <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008ae2:	7bfb      	ldrb	r3, [r7, #15]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8008ae8:	79fb      	ldrb	r3, [r7, #7]
 8008aea:	3b0a      	subs	r3, #10
 8008aec:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8008aee:	79fb      	ldrb	r3, [r7, #7]
 8008af0:	2b09      	cmp	r3, #9
 8008af2:	d8f6      	bhi.n	8008ae2 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	011b      	lsls	r3, r3, #4
 8008af8:	b2da      	uxtb	r2, r3
 8008afa:	79fb      	ldrb	r3, [r7, #7]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	b2db      	uxtb	r3, r3
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	4603      	mov	r3, r0
 8008b14:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8008b16:	2300      	movs	r3, #0
 8008b18:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8008b1a:	79fb      	ldrb	r3, [r7, #7]
 8008b1c:	091b      	lsrs	r3, r3, #4
 8008b1e:	b2db      	uxtb	r3, r3
 8008b20:	461a      	mov	r2, r3
 8008b22:	0092      	lsls	r2, r2, #2
 8008b24:	4413      	add	r3, r2
 8008b26:	005b      	lsls	r3, r3, #1
 8008b28:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8008b2a:	79fb      	ldrb	r3, [r7, #7]
 8008b2c:	f003 030f 	and.w	r3, r3, #15
 8008b30:	b2da      	uxtb	r2, r3
 8008b32:	7bfb      	ldrb	r3, [r7, #15]
 8008b34:	4413      	add	r3, r2
 8008b36:	b2db      	uxtb	r3, r3
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3714      	adds	r7, #20
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d101      	bne.n	8008b56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	e041      	b.n	8008bda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d106      	bne.n	8008b70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7fc fa22 	bl	8004fb4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2202      	movs	r2, #2
 8008b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681a      	ldr	r2, [r3, #0]
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f000 fc70 	bl	8009468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	2201      	movs	r2, #1
 8008b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2201      	movs	r2, #1
 8008bac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}
	...

08008be4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bf2:	b2db      	uxtb	r3, r3
 8008bf4:	2b01      	cmp	r3, #1
 8008bf6:	d001      	beq.n	8008bfc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	e04e      	b.n	8008c9a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2202      	movs	r2, #2
 8008c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68da      	ldr	r2, [r3, #12]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f042 0201 	orr.w	r2, r2, #1
 8008c12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a23      	ldr	r2, [pc, #140]	; (8008ca8 <HAL_TIM_Base_Start_IT+0xc4>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d022      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c26:	d01d      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a1f      	ldr	r2, [pc, #124]	; (8008cac <HAL_TIM_Base_Start_IT+0xc8>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d018      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a1e      	ldr	r2, [pc, #120]	; (8008cb0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d013      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a1c      	ldr	r2, [pc, #112]	; (8008cb4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d00e      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a1b      	ldr	r2, [pc, #108]	; (8008cb8 <HAL_TIM_Base_Start_IT+0xd4>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d009      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a19      	ldr	r2, [pc, #100]	; (8008cbc <HAL_TIM_Base_Start_IT+0xd8>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d004      	beq.n	8008c64 <HAL_TIM_Base_Start_IT+0x80>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a18      	ldr	r2, [pc, #96]	; (8008cc0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d111      	bne.n	8008c88 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	f003 0307 	and.w	r3, r3, #7
 8008c6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2b06      	cmp	r3, #6
 8008c74:	d010      	beq.n	8008c98 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	681a      	ldr	r2, [r3, #0]
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f042 0201 	orr.w	r2, r2, #1
 8008c84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c86:	e007      	b.n	8008c98 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	681a      	ldr	r2, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f042 0201 	orr.w	r2, r2, #1
 8008c96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3714      	adds	r7, #20
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	40010000 	.word	0x40010000
 8008cac:	40000400 	.word	0x40000400
 8008cb0:	40000800 	.word	0x40000800
 8008cb4:	40000c00 	.word	0x40000c00
 8008cb8:	40010400 	.word	0x40010400
 8008cbc:	40014000 	.word	0x40014000
 8008cc0:	40001800 	.word	0x40001800

08008cc4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d101      	bne.n	8008cd6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e041      	b.n	8008d5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cdc:	b2db      	uxtb	r3, r3
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d106      	bne.n	8008cf0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7fc f984 	bl	8004ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	2202      	movs	r2, #2
 8008cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	3304      	adds	r3, #4
 8008d00:	4619      	mov	r1, r3
 8008d02:	4610      	mov	r0, r2
 8008d04:	f000 fbb0 	bl	8009468 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2201      	movs	r2, #1
 8008d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d58:	2300      	movs	r3, #0
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3708      	adds	r7, #8
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}
	...

08008d64 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
 8008d6c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d109      	bne.n	8008d88 <HAL_TIM_PWM_Start+0x24>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d7a:	b2db      	uxtb	r3, r3
 8008d7c:	2b01      	cmp	r3, #1
 8008d7e:	bf14      	ite	ne
 8008d80:	2301      	movne	r3, #1
 8008d82:	2300      	moveq	r3, #0
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	e022      	b.n	8008dce <HAL_TIM_PWM_Start+0x6a>
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	2b04      	cmp	r3, #4
 8008d8c:	d109      	bne.n	8008da2 <HAL_TIM_PWM_Start+0x3e>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008d94:	b2db      	uxtb	r3, r3
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	bf14      	ite	ne
 8008d9a:	2301      	movne	r3, #1
 8008d9c:	2300      	moveq	r3, #0
 8008d9e:	b2db      	uxtb	r3, r3
 8008da0:	e015      	b.n	8008dce <HAL_TIM_PWM_Start+0x6a>
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	2b08      	cmp	r3, #8
 8008da6:	d109      	bne.n	8008dbc <HAL_TIM_PWM_Start+0x58>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008dae:	b2db      	uxtb	r3, r3
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	bf14      	ite	ne
 8008db4:	2301      	movne	r3, #1
 8008db6:	2300      	moveq	r3, #0
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	e008      	b.n	8008dce <HAL_TIM_PWM_Start+0x6a>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	bf14      	ite	ne
 8008dc8:	2301      	movne	r3, #1
 8008dca:	2300      	moveq	r3, #0
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d001      	beq.n	8008dd6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e07c      	b.n	8008ed0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d104      	bne.n	8008de6 <HAL_TIM_PWM_Start+0x82>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2202      	movs	r2, #2
 8008de0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008de4:	e013      	b.n	8008e0e <HAL_TIM_PWM_Start+0xaa>
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	2b04      	cmp	r3, #4
 8008dea:	d104      	bne.n	8008df6 <HAL_TIM_PWM_Start+0x92>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2202      	movs	r2, #2
 8008df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008df4:	e00b      	b.n	8008e0e <HAL_TIM_PWM_Start+0xaa>
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	2b08      	cmp	r3, #8
 8008dfa:	d104      	bne.n	8008e06 <HAL_TIM_PWM_Start+0xa2>
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2202      	movs	r2, #2
 8008e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e04:	e003      	b.n	8008e0e <HAL_TIM_PWM_Start+0xaa>
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2202      	movs	r2, #2
 8008e0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	2201      	movs	r2, #1
 8008e14:	6839      	ldr	r1, [r7, #0]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fe10 	bl	8009a3c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a2d      	ldr	r2, [pc, #180]	; (8008ed8 <HAL_TIM_PWM_Start+0x174>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d004      	beq.n	8008e30 <HAL_TIM_PWM_Start+0xcc>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	4a2c      	ldr	r2, [pc, #176]	; (8008edc <HAL_TIM_PWM_Start+0x178>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d101      	bne.n	8008e34 <HAL_TIM_PWM_Start+0xd0>
 8008e30:	2301      	movs	r3, #1
 8008e32:	e000      	b.n	8008e36 <HAL_TIM_PWM_Start+0xd2>
 8008e34:	2300      	movs	r3, #0
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d007      	beq.n	8008e4a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e48:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a22      	ldr	r2, [pc, #136]	; (8008ed8 <HAL_TIM_PWM_Start+0x174>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d022      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e5c:	d01d      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a1f      	ldr	r2, [pc, #124]	; (8008ee0 <HAL_TIM_PWM_Start+0x17c>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d018      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ee4 <HAL_TIM_PWM_Start+0x180>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d013      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a1c      	ldr	r2, [pc, #112]	; (8008ee8 <HAL_TIM_PWM_Start+0x184>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d00e      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a16      	ldr	r2, [pc, #88]	; (8008edc <HAL_TIM_PWM_Start+0x178>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d009      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a18      	ldr	r2, [pc, #96]	; (8008eec <HAL_TIM_PWM_Start+0x188>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d004      	beq.n	8008e9a <HAL_TIM_PWM_Start+0x136>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a16      	ldr	r2, [pc, #88]	; (8008ef0 <HAL_TIM_PWM_Start+0x18c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d111      	bne.n	8008ebe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	689b      	ldr	r3, [r3, #8]
 8008ea0:	f003 0307 	and.w	r3, r3, #7
 8008ea4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2b06      	cmp	r3, #6
 8008eaa:	d010      	beq.n	8008ece <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f042 0201 	orr.w	r2, r2, #1
 8008eba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ebc:	e007      	b.n	8008ece <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	681a      	ldr	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f042 0201 	orr.w	r2, r2, #1
 8008ecc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ece:	2300      	movs	r3, #0
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3710      	adds	r7, #16
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	40010000 	.word	0x40010000
 8008edc:	40010400 	.word	0x40010400
 8008ee0:	40000400 	.word	0x40000400
 8008ee4:	40000800 	.word	0x40000800
 8008ee8:	40000c00 	.word	0x40000c00
 8008eec:	40014000 	.word	0x40014000
 8008ef0:	40001800 	.word	0x40001800

08008ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	f003 0302 	and.w	r3, r3, #2
 8008f06:	2b02      	cmp	r3, #2
 8008f08:	d122      	bne.n	8008f50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	f003 0302 	and.w	r3, r3, #2
 8008f14:	2b02      	cmp	r3, #2
 8008f16:	d11b      	bne.n	8008f50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f06f 0202 	mvn.w	r2, #2
 8008f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2201      	movs	r2, #1
 8008f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	699b      	ldr	r3, [r3, #24]
 8008f2e:	f003 0303 	and.w	r3, r3, #3
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d003      	beq.n	8008f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008f36:	6878      	ldr	r0, [r7, #4]
 8008f38:	f000 fa77 	bl	800942a <HAL_TIM_IC_CaptureCallback>
 8008f3c:	e005      	b.n	8008f4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 fa69 	bl	8009416 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 fa7a 	bl	800943e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	f003 0304 	and.w	r3, r3, #4
 8008f5a:	2b04      	cmp	r3, #4
 8008f5c:	d122      	bne.n	8008fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	68db      	ldr	r3, [r3, #12]
 8008f64:	f003 0304 	and.w	r3, r3, #4
 8008f68:	2b04      	cmp	r3, #4
 8008f6a:	d11b      	bne.n	8008fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f06f 0204 	mvn.w	r2, #4
 8008f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2202      	movs	r2, #2
 8008f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	699b      	ldr	r3, [r3, #24]
 8008f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f000 fa4d 	bl	800942a <HAL_TIM_IC_CaptureCallback>
 8008f90:	e005      	b.n	8008f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f92:	6878      	ldr	r0, [r7, #4]
 8008f94:	f000 fa3f 	bl	8009416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f000 fa50 	bl	800943e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	f003 0308 	and.w	r3, r3, #8
 8008fae:	2b08      	cmp	r3, #8
 8008fb0:	d122      	bne.n	8008ff8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	68db      	ldr	r3, [r3, #12]
 8008fb8:	f003 0308 	and.w	r3, r3, #8
 8008fbc:	2b08      	cmp	r3, #8
 8008fbe:	d11b      	bne.n	8008ff8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f06f 0208 	mvn.w	r2, #8
 8008fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2204      	movs	r2, #4
 8008fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	69db      	ldr	r3, [r3, #28]
 8008fd6:	f003 0303 	and.w	r3, r3, #3
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d003      	beq.n	8008fe6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fde:	6878      	ldr	r0, [r7, #4]
 8008fe0:	f000 fa23 	bl	800942a <HAL_TIM_IC_CaptureCallback>
 8008fe4:	e005      	b.n	8008ff2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fa15 	bl	8009416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 fa26 	bl	800943e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	691b      	ldr	r3, [r3, #16]
 8008ffe:	f003 0310 	and.w	r3, r3, #16
 8009002:	2b10      	cmp	r3, #16
 8009004:	d122      	bne.n	800904c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	68db      	ldr	r3, [r3, #12]
 800900c:	f003 0310 	and.w	r3, r3, #16
 8009010:	2b10      	cmp	r3, #16
 8009012:	d11b      	bne.n	800904c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f06f 0210 	mvn.w	r2, #16
 800901c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	2208      	movs	r2, #8
 8009022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	69db      	ldr	r3, [r3, #28]
 800902a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800902e:	2b00      	cmp	r3, #0
 8009030:	d003      	beq.n	800903a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 f9f9 	bl	800942a <HAL_TIM_IC_CaptureCallback>
 8009038:	e005      	b.n	8009046 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 f9eb 	bl	8009416 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009040:	6878      	ldr	r0, [r7, #4]
 8009042:	f000 f9fc 	bl	800943e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	f003 0301 	and.w	r3, r3, #1
 8009056:	2b01      	cmp	r3, #1
 8009058:	d10e      	bne.n	8009078 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	f003 0301 	and.w	r3, r3, #1
 8009064:	2b01      	cmp	r3, #1
 8009066:	d107      	bne.n	8009078 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f06f 0201 	mvn.w	r2, #1
 8009070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f7f9 fff2 	bl	800305c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	691b      	ldr	r3, [r3, #16]
 800907e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009082:	2b80      	cmp	r3, #128	; 0x80
 8009084:	d10e      	bne.n	80090a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009090:	2b80      	cmp	r3, #128	; 0x80
 8009092:	d107      	bne.n	80090a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800909c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 fdca 	bl	8009c38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ae:	2b40      	cmp	r3, #64	; 0x40
 80090b0:	d10e      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090bc:	2b40      	cmp	r3, #64	; 0x40
 80090be:	d107      	bne.n	80090d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80090c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f000 f9c1 	bl	8009452 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	691b      	ldr	r3, [r3, #16]
 80090d6:	f003 0320 	and.w	r3, r3, #32
 80090da:	2b20      	cmp	r3, #32
 80090dc:	d10e      	bne.n	80090fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	68db      	ldr	r3, [r3, #12]
 80090e4:	f003 0320 	and.w	r3, r3, #32
 80090e8:	2b20      	cmp	r3, #32
 80090ea:	d107      	bne.n	80090fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f06f 0220 	mvn.w	r2, #32
 80090f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fd94 	bl	8009c24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80090fc:	bf00      	nop
 80090fe:	3708      	adds	r7, #8
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b086      	sub	sp, #24
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009110:	2300      	movs	r3, #0
 8009112:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800911a:	2b01      	cmp	r3, #1
 800911c:	d101      	bne.n	8009122 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800911e:	2302      	movs	r3, #2
 8009120:	e0ae      	b.n	8009280 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	2201      	movs	r2, #1
 8009126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2b0c      	cmp	r3, #12
 800912e:	f200 809f 	bhi.w	8009270 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009132:	a201      	add	r2, pc, #4	; (adr r2, 8009138 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009138:	0800916d 	.word	0x0800916d
 800913c:	08009271 	.word	0x08009271
 8009140:	08009271 	.word	0x08009271
 8009144:	08009271 	.word	0x08009271
 8009148:	080091ad 	.word	0x080091ad
 800914c:	08009271 	.word	0x08009271
 8009150:	08009271 	.word	0x08009271
 8009154:	08009271 	.word	0x08009271
 8009158:	080091ef 	.word	0x080091ef
 800915c:	08009271 	.word	0x08009271
 8009160:	08009271 	.word	0x08009271
 8009164:	08009271 	.word	0x08009271
 8009168:	0800922f 	.word	0x0800922f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	68b9      	ldr	r1, [r7, #8]
 8009172:	4618      	mov	r0, r3
 8009174:	f000 fa18 	bl	80095a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	699a      	ldr	r2, [r3, #24]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f042 0208 	orr.w	r2, r2, #8
 8009186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	699a      	ldr	r2, [r3, #24]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f022 0204 	bic.w	r2, r2, #4
 8009196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	6999      	ldr	r1, [r3, #24]
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	691a      	ldr	r2, [r3, #16]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	430a      	orrs	r2, r1
 80091a8:	619a      	str	r2, [r3, #24]
      break;
 80091aa:	e064      	b.n	8009276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	68b9      	ldr	r1, [r7, #8]
 80091b2:	4618      	mov	r0, r3
 80091b4:	f000 fa68 	bl	8009688 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	699a      	ldr	r2, [r3, #24]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	699a      	ldr	r2, [r3, #24]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	6999      	ldr	r1, [r3, #24]
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	691b      	ldr	r3, [r3, #16]
 80091e2:	021a      	lsls	r2, r3, #8
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	430a      	orrs	r2, r1
 80091ea:	619a      	str	r2, [r3, #24]
      break;
 80091ec:	e043      	b.n	8009276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68b9      	ldr	r1, [r7, #8]
 80091f4:	4618      	mov	r0, r3
 80091f6:	f000 fabd 	bl	8009774 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	69da      	ldr	r2, [r3, #28]
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	f042 0208 	orr.w	r2, r2, #8
 8009208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	69da      	ldr	r2, [r3, #28]
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f022 0204 	bic.w	r2, r2, #4
 8009218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	69d9      	ldr	r1, [r3, #28]
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	691a      	ldr	r2, [r3, #16]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	430a      	orrs	r2, r1
 800922a:	61da      	str	r2, [r3, #28]
      break;
 800922c:	e023      	b.n	8009276 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	68b9      	ldr	r1, [r7, #8]
 8009234:	4618      	mov	r0, r3
 8009236:	f000 fb11 	bl	800985c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	69da      	ldr	r2, [r3, #28]
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009248:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	69da      	ldr	r2, [r3, #28]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009258:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	69d9      	ldr	r1, [r3, #28]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	691b      	ldr	r3, [r3, #16]
 8009264:	021a      	lsls	r2, r3, #8
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	430a      	orrs	r2, r1
 800926c:	61da      	str	r2, [r3, #28]
      break;
 800926e:	e002      	b.n	8009276 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009270:	2301      	movs	r3, #1
 8009272:	75fb      	strb	r3, [r7, #23]
      break;
 8009274:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	2200      	movs	r2, #0
 800927a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800927e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3718      	adds	r7, #24
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b084      	sub	sp, #16
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009292:	2300      	movs	r3, #0
 8009294:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800929c:	2b01      	cmp	r3, #1
 800929e:	d101      	bne.n	80092a4 <HAL_TIM_ConfigClockSource+0x1c>
 80092a0:	2302      	movs	r3, #2
 80092a2:	e0b4      	b.n	800940e <HAL_TIM_ConfigClockSource+0x186>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2202      	movs	r2, #2
 80092b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	689b      	ldr	r3, [r3, #8]
 80092ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80092c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80092ca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68ba      	ldr	r2, [r7, #8]
 80092d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092d4:	683b      	ldr	r3, [r7, #0]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092dc:	d03e      	beq.n	800935c <HAL_TIM_ConfigClockSource+0xd4>
 80092de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092e2:	f200 8087 	bhi.w	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 80092e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092ea:	f000 8086 	beq.w	80093fa <HAL_TIM_ConfigClockSource+0x172>
 80092ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80092f2:	d87f      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 80092f4:	2b70      	cmp	r3, #112	; 0x70
 80092f6:	d01a      	beq.n	800932e <HAL_TIM_ConfigClockSource+0xa6>
 80092f8:	2b70      	cmp	r3, #112	; 0x70
 80092fa:	d87b      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 80092fc:	2b60      	cmp	r3, #96	; 0x60
 80092fe:	d050      	beq.n	80093a2 <HAL_TIM_ConfigClockSource+0x11a>
 8009300:	2b60      	cmp	r3, #96	; 0x60
 8009302:	d877      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009304:	2b50      	cmp	r3, #80	; 0x50
 8009306:	d03c      	beq.n	8009382 <HAL_TIM_ConfigClockSource+0xfa>
 8009308:	2b50      	cmp	r3, #80	; 0x50
 800930a:	d873      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 800930c:	2b40      	cmp	r3, #64	; 0x40
 800930e:	d058      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x13a>
 8009310:	2b40      	cmp	r3, #64	; 0x40
 8009312:	d86f      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009314:	2b30      	cmp	r3, #48	; 0x30
 8009316:	d064      	beq.n	80093e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009318:	2b30      	cmp	r3, #48	; 0x30
 800931a:	d86b      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 800931c:	2b20      	cmp	r3, #32
 800931e:	d060      	beq.n	80093e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009320:	2b20      	cmp	r3, #32
 8009322:	d867      	bhi.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
 8009324:	2b00      	cmp	r3, #0
 8009326:	d05c      	beq.n	80093e2 <HAL_TIM_ConfigClockSource+0x15a>
 8009328:	2b10      	cmp	r3, #16
 800932a:	d05a      	beq.n	80093e2 <HAL_TIM_ConfigClockSource+0x15a>
 800932c:	e062      	b.n	80093f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6818      	ldr	r0, [r3, #0]
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	6899      	ldr	r1, [r3, #8]
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	685a      	ldr	r2, [r3, #4]
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	68db      	ldr	r3, [r3, #12]
 800933e:	f000 fb5d 	bl	80099fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009350:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68ba      	ldr	r2, [r7, #8]
 8009358:	609a      	str	r2, [r3, #8]
      break;
 800935a:	e04f      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6818      	ldr	r0, [r3, #0]
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	6899      	ldr	r1, [r3, #8]
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	685a      	ldr	r2, [r3, #4]
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	68db      	ldr	r3, [r3, #12]
 800936c:	f000 fb46 	bl	80099fc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	689a      	ldr	r2, [r3, #8]
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800937e:	609a      	str	r2, [r3, #8]
      break;
 8009380:	e03c      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6818      	ldr	r0, [r3, #0]
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	6859      	ldr	r1, [r3, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	461a      	mov	r2, r3
 8009390:	f000 faba 	bl	8009908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	2150      	movs	r1, #80	; 0x50
 800939a:	4618      	mov	r0, r3
 800939c:	f000 fb13 	bl	80099c6 <TIM_ITRx_SetConfig>
      break;
 80093a0:	e02c      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6818      	ldr	r0, [r3, #0]
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	6859      	ldr	r1, [r3, #4]
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
 80093ae:	461a      	mov	r2, r3
 80093b0:	f000 fad9 	bl	8009966 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2160      	movs	r1, #96	; 0x60
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 fb03 	bl	80099c6 <TIM_ITRx_SetConfig>
      break;
 80093c0:	e01c      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6818      	ldr	r0, [r3, #0]
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	6859      	ldr	r1, [r3, #4]
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	68db      	ldr	r3, [r3, #12]
 80093ce:	461a      	mov	r2, r3
 80093d0:	f000 fa9a 	bl	8009908 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2140      	movs	r1, #64	; 0x40
 80093da:	4618      	mov	r0, r3
 80093dc:	f000 faf3 	bl	80099c6 <TIM_ITRx_SetConfig>
      break;
 80093e0:	e00c      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	4619      	mov	r1, r3
 80093ec:	4610      	mov	r0, r2
 80093ee:	f000 faea 	bl	80099c6 <TIM_ITRx_SetConfig>
      break;
 80093f2:	e003      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80093f4:	2301      	movs	r3, #1
 80093f6:	73fb      	strb	r3, [r7, #15]
      break;
 80093f8:	e000      	b.n	80093fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80093fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2201      	movs	r2, #1
 8009400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800940c:	7bfb      	ldrb	r3, [r7, #15]
}
 800940e:	4618      	mov	r0, r3
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009416:	b480      	push	{r7}
 8009418:	b083      	sub	sp, #12
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800941e:	bf00      	nop
 8009420:	370c      	adds	r7, #12
 8009422:	46bd      	mov	sp, r7
 8009424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009428:	4770      	bx	lr

0800942a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800942a:	b480      	push	{r7}
 800942c:	b083      	sub	sp, #12
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009432:	bf00      	nop
 8009434:	370c      	adds	r7, #12
 8009436:	46bd      	mov	sp, r7
 8009438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943c:	4770      	bx	lr

0800943e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800943e:	b480      	push	{r7}
 8009440:	b083      	sub	sp, #12
 8009442:	af00      	add	r7, sp, #0
 8009444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009446:	bf00      	nop
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr

08009452 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009452:	b480      	push	{r7}
 8009454:	b083      	sub	sp, #12
 8009456:	af00      	add	r7, sp, #0
 8009458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800945a:	bf00      	nop
 800945c:	370c      	adds	r7, #12
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
	...

08009468 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009468:	b480      	push	{r7}
 800946a:	b085      	sub	sp, #20
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	4a40      	ldr	r2, [pc, #256]	; (800957c <TIM_Base_SetConfig+0x114>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d013      	beq.n	80094a8 <TIM_Base_SetConfig+0x40>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009486:	d00f      	beq.n	80094a8 <TIM_Base_SetConfig+0x40>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a3d      	ldr	r2, [pc, #244]	; (8009580 <TIM_Base_SetConfig+0x118>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d00b      	beq.n	80094a8 <TIM_Base_SetConfig+0x40>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	4a3c      	ldr	r2, [pc, #240]	; (8009584 <TIM_Base_SetConfig+0x11c>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d007      	beq.n	80094a8 <TIM_Base_SetConfig+0x40>
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	4a3b      	ldr	r2, [pc, #236]	; (8009588 <TIM_Base_SetConfig+0x120>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d003      	beq.n	80094a8 <TIM_Base_SetConfig+0x40>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a3a      	ldr	r2, [pc, #232]	; (800958c <TIM_Base_SetConfig+0x124>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d108      	bne.n	80094ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	68fa      	ldr	r2, [r7, #12]
 80094b6:	4313      	orrs	r3, r2
 80094b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	4a2f      	ldr	r2, [pc, #188]	; (800957c <TIM_Base_SetConfig+0x114>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d02b      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094c8:	d027      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	4a2c      	ldr	r2, [pc, #176]	; (8009580 <TIM_Base_SetConfig+0x118>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d023      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	4a2b      	ldr	r2, [pc, #172]	; (8009584 <TIM_Base_SetConfig+0x11c>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d01f      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4a2a      	ldr	r2, [pc, #168]	; (8009588 <TIM_Base_SetConfig+0x120>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d01b      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	4a29      	ldr	r2, [pc, #164]	; (800958c <TIM_Base_SetConfig+0x124>)
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d017      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a28      	ldr	r2, [pc, #160]	; (8009590 <TIM_Base_SetConfig+0x128>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d013      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a27      	ldr	r2, [pc, #156]	; (8009594 <TIM_Base_SetConfig+0x12c>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d00f      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	4a26      	ldr	r2, [pc, #152]	; (8009598 <TIM_Base_SetConfig+0x130>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d00b      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a25      	ldr	r2, [pc, #148]	; (800959c <TIM_Base_SetConfig+0x134>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d007      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a24      	ldr	r2, [pc, #144]	; (80095a0 <TIM_Base_SetConfig+0x138>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d003      	beq.n	800951a <TIM_Base_SetConfig+0xb2>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	4a23      	ldr	r2, [pc, #140]	; (80095a4 <TIM_Base_SetConfig+0x13c>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d108      	bne.n	800952c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	4313      	orrs	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	4313      	orrs	r3, r2
 8009538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	689a      	ldr	r2, [r3, #8]
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	681a      	ldr	r2, [r3, #0]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a0a      	ldr	r2, [pc, #40]	; (800957c <TIM_Base_SetConfig+0x114>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d003      	beq.n	8009560 <TIM_Base_SetConfig+0xf8>
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	4a0c      	ldr	r2, [pc, #48]	; (800958c <TIM_Base_SetConfig+0x124>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d103      	bne.n	8009568 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	691a      	ldr	r2, [r3, #16]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2201      	movs	r2, #1
 800956c:	615a      	str	r2, [r3, #20]
}
 800956e:	bf00      	nop
 8009570:	3714      	adds	r7, #20
 8009572:	46bd      	mov	sp, r7
 8009574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009578:	4770      	bx	lr
 800957a:	bf00      	nop
 800957c:	40010000 	.word	0x40010000
 8009580:	40000400 	.word	0x40000400
 8009584:	40000800 	.word	0x40000800
 8009588:	40000c00 	.word	0x40000c00
 800958c:	40010400 	.word	0x40010400
 8009590:	40014000 	.word	0x40014000
 8009594:	40014400 	.word	0x40014400
 8009598:	40014800 	.word	0x40014800
 800959c:	40001800 	.word	0x40001800
 80095a0:	40001c00 	.word	0x40001c00
 80095a4:	40002000 	.word	0x40002000

080095a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b087      	sub	sp, #28
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6a1b      	ldr	r3, [r3, #32]
 80095b6:	f023 0201 	bic.w	r2, r3, #1
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6a1b      	ldr	r3, [r3, #32]
 80095c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	699b      	ldr	r3, [r3, #24]
 80095ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	f023 0303 	bic.w	r3, r3, #3
 80095de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68fa      	ldr	r2, [r7, #12]
 80095e6:	4313      	orrs	r3, r2
 80095e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	f023 0302 	bic.w	r3, r3, #2
 80095f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	697a      	ldr	r2, [r7, #20]
 80095f8:	4313      	orrs	r3, r2
 80095fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	4a20      	ldr	r2, [pc, #128]	; (8009680 <TIM_OC1_SetConfig+0xd8>)
 8009600:	4293      	cmp	r3, r2
 8009602:	d003      	beq.n	800960c <TIM_OC1_SetConfig+0x64>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	4a1f      	ldr	r2, [pc, #124]	; (8009684 <TIM_OC1_SetConfig+0xdc>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d10c      	bne.n	8009626 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f023 0308 	bic.w	r3, r3, #8
 8009612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	68db      	ldr	r3, [r3, #12]
 8009618:	697a      	ldr	r2, [r7, #20]
 800961a:	4313      	orrs	r3, r2
 800961c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800961e:	697b      	ldr	r3, [r7, #20]
 8009620:	f023 0304 	bic.w	r3, r3, #4
 8009624:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a15      	ldr	r2, [pc, #84]	; (8009680 <TIM_OC1_SetConfig+0xd8>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d003      	beq.n	8009636 <TIM_OC1_SetConfig+0x8e>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a14      	ldr	r2, [pc, #80]	; (8009684 <TIM_OC1_SetConfig+0xdc>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d111      	bne.n	800965a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009636:	693b      	ldr	r3, [r7, #16]
 8009638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800963c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009644:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	695b      	ldr	r3, [r3, #20]
 800964a:	693a      	ldr	r2, [r7, #16]
 800964c:	4313      	orrs	r3, r2
 800964e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	699b      	ldr	r3, [r3, #24]
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	4313      	orrs	r3, r2
 8009658:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	693a      	ldr	r2, [r7, #16]
 800965e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	68fa      	ldr	r2, [r7, #12]
 8009664:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	685a      	ldr	r2, [r3, #4]
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	697a      	ldr	r2, [r7, #20]
 8009672:	621a      	str	r2, [r3, #32]
}
 8009674:	bf00      	nop
 8009676:	371c      	adds	r7, #28
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr
 8009680:	40010000 	.word	0x40010000
 8009684:	40010400 	.word	0x40010400

08009688 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009688:	b480      	push	{r7}
 800968a:	b087      	sub	sp, #28
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a1b      	ldr	r3, [r3, #32]
 8009696:	f023 0210 	bic.w	r2, r3, #16
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	6a1b      	ldr	r3, [r3, #32]
 80096a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	699b      	ldr	r3, [r3, #24]
 80096ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096c0:	683b      	ldr	r3, [r7, #0]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	021b      	lsls	r3, r3, #8
 80096c6:	68fa      	ldr	r2, [r7, #12]
 80096c8:	4313      	orrs	r3, r2
 80096ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f023 0320 	bic.w	r3, r3, #32
 80096d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	011b      	lsls	r3, r3, #4
 80096da:	697a      	ldr	r2, [r7, #20]
 80096dc:	4313      	orrs	r3, r2
 80096de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	4a22      	ldr	r2, [pc, #136]	; (800976c <TIM_OC2_SetConfig+0xe4>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d003      	beq.n	80096f0 <TIM_OC2_SetConfig+0x68>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	4a21      	ldr	r2, [pc, #132]	; (8009770 <TIM_OC2_SetConfig+0xe8>)
 80096ec:	4293      	cmp	r3, r2
 80096ee:	d10d      	bne.n	800970c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	68db      	ldr	r3, [r3, #12]
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	697a      	ldr	r2, [r7, #20]
 8009700:	4313      	orrs	r3, r2
 8009702:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800970a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	4a17      	ldr	r2, [pc, #92]	; (800976c <TIM_OC2_SetConfig+0xe4>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d003      	beq.n	800971c <TIM_OC2_SetConfig+0x94>
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	4a16      	ldr	r2, [pc, #88]	; (8009770 <TIM_OC2_SetConfig+0xe8>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d113      	bne.n	8009744 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800971c:	693b      	ldr	r3, [r7, #16]
 800971e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009722:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800972a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	009b      	lsls	r3, r3, #2
 8009732:	693a      	ldr	r2, [r7, #16]
 8009734:	4313      	orrs	r3, r2
 8009736:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	009b      	lsls	r3, r3, #2
 800973e:	693a      	ldr	r2, [r7, #16]
 8009740:	4313      	orrs	r3, r2
 8009742:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	693a      	ldr	r2, [r7, #16]
 8009748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	685a      	ldr	r2, [r3, #4]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	621a      	str	r2, [r3, #32]
}
 800975e:	bf00      	nop
 8009760:	371c      	adds	r7, #28
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	40010000 	.word	0x40010000
 8009770:	40010400 	.word	0x40010400

08009774 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009774:	b480      	push	{r7}
 8009776:	b087      	sub	sp, #28
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a1b      	ldr	r3, [r3, #32]
 8009782:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6a1b      	ldr	r3, [r3, #32]
 800978e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	685b      	ldr	r3, [r3, #4]
 8009794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	69db      	ldr	r3, [r3, #28]
 800979a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f023 0303 	bic.w	r3, r3, #3
 80097aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	021b      	lsls	r3, r3, #8
 80097c4:	697a      	ldr	r2, [r7, #20]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a21      	ldr	r2, [pc, #132]	; (8009854 <TIM_OC3_SetConfig+0xe0>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d003      	beq.n	80097da <TIM_OC3_SetConfig+0x66>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a20      	ldr	r2, [pc, #128]	; (8009858 <TIM_OC3_SetConfig+0xe4>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d10d      	bne.n	80097f6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	68db      	ldr	r3, [r3, #12]
 80097e6:	021b      	lsls	r3, r3, #8
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	4a16      	ldr	r2, [pc, #88]	; (8009854 <TIM_OC3_SetConfig+0xe0>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d003      	beq.n	8009806 <TIM_OC3_SetConfig+0x92>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	4a15      	ldr	r2, [pc, #84]	; (8009858 <TIM_OC3_SetConfig+0xe4>)
 8009802:	4293      	cmp	r3, r2
 8009804:	d113      	bne.n	800982e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009806:	693b      	ldr	r3, [r7, #16]
 8009808:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800980c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	695b      	ldr	r3, [r3, #20]
 800981a:	011b      	lsls	r3, r3, #4
 800981c:	693a      	ldr	r2, [r7, #16]
 800981e:	4313      	orrs	r3, r2
 8009820:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	699b      	ldr	r3, [r3, #24]
 8009826:	011b      	lsls	r3, r3, #4
 8009828:	693a      	ldr	r2, [r7, #16]
 800982a:	4313      	orrs	r3, r2
 800982c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	693a      	ldr	r2, [r7, #16]
 8009832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	68fa      	ldr	r2, [r7, #12]
 8009838:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	697a      	ldr	r2, [r7, #20]
 8009846:	621a      	str	r2, [r3, #32]
}
 8009848:	bf00      	nop
 800984a:	371c      	adds	r7, #28
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr
 8009854:	40010000 	.word	0x40010000
 8009858:	40010400 	.word	0x40010400

0800985c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800985c:	b480      	push	{r7}
 800985e:	b087      	sub	sp, #28
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a1b      	ldr	r3, [r3, #32]
 800986a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	6a1b      	ldr	r3, [r3, #32]
 8009876:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	69db      	ldr	r3, [r3, #28]
 8009882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800988a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009892:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	021b      	lsls	r3, r3, #8
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	4313      	orrs	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	689b      	ldr	r3, [r3, #8]
 80098ac:	031b      	lsls	r3, r3, #12
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a12      	ldr	r2, [pc, #72]	; (8009900 <TIM_OC4_SetConfig+0xa4>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d003      	beq.n	80098c4 <TIM_OC4_SetConfig+0x68>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	4a11      	ldr	r2, [pc, #68]	; (8009904 <TIM_OC4_SetConfig+0xa8>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d109      	bne.n	80098d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80098ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	695b      	ldr	r3, [r3, #20]
 80098d0:	019b      	lsls	r3, r3, #6
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	4313      	orrs	r3, r2
 80098d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	697a      	ldr	r2, [r7, #20]
 80098dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	685a      	ldr	r2, [r3, #4]
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	693a      	ldr	r2, [r7, #16]
 80098f0:	621a      	str	r2, [r3, #32]
}
 80098f2:	bf00      	nop
 80098f4:	371c      	adds	r7, #28
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
 80098fe:	bf00      	nop
 8009900:	40010000 	.word	0x40010000
 8009904:	40010400 	.word	0x40010400

08009908 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009908:	b480      	push	{r7}
 800990a:	b087      	sub	sp, #28
 800990c:	af00      	add	r7, sp, #0
 800990e:	60f8      	str	r0, [r7, #12]
 8009910:	60b9      	str	r1, [r7, #8]
 8009912:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	6a1b      	ldr	r3, [r3, #32]
 8009918:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	6a1b      	ldr	r3, [r3, #32]
 800991e:	f023 0201 	bic.w	r2, r3, #1
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	699b      	ldr	r3, [r3, #24]
 800992a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800992c:	693b      	ldr	r3, [r7, #16]
 800992e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009932:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	011b      	lsls	r3, r3, #4
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	4313      	orrs	r3, r2
 800993c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800993e:	697b      	ldr	r3, [r7, #20]
 8009940:	f023 030a 	bic.w	r3, r3, #10
 8009944:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	4313      	orrs	r3, r2
 800994c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	697a      	ldr	r2, [r7, #20]
 8009958:	621a      	str	r2, [r3, #32]
}
 800995a:	bf00      	nop
 800995c:	371c      	adds	r7, #28
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr

08009966 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009966:	b480      	push	{r7}
 8009968:	b087      	sub	sp, #28
 800996a:	af00      	add	r7, sp, #0
 800996c:	60f8      	str	r0, [r7, #12]
 800996e:	60b9      	str	r1, [r7, #8]
 8009970:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f023 0210 	bic.w	r2, r3, #16
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	699b      	ldr	r3, [r3, #24]
 8009982:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6a1b      	ldr	r3, [r3, #32]
 8009988:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009990:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	031b      	lsls	r3, r3, #12
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	4313      	orrs	r3, r2
 800999a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800999c:	693b      	ldr	r3, [r7, #16]
 800999e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80099a2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	011b      	lsls	r3, r3, #4
 80099a8:	693a      	ldr	r2, [r7, #16]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	697a      	ldr	r2, [r7, #20]
 80099b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	621a      	str	r2, [r3, #32]
}
 80099ba:	bf00      	nop
 80099bc:	371c      	adds	r7, #28
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80099c6:	b480      	push	{r7}
 80099c8:	b085      	sub	sp, #20
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
 80099ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80099de:	683a      	ldr	r2, [r7, #0]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	4313      	orrs	r3, r2
 80099e4:	f043 0307 	orr.w	r3, r3, #7
 80099e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	68fa      	ldr	r2, [r7, #12]
 80099ee:	609a      	str	r2, [r3, #8]
}
 80099f0:	bf00      	nop
 80099f2:	3714      	adds	r7, #20
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b087      	sub	sp, #28
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	607a      	str	r2, [r7, #4]
 8009a08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a10:	697b      	ldr	r3, [r7, #20]
 8009a12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	021a      	lsls	r2, r3, #8
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	431a      	orrs	r2, r3
 8009a20:	68bb      	ldr	r3, [r7, #8]
 8009a22:	4313      	orrs	r3, r2
 8009a24:	697a      	ldr	r2, [r7, #20]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	697a      	ldr	r2, [r7, #20]
 8009a2e:	609a      	str	r2, [r3, #8]
}
 8009a30:	bf00      	nop
 8009a32:	371c      	adds	r7, #28
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b087      	sub	sp, #28
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	60f8      	str	r0, [r7, #12]
 8009a44:	60b9      	str	r1, [r7, #8]
 8009a46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009a48:	68bb      	ldr	r3, [r7, #8]
 8009a4a:	f003 031f 	and.w	r3, r3, #31
 8009a4e:	2201      	movs	r2, #1
 8009a50:	fa02 f303 	lsl.w	r3, r2, r3
 8009a54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6a1a      	ldr	r2, [r3, #32]
 8009a5a:	697b      	ldr	r3, [r7, #20]
 8009a5c:	43db      	mvns	r3, r3
 8009a5e:	401a      	ands	r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	6a1a      	ldr	r2, [r3, #32]
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f003 031f 	and.w	r3, r3, #31
 8009a6e:	6879      	ldr	r1, [r7, #4]
 8009a70:	fa01 f303 	lsl.w	r3, r1, r3
 8009a74:	431a      	orrs	r2, r3
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	621a      	str	r2, [r3, #32]
}
 8009a7a:	bf00      	nop
 8009a7c:	371c      	adds	r7, #28
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
	...

08009a88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	b085      	sub	sp, #20
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	6078      	str	r0, [r7, #4]
 8009a90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d101      	bne.n	8009aa0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a9c:	2302      	movs	r3, #2
 8009a9e:	e05a      	b.n	8009b56 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2202      	movs	r2, #2
 8009aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	689b      	ldr	r3, [r3, #8]
 8009abe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ac6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	68fa      	ldr	r2, [r7, #12]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	4a21      	ldr	r2, [pc, #132]	; (8009b64 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009ae0:	4293      	cmp	r3, r2
 8009ae2:	d022      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aec:	d01d      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	4a1d      	ldr	r2, [pc, #116]	; (8009b68 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009af4:	4293      	cmp	r3, r2
 8009af6:	d018      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a1b      	ldr	r2, [pc, #108]	; (8009b6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d013      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a1a      	ldr	r2, [pc, #104]	; (8009b70 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d00e      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	4a18      	ldr	r2, [pc, #96]	; (8009b74 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d009      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a17      	ldr	r2, [pc, #92]	; (8009b78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d004      	beq.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	4a15      	ldr	r2, [pc, #84]	; (8009b7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009b26:	4293      	cmp	r3, r2
 8009b28:	d10c      	bne.n	8009b44 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009b2a:	68bb      	ldr	r3, [r7, #8]
 8009b2c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b30:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	68ba      	ldr	r2, [r7, #8]
 8009b42:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2201      	movs	r2, #1
 8009b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3714      	adds	r7, #20
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	40010000 	.word	0x40010000
 8009b68:	40000400 	.word	0x40000400
 8009b6c:	40000800 	.word	0x40000800
 8009b70:	40000c00 	.word	0x40000c00
 8009b74:	40010400 	.word	0x40010400
 8009b78:	40014000 	.word	0x40014000
 8009b7c:	40001800 	.word	0x40001800

08009b80 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b085      	sub	sp, #20
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d101      	bne.n	8009b9c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009b98:	2302      	movs	r3, #2
 8009b9a:	e03d      	b.n	8009c18 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	68db      	ldr	r3, [r3, #12]
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	689b      	ldr	r3, [r3, #8]
 8009bbc:	4313      	orrs	r3, r2
 8009bbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	685b      	ldr	r3, [r3, #4]
 8009bca:	4313      	orrs	r3, r2
 8009bcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	691b      	ldr	r3, [r3, #16]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	695b      	ldr	r3, [r3, #20]
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	69db      	ldr	r3, [r3, #28]
 8009c02:	4313      	orrs	r3, r2
 8009c04:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	68fa      	ldr	r2, [r7, #12]
 8009c0c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c16:	2300      	movs	r3, #0
}
 8009c18:	4618      	mov	r0, r3
 8009c1a:	3714      	adds	r7, #20
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c22:	4770      	bx	lr

08009c24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b083      	sub	sp, #12
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009c2c:	bf00      	nop
 8009c2e:	370c      	adds	r7, #12
 8009c30:	46bd      	mov	sp, r7
 8009c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c36:	4770      	bx	lr

08009c38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b083      	sub	sp, #12
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009c40:	bf00      	nop
 8009c42:	370c      	adds	r7, #12
 8009c44:	46bd      	mov	sp, r7
 8009c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4a:	4770      	bx	lr

08009c4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b082      	sub	sp, #8
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e03f      	b.n	8009cde <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d106      	bne.n	8009c78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f7fb fa46 	bl	8005104 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2224      	movs	r2, #36	; 0x24
 8009c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	68da      	ldr	r2, [r3, #12]
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009c8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f000 f929 	bl	8009ee8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	691a      	ldr	r2, [r3, #16]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009ca4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	695a      	ldr	r2, [r3, #20]
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009cb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	68da      	ldr	r2, [r3, #12]
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009cc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2200      	movs	r2, #0
 8009cca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2220      	movs	r2, #32
 8009cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2220      	movs	r2, #32
 8009cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3708      	adds	r7, #8
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b08a      	sub	sp, #40	; 0x28
 8009cea:	af02      	add	r7, sp, #8
 8009cec:	60f8      	str	r0, [r7, #12]
 8009cee:	60b9      	str	r1, [r7, #8]
 8009cf0:	603b      	str	r3, [r7, #0]
 8009cf2:	4613      	mov	r3, r2
 8009cf4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d00:	b2db      	uxtb	r3, r3
 8009d02:	2b20      	cmp	r3, #32
 8009d04:	d17c      	bne.n	8009e00 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <HAL_UART_Transmit+0x2c>
 8009d0c:	88fb      	ldrh	r3, [r7, #6]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e075      	b.n	8009e02 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d101      	bne.n	8009d24 <HAL_UART_Transmit+0x3e>
 8009d20:	2302      	movs	r3, #2
 8009d22:	e06e      	b.n	8009e02 <HAL_UART_Transmit+0x11c>
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2200      	movs	r2, #0
 8009d30:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2221      	movs	r2, #33	; 0x21
 8009d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d3a:	f7fb fa8b 	bl	8005254 <HAL_GetTick>
 8009d3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	88fa      	ldrh	r2, [r7, #6]
 8009d44:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	88fa      	ldrh	r2, [r7, #6]
 8009d4a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009d54:	d108      	bne.n	8009d68 <HAL_UART_Transmit+0x82>
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	691b      	ldr	r3, [r3, #16]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d104      	bne.n	8009d68 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009d5e:	2300      	movs	r3, #0
 8009d60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	61bb      	str	r3, [r7, #24]
 8009d66:	e003      	b.n	8009d70 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2200      	movs	r2, #0
 8009d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009d78:	e02a      	b.n	8009dd0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	9300      	str	r3, [sp, #0]
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	2200      	movs	r2, #0
 8009d82:	2180      	movs	r1, #128	; 0x80
 8009d84:	68f8      	ldr	r0, [r7, #12]
 8009d86:	f000 f840 	bl	8009e0a <UART_WaitOnFlagUntilTimeout>
 8009d8a:	4603      	mov	r3, r0
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d001      	beq.n	8009d94 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009d90:	2303      	movs	r3, #3
 8009d92:	e036      	b.n	8009e02 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8009d94:	69fb      	ldr	r3, [r7, #28]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10b      	bne.n	8009db2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009d9a:	69bb      	ldr	r3, [r7, #24]
 8009d9c:	881b      	ldrh	r3, [r3, #0]
 8009d9e:	461a      	mov	r2, r3
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009da8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	3302      	adds	r3, #2
 8009dae:	61bb      	str	r3, [r7, #24]
 8009db0:	e007      	b.n	8009dc2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009db2:	69fb      	ldr	r3, [r7, #28]
 8009db4:	781a      	ldrb	r2, [r3, #0]
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009dd4:	b29b      	uxth	r3, r3
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d1cf      	bne.n	8009d7a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009dda:	683b      	ldr	r3, [r7, #0]
 8009ddc:	9300      	str	r3, [sp, #0]
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	2200      	movs	r2, #0
 8009de2:	2140      	movs	r1, #64	; 0x40
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f000 f810 	bl	8009e0a <UART_WaitOnFlagUntilTimeout>
 8009dea:	4603      	mov	r3, r0
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d001      	beq.n	8009df4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009df0:	2303      	movs	r3, #3
 8009df2:	e006      	b.n	8009e02 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2220      	movs	r2, #32
 8009df8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	e000      	b.n	8009e02 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009e00:	2302      	movs	r3, #2
  }
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3720      	adds	r7, #32
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}

08009e0a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009e0a:	b580      	push	{r7, lr}
 8009e0c:	b090      	sub	sp, #64	; 0x40
 8009e0e:	af00      	add	r7, sp, #0
 8009e10:	60f8      	str	r0, [r7, #12]
 8009e12:	60b9      	str	r1, [r7, #8]
 8009e14:	603b      	str	r3, [r7, #0]
 8009e16:	4613      	mov	r3, r2
 8009e18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e1a:	e050      	b.n	8009ebe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e22:	d04c      	beq.n	8009ebe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009e24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d007      	beq.n	8009e3a <UART_WaitOnFlagUntilTimeout+0x30>
 8009e2a:	f7fb fa13 	bl	8005254 <HAL_GetTick>
 8009e2e:	4602      	mov	r2, r0
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	1ad3      	subs	r3, r2, r3
 8009e34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009e36:	429a      	cmp	r2, r3
 8009e38:	d241      	bcs.n	8009ebe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	330c      	adds	r3, #12
 8009e40:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e44:	e853 3f00 	ldrex	r3, [r3]
 8009e48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e4c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009e50:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	330c      	adds	r3, #12
 8009e58:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009e5a:	637a      	str	r2, [r7, #52]	; 0x34
 8009e5c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e5e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e60:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e62:	e841 2300 	strex	r3, r2, [r1]
 8009e66:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009e68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d1e5      	bne.n	8009e3a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	3314      	adds	r3, #20
 8009e74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e76:	697b      	ldr	r3, [r7, #20]
 8009e78:	e853 3f00 	ldrex	r3, [r3]
 8009e7c:	613b      	str	r3, [r7, #16]
   return(result);
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	f023 0301 	bic.w	r3, r3, #1
 8009e84:	63bb      	str	r3, [r7, #56]	; 0x38
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	3314      	adds	r3, #20
 8009e8c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e8e:	623a      	str	r2, [r7, #32]
 8009e90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e92:	69f9      	ldr	r1, [r7, #28]
 8009e94:	6a3a      	ldr	r2, [r7, #32]
 8009e96:	e841 2300 	strex	r3, r2, [r1]
 8009e9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e9c:	69bb      	ldr	r3, [r7, #24]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d1e5      	bne.n	8009e6e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2220      	movs	r2, #32
 8009ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2220      	movs	r2, #32
 8009eae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	e00f      	b.n	8009ede <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	4013      	ands	r3, r2
 8009ec8:	68ba      	ldr	r2, [r7, #8]
 8009eca:	429a      	cmp	r2, r3
 8009ecc:	bf0c      	ite	eq
 8009ece:	2301      	moveq	r3, #1
 8009ed0:	2300      	movne	r3, #0
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	461a      	mov	r2, r3
 8009ed6:	79fb      	ldrb	r3, [r7, #7]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d09f      	beq.n	8009e1c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009edc:	2300      	movs	r3, #0
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3740      	adds	r7, #64	; 0x40
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
	...

08009ee8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ee8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009eec:	b0c0      	sub	sp, #256	; 0x100
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	691b      	ldr	r3, [r3, #16]
 8009efc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f04:	68d9      	ldr	r1, [r3, #12]
 8009f06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	ea40 0301 	orr.w	r3, r0, r1
 8009f10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f16:	689a      	ldr	r2, [r3, #8]
 8009f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f1c:	691b      	ldr	r3, [r3, #16]
 8009f1e:	431a      	orrs	r2, r3
 8009f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f24:	695b      	ldr	r3, [r3, #20]
 8009f26:	431a      	orrs	r2, r3
 8009f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f2c:	69db      	ldr	r3, [r3, #28]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009f34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68db      	ldr	r3, [r3, #12]
 8009f3c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009f40:	f021 010c 	bic.w	r1, r1, #12
 8009f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009f4e:	430b      	orrs	r3, r1
 8009f50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	695b      	ldr	r3, [r3, #20]
 8009f5a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f62:	6999      	ldr	r1, [r3, #24]
 8009f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f68:	681a      	ldr	r2, [r3, #0]
 8009f6a:	ea40 0301 	orr.w	r3, r0, r1
 8009f6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f74:	681a      	ldr	r2, [r3, #0]
 8009f76:	4b8f      	ldr	r3, [pc, #572]	; (800a1b4 <UART_SetConfig+0x2cc>)
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d005      	beq.n	8009f88 <UART_SetConfig+0xa0>
 8009f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f80:	681a      	ldr	r2, [r3, #0]
 8009f82:	4b8d      	ldr	r3, [pc, #564]	; (800a1b8 <UART_SetConfig+0x2d0>)
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d104      	bne.n	8009f92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009f88:	f7fd f976 	bl	8007278 <HAL_RCC_GetPCLK2Freq>
 8009f8c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009f90:	e003      	b.n	8009f9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009f92:	f7fd f95d 	bl	8007250 <HAL_RCC_GetPCLK1Freq>
 8009f96:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f9e:	69db      	ldr	r3, [r3, #28]
 8009fa0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fa4:	f040 810c 	bne.w	800a1c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009fa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009fac:	2200      	movs	r2, #0
 8009fae:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009fb2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009fb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009fba:	4622      	mov	r2, r4
 8009fbc:	462b      	mov	r3, r5
 8009fbe:	1891      	adds	r1, r2, r2
 8009fc0:	65b9      	str	r1, [r7, #88]	; 0x58
 8009fc2:	415b      	adcs	r3, r3
 8009fc4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009fc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009fca:	4621      	mov	r1, r4
 8009fcc:	eb12 0801 	adds.w	r8, r2, r1
 8009fd0:	4629      	mov	r1, r5
 8009fd2:	eb43 0901 	adc.w	r9, r3, r1
 8009fd6:	f04f 0200 	mov.w	r2, #0
 8009fda:	f04f 0300 	mov.w	r3, #0
 8009fde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009fe2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009fe6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009fea:	4690      	mov	r8, r2
 8009fec:	4699      	mov	r9, r3
 8009fee:	4623      	mov	r3, r4
 8009ff0:	eb18 0303 	adds.w	r3, r8, r3
 8009ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009ff8:	462b      	mov	r3, r5
 8009ffa:	eb49 0303 	adc.w	r3, r9, r3
 8009ffe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a006:	685b      	ldr	r3, [r3, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a00e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a012:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a016:	460b      	mov	r3, r1
 800a018:	18db      	adds	r3, r3, r3
 800a01a:	653b      	str	r3, [r7, #80]	; 0x50
 800a01c:	4613      	mov	r3, r2
 800a01e:	eb42 0303 	adc.w	r3, r2, r3
 800a022:	657b      	str	r3, [r7, #84]	; 0x54
 800a024:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a028:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a02c:	f7f6 fe4c 	bl	8000cc8 <__aeabi_uldivmod>
 800a030:	4602      	mov	r2, r0
 800a032:	460b      	mov	r3, r1
 800a034:	4b61      	ldr	r3, [pc, #388]	; (800a1bc <UART_SetConfig+0x2d4>)
 800a036:	fba3 2302 	umull	r2, r3, r3, r2
 800a03a:	095b      	lsrs	r3, r3, #5
 800a03c:	011c      	lsls	r4, r3, #4
 800a03e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a042:	2200      	movs	r2, #0
 800a044:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a048:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a04c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a050:	4642      	mov	r2, r8
 800a052:	464b      	mov	r3, r9
 800a054:	1891      	adds	r1, r2, r2
 800a056:	64b9      	str	r1, [r7, #72]	; 0x48
 800a058:	415b      	adcs	r3, r3
 800a05a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a05c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a060:	4641      	mov	r1, r8
 800a062:	eb12 0a01 	adds.w	sl, r2, r1
 800a066:	4649      	mov	r1, r9
 800a068:	eb43 0b01 	adc.w	fp, r3, r1
 800a06c:	f04f 0200 	mov.w	r2, #0
 800a070:	f04f 0300 	mov.w	r3, #0
 800a074:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a078:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a07c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a080:	4692      	mov	sl, r2
 800a082:	469b      	mov	fp, r3
 800a084:	4643      	mov	r3, r8
 800a086:	eb1a 0303 	adds.w	r3, sl, r3
 800a08a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a08e:	464b      	mov	r3, r9
 800a090:	eb4b 0303 	adc.w	r3, fp, r3
 800a094:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a0a4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a0a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a0ac:	460b      	mov	r3, r1
 800a0ae:	18db      	adds	r3, r3, r3
 800a0b0:	643b      	str	r3, [r7, #64]	; 0x40
 800a0b2:	4613      	mov	r3, r2
 800a0b4:	eb42 0303 	adc.w	r3, r2, r3
 800a0b8:	647b      	str	r3, [r7, #68]	; 0x44
 800a0ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a0be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a0c2:	f7f6 fe01 	bl	8000cc8 <__aeabi_uldivmod>
 800a0c6:	4602      	mov	r2, r0
 800a0c8:	460b      	mov	r3, r1
 800a0ca:	4611      	mov	r1, r2
 800a0cc:	4b3b      	ldr	r3, [pc, #236]	; (800a1bc <UART_SetConfig+0x2d4>)
 800a0ce:	fba3 2301 	umull	r2, r3, r3, r1
 800a0d2:	095b      	lsrs	r3, r3, #5
 800a0d4:	2264      	movs	r2, #100	; 0x64
 800a0d6:	fb02 f303 	mul.w	r3, r2, r3
 800a0da:	1acb      	subs	r3, r1, r3
 800a0dc:	00db      	lsls	r3, r3, #3
 800a0de:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a0e2:	4b36      	ldr	r3, [pc, #216]	; (800a1bc <UART_SetConfig+0x2d4>)
 800a0e4:	fba3 2302 	umull	r2, r3, r3, r2
 800a0e8:	095b      	lsrs	r3, r3, #5
 800a0ea:	005b      	lsls	r3, r3, #1
 800a0ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a0f0:	441c      	add	r4, r3
 800a0f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a0fc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a100:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a104:	4642      	mov	r2, r8
 800a106:	464b      	mov	r3, r9
 800a108:	1891      	adds	r1, r2, r2
 800a10a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a10c:	415b      	adcs	r3, r3
 800a10e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a110:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a114:	4641      	mov	r1, r8
 800a116:	1851      	adds	r1, r2, r1
 800a118:	6339      	str	r1, [r7, #48]	; 0x30
 800a11a:	4649      	mov	r1, r9
 800a11c:	414b      	adcs	r3, r1
 800a11e:	637b      	str	r3, [r7, #52]	; 0x34
 800a120:	f04f 0200 	mov.w	r2, #0
 800a124:	f04f 0300 	mov.w	r3, #0
 800a128:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a12c:	4659      	mov	r1, fp
 800a12e:	00cb      	lsls	r3, r1, #3
 800a130:	4651      	mov	r1, sl
 800a132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a136:	4651      	mov	r1, sl
 800a138:	00ca      	lsls	r2, r1, #3
 800a13a:	4610      	mov	r0, r2
 800a13c:	4619      	mov	r1, r3
 800a13e:	4603      	mov	r3, r0
 800a140:	4642      	mov	r2, r8
 800a142:	189b      	adds	r3, r3, r2
 800a144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a148:	464b      	mov	r3, r9
 800a14a:	460a      	mov	r2, r1
 800a14c:	eb42 0303 	adc.w	r3, r2, r3
 800a150:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	2200      	movs	r2, #0
 800a15c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a160:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a164:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a168:	460b      	mov	r3, r1
 800a16a:	18db      	adds	r3, r3, r3
 800a16c:	62bb      	str	r3, [r7, #40]	; 0x28
 800a16e:	4613      	mov	r3, r2
 800a170:	eb42 0303 	adc.w	r3, r2, r3
 800a174:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a176:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a17a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a17e:	f7f6 fda3 	bl	8000cc8 <__aeabi_uldivmod>
 800a182:	4602      	mov	r2, r0
 800a184:	460b      	mov	r3, r1
 800a186:	4b0d      	ldr	r3, [pc, #52]	; (800a1bc <UART_SetConfig+0x2d4>)
 800a188:	fba3 1302 	umull	r1, r3, r3, r2
 800a18c:	095b      	lsrs	r3, r3, #5
 800a18e:	2164      	movs	r1, #100	; 0x64
 800a190:	fb01 f303 	mul.w	r3, r1, r3
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	00db      	lsls	r3, r3, #3
 800a198:	3332      	adds	r3, #50	; 0x32
 800a19a:	4a08      	ldr	r2, [pc, #32]	; (800a1bc <UART_SetConfig+0x2d4>)
 800a19c:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a0:	095b      	lsrs	r3, r3, #5
 800a1a2:	f003 0207 	and.w	r2, r3, #7
 800a1a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	4422      	add	r2, r4
 800a1ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a1b0:	e106      	b.n	800a3c0 <UART_SetConfig+0x4d8>
 800a1b2:	bf00      	nop
 800a1b4:	40011000 	.word	0x40011000
 800a1b8:	40011400 	.word	0x40011400
 800a1bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a1c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a1ca:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a1ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a1d2:	4642      	mov	r2, r8
 800a1d4:	464b      	mov	r3, r9
 800a1d6:	1891      	adds	r1, r2, r2
 800a1d8:	6239      	str	r1, [r7, #32]
 800a1da:	415b      	adcs	r3, r3
 800a1dc:	627b      	str	r3, [r7, #36]	; 0x24
 800a1de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a1e2:	4641      	mov	r1, r8
 800a1e4:	1854      	adds	r4, r2, r1
 800a1e6:	4649      	mov	r1, r9
 800a1e8:	eb43 0501 	adc.w	r5, r3, r1
 800a1ec:	f04f 0200 	mov.w	r2, #0
 800a1f0:	f04f 0300 	mov.w	r3, #0
 800a1f4:	00eb      	lsls	r3, r5, #3
 800a1f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a1fa:	00e2      	lsls	r2, r4, #3
 800a1fc:	4614      	mov	r4, r2
 800a1fe:	461d      	mov	r5, r3
 800a200:	4643      	mov	r3, r8
 800a202:	18e3      	adds	r3, r4, r3
 800a204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a208:	464b      	mov	r3, r9
 800a20a:	eb45 0303 	adc.w	r3, r5, r3
 800a20e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a212:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	2200      	movs	r2, #0
 800a21a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a21e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a222:	f04f 0200 	mov.w	r2, #0
 800a226:	f04f 0300 	mov.w	r3, #0
 800a22a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a22e:	4629      	mov	r1, r5
 800a230:	008b      	lsls	r3, r1, #2
 800a232:	4621      	mov	r1, r4
 800a234:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a238:	4621      	mov	r1, r4
 800a23a:	008a      	lsls	r2, r1, #2
 800a23c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a240:	f7f6 fd42 	bl	8000cc8 <__aeabi_uldivmod>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	4b60      	ldr	r3, [pc, #384]	; (800a3cc <UART_SetConfig+0x4e4>)
 800a24a:	fba3 2302 	umull	r2, r3, r3, r2
 800a24e:	095b      	lsrs	r3, r3, #5
 800a250:	011c      	lsls	r4, r3, #4
 800a252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a256:	2200      	movs	r2, #0
 800a258:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a25c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a260:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a264:	4642      	mov	r2, r8
 800a266:	464b      	mov	r3, r9
 800a268:	1891      	adds	r1, r2, r2
 800a26a:	61b9      	str	r1, [r7, #24]
 800a26c:	415b      	adcs	r3, r3
 800a26e:	61fb      	str	r3, [r7, #28]
 800a270:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a274:	4641      	mov	r1, r8
 800a276:	1851      	adds	r1, r2, r1
 800a278:	6139      	str	r1, [r7, #16]
 800a27a:	4649      	mov	r1, r9
 800a27c:	414b      	adcs	r3, r1
 800a27e:	617b      	str	r3, [r7, #20]
 800a280:	f04f 0200 	mov.w	r2, #0
 800a284:	f04f 0300 	mov.w	r3, #0
 800a288:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a28c:	4659      	mov	r1, fp
 800a28e:	00cb      	lsls	r3, r1, #3
 800a290:	4651      	mov	r1, sl
 800a292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a296:	4651      	mov	r1, sl
 800a298:	00ca      	lsls	r2, r1, #3
 800a29a:	4610      	mov	r0, r2
 800a29c:	4619      	mov	r1, r3
 800a29e:	4603      	mov	r3, r0
 800a2a0:	4642      	mov	r2, r8
 800a2a2:	189b      	adds	r3, r3, r2
 800a2a4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a2a8:	464b      	mov	r3, r9
 800a2aa:	460a      	mov	r2, r1
 800a2ac:	eb42 0303 	adc.w	r3, r2, r3
 800a2b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a2b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2b8:	685b      	ldr	r3, [r3, #4]
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	67bb      	str	r3, [r7, #120]	; 0x78
 800a2be:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a2c0:	f04f 0200 	mov.w	r2, #0
 800a2c4:	f04f 0300 	mov.w	r3, #0
 800a2c8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a2cc:	4649      	mov	r1, r9
 800a2ce:	008b      	lsls	r3, r1, #2
 800a2d0:	4641      	mov	r1, r8
 800a2d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a2d6:	4641      	mov	r1, r8
 800a2d8:	008a      	lsls	r2, r1, #2
 800a2da:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a2de:	f7f6 fcf3 	bl	8000cc8 <__aeabi_uldivmod>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4611      	mov	r1, r2
 800a2e8:	4b38      	ldr	r3, [pc, #224]	; (800a3cc <UART_SetConfig+0x4e4>)
 800a2ea:	fba3 2301 	umull	r2, r3, r3, r1
 800a2ee:	095b      	lsrs	r3, r3, #5
 800a2f0:	2264      	movs	r2, #100	; 0x64
 800a2f2:	fb02 f303 	mul.w	r3, r2, r3
 800a2f6:	1acb      	subs	r3, r1, r3
 800a2f8:	011b      	lsls	r3, r3, #4
 800a2fa:	3332      	adds	r3, #50	; 0x32
 800a2fc:	4a33      	ldr	r2, [pc, #204]	; (800a3cc <UART_SetConfig+0x4e4>)
 800a2fe:	fba2 2303 	umull	r2, r3, r2, r3
 800a302:	095b      	lsrs	r3, r3, #5
 800a304:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a308:	441c      	add	r4, r3
 800a30a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a30e:	2200      	movs	r2, #0
 800a310:	673b      	str	r3, [r7, #112]	; 0x70
 800a312:	677a      	str	r2, [r7, #116]	; 0x74
 800a314:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a318:	4642      	mov	r2, r8
 800a31a:	464b      	mov	r3, r9
 800a31c:	1891      	adds	r1, r2, r2
 800a31e:	60b9      	str	r1, [r7, #8]
 800a320:	415b      	adcs	r3, r3
 800a322:	60fb      	str	r3, [r7, #12]
 800a324:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a328:	4641      	mov	r1, r8
 800a32a:	1851      	adds	r1, r2, r1
 800a32c:	6039      	str	r1, [r7, #0]
 800a32e:	4649      	mov	r1, r9
 800a330:	414b      	adcs	r3, r1
 800a332:	607b      	str	r3, [r7, #4]
 800a334:	f04f 0200 	mov.w	r2, #0
 800a338:	f04f 0300 	mov.w	r3, #0
 800a33c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a340:	4659      	mov	r1, fp
 800a342:	00cb      	lsls	r3, r1, #3
 800a344:	4651      	mov	r1, sl
 800a346:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a34a:	4651      	mov	r1, sl
 800a34c:	00ca      	lsls	r2, r1, #3
 800a34e:	4610      	mov	r0, r2
 800a350:	4619      	mov	r1, r3
 800a352:	4603      	mov	r3, r0
 800a354:	4642      	mov	r2, r8
 800a356:	189b      	adds	r3, r3, r2
 800a358:	66bb      	str	r3, [r7, #104]	; 0x68
 800a35a:	464b      	mov	r3, r9
 800a35c:	460a      	mov	r2, r1
 800a35e:	eb42 0303 	adc.w	r3, r2, r3
 800a362:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a368:	685b      	ldr	r3, [r3, #4]
 800a36a:	2200      	movs	r2, #0
 800a36c:	663b      	str	r3, [r7, #96]	; 0x60
 800a36e:	667a      	str	r2, [r7, #100]	; 0x64
 800a370:	f04f 0200 	mov.w	r2, #0
 800a374:	f04f 0300 	mov.w	r3, #0
 800a378:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a37c:	4649      	mov	r1, r9
 800a37e:	008b      	lsls	r3, r1, #2
 800a380:	4641      	mov	r1, r8
 800a382:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a386:	4641      	mov	r1, r8
 800a388:	008a      	lsls	r2, r1, #2
 800a38a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a38e:	f7f6 fc9b 	bl	8000cc8 <__aeabi_uldivmod>
 800a392:	4602      	mov	r2, r0
 800a394:	460b      	mov	r3, r1
 800a396:	4b0d      	ldr	r3, [pc, #52]	; (800a3cc <UART_SetConfig+0x4e4>)
 800a398:	fba3 1302 	umull	r1, r3, r3, r2
 800a39c:	095b      	lsrs	r3, r3, #5
 800a39e:	2164      	movs	r1, #100	; 0x64
 800a3a0:	fb01 f303 	mul.w	r3, r1, r3
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	011b      	lsls	r3, r3, #4
 800a3a8:	3332      	adds	r3, #50	; 0x32
 800a3aa:	4a08      	ldr	r2, [pc, #32]	; (800a3cc <UART_SetConfig+0x4e4>)
 800a3ac:	fba2 2303 	umull	r2, r3, r2, r3
 800a3b0:	095b      	lsrs	r3, r3, #5
 800a3b2:	f003 020f 	and.w	r2, r3, #15
 800a3b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4422      	add	r2, r4
 800a3be:	609a      	str	r2, [r3, #8]
}
 800a3c0:	bf00      	nop
 800a3c2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a3cc:	51eb851f 	.word	0x51eb851f

0800a3d0 <__NVIC_SetPriority>:
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	6039      	str	r1, [r7, #0]
 800a3da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a3dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	db0a      	blt.n	800a3fa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3e4:	683b      	ldr	r3, [r7, #0]
 800a3e6:	b2da      	uxtb	r2, r3
 800a3e8:	490c      	ldr	r1, [pc, #48]	; (800a41c <__NVIC_SetPriority+0x4c>)
 800a3ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a3ee:	0112      	lsls	r2, r2, #4
 800a3f0:	b2d2      	uxtb	r2, r2
 800a3f2:	440b      	add	r3, r1
 800a3f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a3f8:	e00a      	b.n	800a410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	b2da      	uxtb	r2, r3
 800a3fe:	4908      	ldr	r1, [pc, #32]	; (800a420 <__NVIC_SetPriority+0x50>)
 800a400:	79fb      	ldrb	r3, [r7, #7]
 800a402:	f003 030f 	and.w	r3, r3, #15
 800a406:	3b04      	subs	r3, #4
 800a408:	0112      	lsls	r2, r2, #4
 800a40a:	b2d2      	uxtb	r2, r2
 800a40c:	440b      	add	r3, r1
 800a40e:	761a      	strb	r2, [r3, #24]
}
 800a410:	bf00      	nop
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr
 800a41c:	e000e100 	.word	0xe000e100
 800a420:	e000ed00 	.word	0xe000ed00

0800a424 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a424:	b580      	push	{r7, lr}
 800a426:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a428:	4b05      	ldr	r3, [pc, #20]	; (800a440 <SysTick_Handler+0x1c>)
 800a42a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a42c:	f002 fe0a 	bl	800d044 <xTaskGetSchedulerState>
 800a430:	4603      	mov	r3, r0
 800a432:	2b01      	cmp	r3, #1
 800a434:	d001      	beq.n	800a43a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a436:	f003 fda7 	bl	800df88 <xPortSysTickHandler>
  }
}
 800a43a:	bf00      	nop
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	e000e010 	.word	0xe000e010

0800a444 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a444:	b580      	push	{r7, lr}
 800a446:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a448:	2100      	movs	r1, #0
 800a44a:	f06f 0004 	mvn.w	r0, #4
 800a44e:	f7ff ffbf 	bl	800a3d0 <__NVIC_SetPriority>
#endif
}
 800a452:	bf00      	nop
 800a454:	bd80      	pop	{r7, pc}
	...

0800a458 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a458:	b480      	push	{r7}
 800a45a:	b083      	sub	sp, #12
 800a45c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a45e:	f3ef 8305 	mrs	r3, IPSR
 800a462:	603b      	str	r3, [r7, #0]
  return(result);
 800a464:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a466:	2b00      	cmp	r3, #0
 800a468:	d003      	beq.n	800a472 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a46a:	f06f 0305 	mvn.w	r3, #5
 800a46e:	607b      	str	r3, [r7, #4]
 800a470:	e00c      	b.n	800a48c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a472:	4b0a      	ldr	r3, [pc, #40]	; (800a49c <osKernelInitialize+0x44>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d105      	bne.n	800a486 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a47a:	4b08      	ldr	r3, [pc, #32]	; (800a49c <osKernelInitialize+0x44>)
 800a47c:	2201      	movs	r2, #1
 800a47e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a480:	2300      	movs	r3, #0
 800a482:	607b      	str	r3, [r7, #4]
 800a484:	e002      	b.n	800a48c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a486:	f04f 33ff 	mov.w	r3, #4294967295
 800a48a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a48c:	687b      	ldr	r3, [r7, #4]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	370c      	adds	r7, #12
 800a492:	46bd      	mov	sp, r7
 800a494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a498:	4770      	bx	lr
 800a49a:	bf00      	nop
 800a49c:	2000081c 	.word	0x2000081c

0800a4a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4a6:	f3ef 8305 	mrs	r3, IPSR
 800a4aa:	603b      	str	r3, [r7, #0]
  return(result);
 800a4ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d003      	beq.n	800a4ba <osKernelStart+0x1a>
    stat = osErrorISR;
 800a4b2:	f06f 0305 	mvn.w	r3, #5
 800a4b6:	607b      	str	r3, [r7, #4]
 800a4b8:	e010      	b.n	800a4dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a4ba:	4b0b      	ldr	r3, [pc, #44]	; (800a4e8 <osKernelStart+0x48>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d109      	bne.n	800a4d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a4c2:	f7ff ffbf 	bl	800a444 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a4c6:	4b08      	ldr	r3, [pc, #32]	; (800a4e8 <osKernelStart+0x48>)
 800a4c8:	2202      	movs	r2, #2
 800a4ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a4cc:	f002 f93c 	bl	800c748 <vTaskStartScheduler>
      stat = osOK;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	607b      	str	r3, [r7, #4]
 800a4d4:	e002      	b.n	800a4dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a4d6:	f04f 33ff 	mov.w	r3, #4294967295
 800a4da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a4dc:	687b      	ldr	r3, [r7, #4]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3708      	adds	r7, #8
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	2000081c 	.word	0x2000081c

0800a4ec <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a4f2:	f3ef 8305 	mrs	r3, IPSR
 800a4f6:	603b      	str	r3, [r7, #0]
  return(result);
 800a4f8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d003      	beq.n	800a506 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800a4fe:	f002 fa4f 	bl	800c9a0 <xTaskGetTickCountFromISR>
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	e002      	b.n	800a50c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800a506:	f002 fa3b 	bl	800c980 <xTaskGetTickCount>
 800a50a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800a50c:	687b      	ldr	r3, [r7, #4]
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3708      	adds	r7, #8
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}

0800a516 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 800a516:	b480      	push	{r7}
 800a518:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 800a51a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 800a51e:	4618      	mov	r0, r3
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a528:	b580      	push	{r7, lr}
 800a52a:	b08e      	sub	sp, #56	; 0x38
 800a52c:	af04      	add	r7, sp, #16
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a534:	2300      	movs	r3, #0
 800a536:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a538:	f3ef 8305 	mrs	r3, IPSR
 800a53c:	617b      	str	r3, [r7, #20]
  return(result);
 800a53e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a540:	2b00      	cmp	r3, #0
 800a542:	d17e      	bne.n	800a642 <osThreadNew+0x11a>
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d07b      	beq.n	800a642 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a54a:	2380      	movs	r3, #128	; 0x80
 800a54c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a54e:	2318      	movs	r3, #24
 800a550:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a552:	2300      	movs	r3, #0
 800a554:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a556:	f04f 33ff 	mov.w	r3, #4294967295
 800a55a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d045      	beq.n	800a5ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d002      	beq.n	800a570 <osThreadNew+0x48>
        name = attr->name;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	699b      	ldr	r3, [r3, #24]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d002      	beq.n	800a57e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d008      	beq.n	800a596 <osThreadNew+0x6e>
 800a584:	69fb      	ldr	r3, [r7, #28]
 800a586:	2b38      	cmp	r3, #56	; 0x38
 800a588:	d805      	bhi.n	800a596 <osThreadNew+0x6e>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	f003 0301 	and.w	r3, r3, #1
 800a592:	2b00      	cmp	r3, #0
 800a594:	d001      	beq.n	800a59a <osThreadNew+0x72>
        return (NULL);
 800a596:	2300      	movs	r3, #0
 800a598:	e054      	b.n	800a644 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	695b      	ldr	r3, [r3, #20]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d003      	beq.n	800a5aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	695b      	ldr	r3, [r3, #20]
 800a5a6:	089b      	lsrs	r3, r3, #2
 800a5a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	689b      	ldr	r3, [r3, #8]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d00e      	beq.n	800a5d0 <osThreadNew+0xa8>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	68db      	ldr	r3, [r3, #12]
 800a5b6:	2ba7      	cmp	r3, #167	; 0xa7
 800a5b8:	d90a      	bls.n	800a5d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d006      	beq.n	800a5d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	695b      	ldr	r3, [r3, #20]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d002      	beq.n	800a5d0 <osThreadNew+0xa8>
        mem = 1;
 800a5ca:	2301      	movs	r3, #1
 800a5cc:	61bb      	str	r3, [r7, #24]
 800a5ce:	e010      	b.n	800a5f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d10c      	bne.n	800a5f2 <osThreadNew+0xca>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	68db      	ldr	r3, [r3, #12]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d108      	bne.n	800a5f2 <osThreadNew+0xca>
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	691b      	ldr	r3, [r3, #16]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d104      	bne.n	800a5f2 <osThreadNew+0xca>
          mem = 0;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	61bb      	str	r3, [r7, #24]
 800a5ec:	e001      	b.n	800a5f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a5f2:	69bb      	ldr	r3, [r7, #24]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d110      	bne.n	800a61a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a600:	9202      	str	r2, [sp, #8]
 800a602:	9301      	str	r3, [sp, #4]
 800a604:	69fb      	ldr	r3, [r7, #28]
 800a606:	9300      	str	r3, [sp, #0]
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	6a3a      	ldr	r2, [r7, #32]
 800a60c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a60e:	68f8      	ldr	r0, [r7, #12]
 800a610:	f001 fe30 	bl	800c274 <xTaskCreateStatic>
 800a614:	4603      	mov	r3, r0
 800a616:	613b      	str	r3, [r7, #16]
 800a618:	e013      	b.n	800a642 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a61a:	69bb      	ldr	r3, [r7, #24]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d110      	bne.n	800a642 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a620:	6a3b      	ldr	r3, [r7, #32]
 800a622:	b29a      	uxth	r2, r3
 800a624:	f107 0310 	add.w	r3, r7, #16
 800a628:	9301      	str	r3, [sp, #4]
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	9300      	str	r3, [sp, #0]
 800a62e:	68bb      	ldr	r3, [r7, #8]
 800a630:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a632:	68f8      	ldr	r0, [r7, #12]
 800a634:	f001 fe7b 	bl	800c32e <xTaskCreate>
 800a638:	4603      	mov	r3, r0
 800a63a:	2b01      	cmp	r3, #1
 800a63c:	d001      	beq.n	800a642 <osThreadNew+0x11a>
            hTask = NULL;
 800a63e:	2300      	movs	r3, #0
 800a640:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a642:	693b      	ldr	r3, [r7, #16]
}
 800a644:	4618      	mov	r0, r3
 800a646:	3728      	adds	r7, #40	; 0x28
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b084      	sub	sp, #16
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a654:	f3ef 8305 	mrs	r3, IPSR
 800a658:	60bb      	str	r3, [r7, #8]
  return(result);
 800a65a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <osDelay+0x1c>
    stat = osErrorISR;
 800a660:	f06f 0305 	mvn.w	r3, #5
 800a664:	60fb      	str	r3, [r7, #12]
 800a666:	e007      	b.n	800a678 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a668:	2300      	movs	r3, #0
 800a66a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d002      	beq.n	800a678 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f002 f834 	bl	800c6e0 <vTaskDelay>
    }
  }

  return (stat);
 800a678:	68fb      	ldr	r3, [r7, #12]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800a682:	b580      	push	{r7, lr}
 800a684:	b086      	sub	sp, #24
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a68a:	f3ef 8305 	mrs	r3, IPSR
 800a68e:	60fb      	str	r3, [r7, #12]
  return(result);
 800a690:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800a692:	2b00      	cmp	r3, #0
 800a694:	d003      	beq.n	800a69e <osDelayUntil+0x1c>
    stat = osErrorISR;
 800a696:	f06f 0305 	mvn.w	r3, #5
 800a69a:	617b      	str	r3, [r7, #20]
 800a69c:	e019      	b.n	800a6d2 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800a69e:	2300      	movs	r3, #0
 800a6a0:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800a6a2:	f002 f96d 	bl	800c980 <xTaskGetTickCount>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	687a      	ldr	r2, [r7, #4]
 800a6ae:	1ad3      	subs	r3, r2, r3
 800a6b0:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d009      	beq.n	800a6cc <osDelayUntil+0x4a>
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	db06      	blt.n	800a6cc <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800a6be:	f107 0308 	add.w	r3, r7, #8
 800a6c2:	6939      	ldr	r1, [r7, #16]
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f001 ff8d 	bl	800c5e4 <vTaskDelayUntil>
 800a6ca:	e002      	b.n	800a6d2 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800a6cc:	f06f 0303 	mvn.w	r3, #3
 800a6d0:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a6d2:	697b      	ldr	r3, [r7, #20]
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3718      	adds	r7, #24
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <TimerCallback>:

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f003 fa73 	bl	800dbd0 <pvTimerGetTimerID>
 800a6ea:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d005      	beq.n	800a6fe <TimerCallback+0x22>
    callb->func (callb->arg);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	68fa      	ldr	r2, [r7, #12]
 800a6f8:	6852      	ldr	r2, [r2, #4]
 800a6fa:	4610      	mov	r0, r2
 800a6fc:	4798      	blx	r3
  }
}
 800a6fe:	bf00      	nop
 800a700:	3710      	adds	r7, #16
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
	...

0800a708 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 800a708:	b580      	push	{r7, lr}
 800a70a:	b08c      	sub	sp, #48	; 0x30
 800a70c:	af02      	add	r7, sp, #8
 800a70e:	60f8      	str	r0, [r7, #12]
 800a710:	607a      	str	r2, [r7, #4]
 800a712:	603b      	str	r3, [r7, #0]
 800a714:	460b      	mov	r3, r1
 800a716:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 800a718:	2300      	movs	r3, #0
 800a71a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a71c:	f3ef 8305 	mrs	r3, IPSR
 800a720:	613b      	str	r3, [r7, #16]
  return(result);
 800a722:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 800a724:	2b00      	cmp	r3, #0
 800a726:	d163      	bne.n	800a7f0 <osTimerNew+0xe8>
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d060      	beq.n	800a7f0 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 800a72e:	2008      	movs	r0, #8
 800a730:	f003 fcba 	bl	800e0a8 <pvPortMalloc>
 800a734:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d059      	beq.n	800a7f0 <osTimerNew+0xe8>
      callb->func = func;
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	68fa      	ldr	r2, [r7, #12]
 800a740:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	687a      	ldr	r2, [r7, #4]
 800a746:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 800a748:	7afb      	ldrb	r3, [r7, #11]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d102      	bne.n	800a754 <osTimerNew+0x4c>
        reload = pdFALSE;
 800a74e:	2300      	movs	r3, #0
 800a750:	61fb      	str	r3, [r7, #28]
 800a752:	e001      	b.n	800a758 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 800a754:	2301      	movs	r3, #1
 800a756:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 800a758:	f04f 33ff 	mov.w	r3, #4294967295
 800a75c:	61bb      	str	r3, [r7, #24]
      name = NULL;
 800a75e:	2300      	movs	r3, #0
 800a760:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	2b00      	cmp	r3, #0
 800a766:	d01c      	beq.n	800a7a2 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d002      	beq.n	800a776 <osTimerNew+0x6e>
          name = attr->name;
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 800a776:	683b      	ldr	r3, [r7, #0]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d006      	beq.n	800a78c <osTimerNew+0x84>
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	2b2b      	cmp	r3, #43	; 0x2b
 800a784:	d902      	bls.n	800a78c <osTimerNew+0x84>
          mem = 1;
 800a786:	2301      	movs	r3, #1
 800a788:	61bb      	str	r3, [r7, #24]
 800a78a:	e00c      	b.n	800a7a6 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d108      	bne.n	800a7a6 <osTimerNew+0x9e>
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d104      	bne.n	800a7a6 <osTimerNew+0x9e>
            mem = 0;
 800a79c:	2300      	movs	r3, #0
 800a79e:	61bb      	str	r3, [r7, #24]
 800a7a0:	e001      	b.n	800a7a6 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	2b01      	cmp	r3, #1
 800a7aa:	d10c      	bne.n	800a7c6 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	689b      	ldr	r3, [r3, #8]
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	4b12      	ldr	r3, [pc, #72]	; (800a7fc <osTimerNew+0xf4>)
 800a7b4:	9300      	str	r3, [sp, #0]
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	69fa      	ldr	r2, [r7, #28]
 800a7ba:	2101      	movs	r1, #1
 800a7bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7be:	f002 fe88 	bl	800d4d2 <xTimerCreateStatic>
 800a7c2:	6238      	str	r0, [r7, #32]
 800a7c4:	e00b      	b.n	800a7de <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 800a7c6:	69bb      	ldr	r3, [r7, #24]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d108      	bne.n	800a7de <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 800a7cc:	4b0b      	ldr	r3, [pc, #44]	; (800a7fc <osTimerNew+0xf4>)
 800a7ce:	9300      	str	r3, [sp, #0]
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	69fa      	ldr	r2, [r7, #28]
 800a7d4:	2101      	movs	r1, #1
 800a7d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7d8:	f002 fe5a 	bl	800d490 <xTimerCreate>
 800a7dc:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 800a7de:	6a3b      	ldr	r3, [r7, #32]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d105      	bne.n	800a7f0 <osTimerNew+0xe8>
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d002      	beq.n	800a7f0 <osTimerNew+0xe8>
        vPortFree (callb);
 800a7ea:	6978      	ldr	r0, [r7, #20]
 800a7ec:	f003 fd28 	bl	800e240 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 800a7f0:	6a3b      	ldr	r3, [r7, #32]
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	3728      	adds	r7, #40	; 0x28
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	bf00      	nop
 800a7fc:	0800a6dd 	.word	0x0800a6dd

0800a800 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 800a800:	b580      	push	{r7, lr}
 800a802:	b088      	sub	sp, #32
 800a804:	af02      	add	r7, sp, #8
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a80e:	f3ef 8305 	mrs	r3, IPSR
 800a812:	60fb      	str	r3, [r7, #12]
  return(result);
 800a814:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a816:	2b00      	cmp	r3, #0
 800a818:	d003      	beq.n	800a822 <osTimerStart+0x22>
    stat = osErrorISR;
 800a81a:	f06f 0305 	mvn.w	r3, #5
 800a81e:	617b      	str	r3, [r7, #20]
 800a820:	e017      	b.n	800a852 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 800a822:	693b      	ldr	r3, [r7, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d103      	bne.n	800a830 <osTimerStart+0x30>
    stat = osErrorParameter;
 800a828:	f06f 0303 	mvn.w	r3, #3
 800a82c:	617b      	str	r3, [r7, #20]
 800a82e:	e010      	b.n	800a852 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 800a830:	2300      	movs	r3, #0
 800a832:	9300      	str	r3, [sp, #0]
 800a834:	2300      	movs	r3, #0
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	2104      	movs	r1, #4
 800a83a:	6938      	ldr	r0, [r7, #16]
 800a83c:	f002 fec2 	bl	800d5c4 <xTimerGenericCommand>
 800a840:	4603      	mov	r3, r0
 800a842:	2b01      	cmp	r3, #1
 800a844:	d102      	bne.n	800a84c <osTimerStart+0x4c>
      stat = osOK;
 800a846:	2300      	movs	r3, #0
 800a848:	617b      	str	r3, [r7, #20]
 800a84a:	e002      	b.n	800a852 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 800a84c:	f06f 0302 	mvn.w	r3, #2
 800a850:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800a852:	697b      	ldr	r3, [r7, #20]
}
 800a854:	4618      	mov	r0, r3
 800a856:	3718      	adds	r7, #24
 800a858:	46bd      	mov	sp, r7
 800a85a:	bd80      	pop	{r7, pc}

0800a85c <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b088      	sub	sp, #32
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a864:	2300      	movs	r3, #0
 800a866:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a868:	f3ef 8305 	mrs	r3, IPSR
 800a86c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a86e:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800a870:	2b00      	cmp	r3, #0
 800a872:	d174      	bne.n	800a95e <osMutexNew+0x102>
    if (attr != NULL) {
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d003      	beq.n	800a882 <osMutexNew+0x26>
      type = attr->attr_bits;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	685b      	ldr	r3, [r3, #4]
 800a87e:	61bb      	str	r3, [r7, #24]
 800a880:	e001      	b.n	800a886 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800a882:	2300      	movs	r3, #0
 800a884:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800a886:	69bb      	ldr	r3, [r7, #24]
 800a888:	f003 0301 	and.w	r3, r3, #1
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d002      	beq.n	800a896 <osMutexNew+0x3a>
      rmtx = 1U;
 800a890:	2301      	movs	r3, #1
 800a892:	617b      	str	r3, [r7, #20]
 800a894:	e001      	b.n	800a89a <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800a896:	2300      	movs	r3, #0
 800a898:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	f003 0308 	and.w	r3, r3, #8
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d15c      	bne.n	800a95e <osMutexNew+0x102>
      mem = -1;
 800a8a4:	f04f 33ff 	mov.w	r3, #4294967295
 800a8a8:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d015      	beq.n	800a8dc <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	689b      	ldr	r3, [r3, #8]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d006      	beq.n	800a8c6 <osMutexNew+0x6a>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	2b4f      	cmp	r3, #79	; 0x4f
 800a8be:	d902      	bls.n	800a8c6 <osMutexNew+0x6a>
          mem = 1;
 800a8c0:	2301      	movs	r3, #1
 800a8c2:	613b      	str	r3, [r7, #16]
 800a8c4:	e00c      	b.n	800a8e0 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	689b      	ldr	r3, [r3, #8]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d108      	bne.n	800a8e0 <osMutexNew+0x84>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d104      	bne.n	800a8e0 <osMutexNew+0x84>
            mem = 0;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	613b      	str	r3, [r7, #16]
 800a8da:	e001      	b.n	800a8e0 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800a8e0:	693b      	ldr	r3, [r7, #16]
 800a8e2:	2b01      	cmp	r3, #1
 800a8e4:	d112      	bne.n	800a90c <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d007      	beq.n	800a8fc <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	689b      	ldr	r3, [r3, #8]
 800a8f0:	4619      	mov	r1, r3
 800a8f2:	2004      	movs	r0, #4
 800a8f4:	f000 fd69 	bl	800b3ca <xQueueCreateMutexStatic>
 800a8f8:	61f8      	str	r0, [r7, #28]
 800a8fa:	e016      	b.n	800a92a <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	4619      	mov	r1, r3
 800a902:	2001      	movs	r0, #1
 800a904:	f000 fd61 	bl	800b3ca <xQueueCreateMutexStatic>
 800a908:	61f8      	str	r0, [r7, #28]
 800a90a:	e00e      	b.n	800a92a <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d10b      	bne.n	800a92a <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d004      	beq.n	800a922 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800a918:	2004      	movs	r0, #4
 800a91a:	f000 fd3e 	bl	800b39a <xQueueCreateMutex>
 800a91e:	61f8      	str	r0, [r7, #28]
 800a920:	e003      	b.n	800a92a <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800a922:	2001      	movs	r0, #1
 800a924:	f000 fd39 	bl	800b39a <xQueueCreateMutex>
 800a928:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d00c      	beq.n	800a94a <osMutexNew+0xee>
        if (attr != NULL) {
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d003      	beq.n	800a93e <osMutexNew+0xe2>
          name = attr->name;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	60fb      	str	r3, [r7, #12]
 800a93c:	e001      	b.n	800a942 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800a93e:	2300      	movs	r3, #0
 800a940:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800a942:	68f9      	ldr	r1, [r7, #12]
 800a944:	69f8      	ldr	r0, [r7, #28]
 800a946:	f001 fc0d 	bl	800c164 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800a94a:	69fb      	ldr	r3, [r7, #28]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d006      	beq.n	800a95e <osMutexNew+0x102>
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d003      	beq.n	800a95e <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	f043 0301 	orr.w	r3, r3, #1
 800a95c:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800a95e:	69fb      	ldr	r3, [r7, #28]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3720      	adds	r7, #32
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800a968:	b580      	push	{r7, lr}
 800a96a:	b086      	sub	sp, #24
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
 800a970:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f023 0301 	bic.w	r3, r3, #1
 800a978:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f003 0301 	and.w	r3, r3, #1
 800a980:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a982:	2300      	movs	r3, #0
 800a984:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a986:	f3ef 8305 	mrs	r3, IPSR
 800a98a:	60bb      	str	r3, [r7, #8]
  return(result);
 800a98c:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d003      	beq.n	800a99a <osMutexAcquire+0x32>
    stat = osErrorISR;
 800a992:	f06f 0305 	mvn.w	r3, #5
 800a996:	617b      	str	r3, [r7, #20]
 800a998:	e02c      	b.n	800a9f4 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d103      	bne.n	800a9a8 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800a9a0:	f06f 0303 	mvn.w	r3, #3
 800a9a4:	617b      	str	r3, [r7, #20]
 800a9a6:	e025      	b.n	800a9f4 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d011      	beq.n	800a9d2 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800a9ae:	6839      	ldr	r1, [r7, #0]
 800a9b0:	6938      	ldr	r0, [r7, #16]
 800a9b2:	f000 fd59 	bl	800b468 <xQueueTakeMutexRecursive>
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	2b01      	cmp	r3, #1
 800a9ba:	d01b      	beq.n	800a9f4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d003      	beq.n	800a9ca <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800a9c2:	f06f 0301 	mvn.w	r3, #1
 800a9c6:	617b      	str	r3, [r7, #20]
 800a9c8:	e014      	b.n	800a9f4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a9ca:	f06f 0302 	mvn.w	r3, #2
 800a9ce:	617b      	str	r3, [r7, #20]
 800a9d0:	e010      	b.n	800a9f4 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800a9d2:	6839      	ldr	r1, [r7, #0]
 800a9d4:	6938      	ldr	r0, [r7, #16]
 800a9d6:	f001 f8ed 	bl	800bbb4 <xQueueSemaphoreTake>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	2b01      	cmp	r3, #1
 800a9de:	d009      	beq.n	800a9f4 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a9e0:	683b      	ldr	r3, [r7, #0]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d003      	beq.n	800a9ee <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800a9e6:	f06f 0301 	mvn.w	r3, #1
 800a9ea:	617b      	str	r3, [r7, #20]
 800a9ec:	e002      	b.n	800a9f4 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a9ee:	f06f 0302 	mvn.w	r3, #2
 800a9f2:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800a9f4:	697b      	ldr	r3, [r7, #20]
}
 800a9f6:	4618      	mov	r0, r3
 800a9f8:	3718      	adds	r7, #24
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	bd80      	pop	{r7, pc}

0800a9fe <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800a9fe:	b580      	push	{r7, lr}
 800aa00:	b086      	sub	sp, #24
 800aa02:	af00      	add	r7, sp, #0
 800aa04:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f023 0301 	bic.w	r3, r3, #1
 800aa0c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800aa16:	2300      	movs	r3, #0
 800aa18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa1a:	f3ef 8305 	mrs	r3, IPSR
 800aa1e:	60bb      	str	r3, [r7, #8]
  return(result);
 800aa20:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d003      	beq.n	800aa2e <osMutexRelease+0x30>
    stat = osErrorISR;
 800aa26:	f06f 0305 	mvn.w	r3, #5
 800aa2a:	617b      	str	r3, [r7, #20]
 800aa2c:	e01f      	b.n	800aa6e <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800aa2e:	693b      	ldr	r3, [r7, #16]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d103      	bne.n	800aa3c <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800aa34:	f06f 0303 	mvn.w	r3, #3
 800aa38:	617b      	str	r3, [r7, #20]
 800aa3a:	e018      	b.n	800aa6e <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d009      	beq.n	800aa56 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800aa42:	6938      	ldr	r0, [r7, #16]
 800aa44:	f000 fcdc 	bl	800b400 <xQueueGiveMutexRecursive>
 800aa48:	4603      	mov	r3, r0
 800aa4a:	2b01      	cmp	r3, #1
 800aa4c:	d00f      	beq.n	800aa6e <osMutexRelease+0x70>
        stat = osErrorResource;
 800aa4e:	f06f 0302 	mvn.w	r3, #2
 800aa52:	617b      	str	r3, [r7, #20]
 800aa54:	e00b      	b.n	800aa6e <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800aa56:	2300      	movs	r3, #0
 800aa58:	2200      	movs	r2, #0
 800aa5a:	2100      	movs	r1, #0
 800aa5c:	6938      	ldr	r0, [r7, #16]
 800aa5e:	f000 fda3 	bl	800b5a8 <xQueueGenericSend>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d002      	beq.n	800aa6e <osMutexRelease+0x70>
        stat = osErrorResource;
 800aa68:	f06f 0302 	mvn.w	r3, #2
 800aa6c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800aa6e:	697b      	ldr	r3, [r7, #20]
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3718      	adds	r7, #24
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b08a      	sub	sp, #40	; 0x28
 800aa7c:	af02      	add	r7, sp, #8
 800aa7e:	60f8      	str	r0, [r7, #12]
 800aa80:	60b9      	str	r1, [r7, #8]
 800aa82:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800aa84:	2300      	movs	r3, #0
 800aa86:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aa88:	f3ef 8305 	mrs	r3, IPSR
 800aa8c:	613b      	str	r3, [r7, #16]
  return(result);
 800aa8e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d175      	bne.n	800ab80 <osSemaphoreNew+0x108>
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d072      	beq.n	800ab80 <osSemaphoreNew+0x108>
 800aa9a:	68ba      	ldr	r2, [r7, #8]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d86e      	bhi.n	800ab80 <osSemaphoreNew+0x108>
    mem = -1;
 800aaa2:	f04f 33ff 	mov.w	r3, #4294967295
 800aaa6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d015      	beq.n	800aada <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d006      	beq.n	800aac4 <osSemaphoreNew+0x4c>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	68db      	ldr	r3, [r3, #12]
 800aaba:	2b4f      	cmp	r3, #79	; 0x4f
 800aabc:	d902      	bls.n	800aac4 <osSemaphoreNew+0x4c>
        mem = 1;
 800aabe:	2301      	movs	r3, #1
 800aac0:	61bb      	str	r3, [r7, #24]
 800aac2:	e00c      	b.n	800aade <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	689b      	ldr	r3, [r3, #8]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d108      	bne.n	800aade <osSemaphoreNew+0x66>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	68db      	ldr	r3, [r3, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d104      	bne.n	800aade <osSemaphoreNew+0x66>
          mem = 0;
 800aad4:	2300      	movs	r3, #0
 800aad6:	61bb      	str	r3, [r7, #24]
 800aad8:	e001      	b.n	800aade <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800aada:	2300      	movs	r3, #0
 800aadc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aae4:	d04c      	beq.n	800ab80 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	2b01      	cmp	r3, #1
 800aaea:	d128      	bne.n	800ab3e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800aaec:	69bb      	ldr	r3, [r7, #24]
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d10a      	bne.n	800ab08 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	689b      	ldr	r3, [r3, #8]
 800aaf6:	2203      	movs	r2, #3
 800aaf8:	9200      	str	r2, [sp, #0]
 800aafa:	2200      	movs	r2, #0
 800aafc:	2100      	movs	r1, #0
 800aafe:	2001      	movs	r0, #1
 800ab00:	f000 fb5c 	bl	800b1bc <xQueueGenericCreateStatic>
 800ab04:	61f8      	str	r0, [r7, #28]
 800ab06:	e005      	b.n	800ab14 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800ab08:	2203      	movs	r2, #3
 800ab0a:	2100      	movs	r1, #0
 800ab0c:	2001      	movs	r0, #1
 800ab0e:	f000 fbcd 	bl	800b2ac <xQueueGenericCreate>
 800ab12:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800ab14:	69fb      	ldr	r3, [r7, #28]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d022      	beq.n	800ab60 <osSemaphoreNew+0xe8>
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d01f      	beq.n	800ab60 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ab20:	2300      	movs	r3, #0
 800ab22:	2200      	movs	r2, #0
 800ab24:	2100      	movs	r1, #0
 800ab26:	69f8      	ldr	r0, [r7, #28]
 800ab28:	f000 fd3e 	bl	800b5a8 <xQueueGenericSend>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	2b01      	cmp	r3, #1
 800ab30:	d016      	beq.n	800ab60 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800ab32:	69f8      	ldr	r0, [r7, #28]
 800ab34:	f001 f9ca 	bl	800becc <vQueueDelete>
            hSemaphore = NULL;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	61fb      	str	r3, [r7, #28]
 800ab3c:	e010      	b.n	800ab60 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d108      	bne.n	800ab56 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	461a      	mov	r2, r3
 800ab4a:	68b9      	ldr	r1, [r7, #8]
 800ab4c:	68f8      	ldr	r0, [r7, #12]
 800ab4e:	f000 fcc1 	bl	800b4d4 <xQueueCreateCountingSemaphoreStatic>
 800ab52:	61f8      	str	r0, [r7, #28]
 800ab54:	e004      	b.n	800ab60 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800ab56:	68b9      	ldr	r1, [r7, #8]
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 fcf2 	bl	800b542 <xQueueCreateCountingSemaphore>
 800ab5e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800ab60:	69fb      	ldr	r3, [r7, #28]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d00c      	beq.n	800ab80 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d003      	beq.n	800ab74 <osSemaphoreNew+0xfc>
          name = attr->name;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	617b      	str	r3, [r7, #20]
 800ab72:	e001      	b.n	800ab78 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800ab74:	2300      	movs	r3, #0
 800ab76:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800ab78:	6979      	ldr	r1, [r7, #20]
 800ab7a:	69f8      	ldr	r0, [r7, #28]
 800ab7c:	f001 faf2 	bl	800c164 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800ab80:	69fb      	ldr	r3, [r7, #28]
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3720      	adds	r7, #32
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
	...

0800ab8c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b086      	sub	sp, #24
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
 800ab94:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ab9e:	693b      	ldr	r3, [r7, #16]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d103      	bne.n	800abac <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800aba4:	f06f 0303 	mvn.w	r3, #3
 800aba8:	617b      	str	r3, [r7, #20]
 800abaa:	e039      	b.n	800ac20 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800abac:	f3ef 8305 	mrs	r3, IPSR
 800abb0:	60fb      	str	r3, [r7, #12]
  return(result);
 800abb2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d022      	beq.n	800abfe <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d003      	beq.n	800abc6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800abbe:	f06f 0303 	mvn.w	r3, #3
 800abc2:	617b      	str	r3, [r7, #20]
 800abc4:	e02c      	b.n	800ac20 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800abc6:	2300      	movs	r3, #0
 800abc8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800abca:	f107 0308 	add.w	r3, r7, #8
 800abce:	461a      	mov	r2, r3
 800abd0:	2100      	movs	r1, #0
 800abd2:	6938      	ldr	r0, [r7, #16]
 800abd4:	f001 f8fa 	bl	800bdcc <xQueueReceiveFromISR>
 800abd8:	4603      	mov	r3, r0
 800abda:	2b01      	cmp	r3, #1
 800abdc:	d003      	beq.n	800abe6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800abde:	f06f 0302 	mvn.w	r3, #2
 800abe2:	617b      	str	r3, [r7, #20]
 800abe4:	e01c      	b.n	800ac20 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d019      	beq.n	800ac20 <osSemaphoreAcquire+0x94>
 800abec:	4b0f      	ldr	r3, [pc, #60]	; (800ac2c <osSemaphoreAcquire+0xa0>)
 800abee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abf2:	601a      	str	r2, [r3, #0]
 800abf4:	f3bf 8f4f 	dsb	sy
 800abf8:	f3bf 8f6f 	isb	sy
 800abfc:	e010      	b.n	800ac20 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800abfe:	6839      	ldr	r1, [r7, #0]
 800ac00:	6938      	ldr	r0, [r7, #16]
 800ac02:	f000 ffd7 	bl	800bbb4 <xQueueSemaphoreTake>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d009      	beq.n	800ac20 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d003      	beq.n	800ac1a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800ac12:	f06f 0301 	mvn.w	r3, #1
 800ac16:	617b      	str	r3, [r7, #20]
 800ac18:	e002      	b.n	800ac20 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800ac1a:	f06f 0302 	mvn.w	r3, #2
 800ac1e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800ac20:	697b      	ldr	r3, [r7, #20]
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3718      	adds	r7, #24
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}
 800ac2a:	bf00      	nop
 800ac2c:	e000ed04 	.word	0xe000ed04

0800ac30 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b086      	sub	sp, #24
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	d103      	bne.n	800ac4e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ac46:	f06f 0303 	mvn.w	r3, #3
 800ac4a:	617b      	str	r3, [r7, #20]
 800ac4c:	e02c      	b.n	800aca8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ac4e:	f3ef 8305 	mrs	r3, IPSR
 800ac52:	60fb      	str	r3, [r7, #12]
  return(result);
 800ac54:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d01a      	beq.n	800ac90 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ac5e:	f107 0308 	add.w	r3, r7, #8
 800ac62:	4619      	mov	r1, r3
 800ac64:	6938      	ldr	r0, [r7, #16]
 800ac66:	f000 fe38 	bl	800b8da <xQueueGiveFromISR>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b01      	cmp	r3, #1
 800ac6e:	d003      	beq.n	800ac78 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800ac70:	f06f 0302 	mvn.w	r3, #2
 800ac74:	617b      	str	r3, [r7, #20]
 800ac76:	e017      	b.n	800aca8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d014      	beq.n	800aca8 <osSemaphoreRelease+0x78>
 800ac7e:	4b0d      	ldr	r3, [pc, #52]	; (800acb4 <osSemaphoreRelease+0x84>)
 800ac80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac84:	601a      	str	r2, [r3, #0]
 800ac86:	f3bf 8f4f 	dsb	sy
 800ac8a:	f3bf 8f6f 	isb	sy
 800ac8e:	e00b      	b.n	800aca8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800ac90:	2300      	movs	r3, #0
 800ac92:	2200      	movs	r2, #0
 800ac94:	2100      	movs	r1, #0
 800ac96:	6938      	ldr	r0, [r7, #16]
 800ac98:	f000 fc86 	bl	800b5a8 <xQueueGenericSend>
 800ac9c:	4603      	mov	r3, r0
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d002      	beq.n	800aca8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800aca2:	f06f 0302 	mvn.w	r3, #2
 800aca6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800aca8:	697b      	ldr	r3, [r7, #20]
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3718      	adds	r7, #24
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
 800acb2:	bf00      	nop
 800acb4:	e000ed04 	.word	0xe000ed04

0800acb8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800acb8:	b580      	push	{r7, lr}
 800acba:	b08a      	sub	sp, #40	; 0x28
 800acbc:	af02      	add	r7, sp, #8
 800acbe:	60f8      	str	r0, [r7, #12]
 800acc0:	60b9      	str	r1, [r7, #8]
 800acc2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800acc4:	2300      	movs	r3, #0
 800acc6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800acc8:	f3ef 8305 	mrs	r3, IPSR
 800accc:	613b      	str	r3, [r7, #16]
  return(result);
 800acce:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d15f      	bne.n	800ad94 <osMessageQueueNew+0xdc>
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d05c      	beq.n	800ad94 <osMessageQueueNew+0xdc>
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d059      	beq.n	800ad94 <osMessageQueueNew+0xdc>
    mem = -1;
 800ace0:	f04f 33ff 	mov.w	r3, #4294967295
 800ace4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d029      	beq.n	800ad40 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d012      	beq.n	800ad1a <osMessageQueueNew+0x62>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	68db      	ldr	r3, [r3, #12]
 800acf8:	2b4f      	cmp	r3, #79	; 0x4f
 800acfa:	d90e      	bls.n	800ad1a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d00a      	beq.n	800ad1a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	695a      	ldr	r2, [r3, #20]
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	68b9      	ldr	r1, [r7, #8]
 800ad0c:	fb01 f303 	mul.w	r3, r1, r3
 800ad10:	429a      	cmp	r2, r3
 800ad12:	d302      	bcc.n	800ad1a <osMessageQueueNew+0x62>
        mem = 1;
 800ad14:	2301      	movs	r3, #1
 800ad16:	61bb      	str	r3, [r7, #24]
 800ad18:	e014      	b.n	800ad44 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	689b      	ldr	r3, [r3, #8]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d110      	bne.n	800ad44 <osMessageQueueNew+0x8c>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	68db      	ldr	r3, [r3, #12]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d10c      	bne.n	800ad44 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d108      	bne.n	800ad44 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	695b      	ldr	r3, [r3, #20]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d104      	bne.n	800ad44 <osMessageQueueNew+0x8c>
          mem = 0;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	61bb      	str	r3, [r7, #24]
 800ad3e:	e001      	b.n	800ad44 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800ad40:	2300      	movs	r3, #0
 800ad42:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ad44:	69bb      	ldr	r3, [r7, #24]
 800ad46:	2b01      	cmp	r3, #1
 800ad48:	d10b      	bne.n	800ad62 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	691a      	ldr	r2, [r3, #16]
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	689b      	ldr	r3, [r3, #8]
 800ad52:	2100      	movs	r1, #0
 800ad54:	9100      	str	r1, [sp, #0]
 800ad56:	68b9      	ldr	r1, [r7, #8]
 800ad58:	68f8      	ldr	r0, [r7, #12]
 800ad5a:	f000 fa2f 	bl	800b1bc <xQueueGenericCreateStatic>
 800ad5e:	61f8      	str	r0, [r7, #28]
 800ad60:	e008      	b.n	800ad74 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d105      	bne.n	800ad74 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800ad68:	2200      	movs	r2, #0
 800ad6a:	68b9      	ldr	r1, [r7, #8]
 800ad6c:	68f8      	ldr	r0, [r7, #12]
 800ad6e:	f000 fa9d 	bl	800b2ac <xQueueGenericCreate>
 800ad72:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00c      	beq.n	800ad94 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d003      	beq.n	800ad88 <osMessageQueueNew+0xd0>
        name = attr->name;
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	617b      	str	r3, [r7, #20]
 800ad86:	e001      	b.n	800ad8c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800ad8c:	6979      	ldr	r1, [r7, #20]
 800ad8e:	69f8      	ldr	r0, [r7, #28]
 800ad90:	f001 f9e8 	bl	800c164 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800ad94:	69fb      	ldr	r3, [r7, #28]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	3720      	adds	r7, #32
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	bd80      	pop	{r7, pc}
	...

0800ada0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b088      	sub	sp, #32
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	60f8      	str	r0, [r7, #12]
 800ada8:	60b9      	str	r1, [r7, #8]
 800adaa:	603b      	str	r3, [r7, #0]
 800adac:	4613      	mov	r3, r2
 800adae:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800adb4:	2300      	movs	r3, #0
 800adb6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adb8:	f3ef 8305 	mrs	r3, IPSR
 800adbc:	617b      	str	r3, [r7, #20]
  return(result);
 800adbe:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d028      	beq.n	800ae16 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800adc4:	69bb      	ldr	r3, [r7, #24]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d005      	beq.n	800add6 <osMessageQueuePut+0x36>
 800adca:	68bb      	ldr	r3, [r7, #8]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d002      	beq.n	800add6 <osMessageQueuePut+0x36>
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d003      	beq.n	800adde <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800add6:	f06f 0303 	mvn.w	r3, #3
 800adda:	61fb      	str	r3, [r7, #28]
 800addc:	e038      	b.n	800ae50 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800adde:	2300      	movs	r3, #0
 800ade0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800ade2:	f107 0210 	add.w	r2, r7, #16
 800ade6:	2300      	movs	r3, #0
 800ade8:	68b9      	ldr	r1, [r7, #8]
 800adea:	69b8      	ldr	r0, [r7, #24]
 800adec:	f000 fcda 	bl	800b7a4 <xQueueGenericSendFromISR>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b01      	cmp	r3, #1
 800adf4:	d003      	beq.n	800adfe <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800adf6:	f06f 0302 	mvn.w	r3, #2
 800adfa:	61fb      	str	r3, [r7, #28]
 800adfc:	e028      	b.n	800ae50 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d025      	beq.n	800ae50 <osMessageQueuePut+0xb0>
 800ae04:	4b15      	ldr	r3, [pc, #84]	; (800ae5c <osMessageQueuePut+0xbc>)
 800ae06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae0a:	601a      	str	r2, [r3, #0]
 800ae0c:	f3bf 8f4f 	dsb	sy
 800ae10:	f3bf 8f6f 	isb	sy
 800ae14:	e01c      	b.n	800ae50 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d002      	beq.n	800ae22 <osMessageQueuePut+0x82>
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d103      	bne.n	800ae2a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800ae22:	f06f 0303 	mvn.w	r3, #3
 800ae26:	61fb      	str	r3, [r7, #28]
 800ae28:	e012      	b.n	800ae50 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	68b9      	ldr	r1, [r7, #8]
 800ae30:	69b8      	ldr	r0, [r7, #24]
 800ae32:	f000 fbb9 	bl	800b5a8 <xQueueGenericSend>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d009      	beq.n	800ae50 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d003      	beq.n	800ae4a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800ae42:	f06f 0301 	mvn.w	r3, #1
 800ae46:	61fb      	str	r3, [r7, #28]
 800ae48:	e002      	b.n	800ae50 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800ae4a:	f06f 0302 	mvn.w	r3, #2
 800ae4e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ae50:	69fb      	ldr	r3, [r7, #28]
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3720      	adds	r7, #32
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}
 800ae5a:	bf00      	nop
 800ae5c:	e000ed04 	.word	0xe000ed04

0800ae60 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b088      	sub	sp, #32
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
 800ae6c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800ae72:	2300      	movs	r3, #0
 800ae74:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae76:	f3ef 8305 	mrs	r3, IPSR
 800ae7a:	617b      	str	r3, [r7, #20]
  return(result);
 800ae7c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d028      	beq.n	800aed4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800ae82:	69bb      	ldr	r3, [r7, #24]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d005      	beq.n	800ae94 <osMessageQueueGet+0x34>
 800ae88:	68bb      	ldr	r3, [r7, #8]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d002      	beq.n	800ae94 <osMessageQueueGet+0x34>
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d003      	beq.n	800ae9c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800ae94:	f06f 0303 	mvn.w	r3, #3
 800ae98:	61fb      	str	r3, [r7, #28]
 800ae9a:	e037      	b.n	800af0c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aea0:	f107 0310 	add.w	r3, r7, #16
 800aea4:	461a      	mov	r2, r3
 800aea6:	68b9      	ldr	r1, [r7, #8]
 800aea8:	69b8      	ldr	r0, [r7, #24]
 800aeaa:	f000 ff8f 	bl	800bdcc <xQueueReceiveFromISR>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	2b01      	cmp	r3, #1
 800aeb2:	d003      	beq.n	800aebc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800aeb4:	f06f 0302 	mvn.w	r3, #2
 800aeb8:	61fb      	str	r3, [r7, #28]
 800aeba:	e027      	b.n	800af0c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d024      	beq.n	800af0c <osMessageQueueGet+0xac>
 800aec2:	4b15      	ldr	r3, [pc, #84]	; (800af18 <osMessageQueueGet+0xb8>)
 800aec4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec8:	601a      	str	r2, [r3, #0]
 800aeca:	f3bf 8f4f 	dsb	sy
 800aece:	f3bf 8f6f 	isb	sy
 800aed2:	e01b      	b.n	800af0c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d002      	beq.n	800aee0 <osMessageQueueGet+0x80>
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d103      	bne.n	800aee8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800aee0:	f06f 0303 	mvn.w	r3, #3
 800aee4:	61fb      	str	r3, [r7, #28]
 800aee6:	e011      	b.n	800af0c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aee8:	683a      	ldr	r2, [r7, #0]
 800aeea:	68b9      	ldr	r1, [r7, #8]
 800aeec:	69b8      	ldr	r0, [r7, #24]
 800aeee:	f000 fd81 	bl	800b9f4 <xQueueReceive>
 800aef2:	4603      	mov	r3, r0
 800aef4:	2b01      	cmp	r3, #1
 800aef6:	d009      	beq.n	800af0c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d003      	beq.n	800af06 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800aefe:	f06f 0301 	mvn.w	r3, #1
 800af02:	61fb      	str	r3, [r7, #28]
 800af04:	e002      	b.n	800af0c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800af06:	f06f 0302 	mvn.w	r3, #2
 800af0a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800af0c:	69fb      	ldr	r3, [r7, #28]
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3720      	adds	r7, #32
 800af12:	46bd      	mov	sp, r7
 800af14:	bd80      	pop	{r7, pc}
 800af16:	bf00      	nop
 800af18:	e000ed04 	.word	0xe000ed04

0800af1c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800af1c:	b480      	push	{r7}
 800af1e:	b085      	sub	sp, #20
 800af20:	af00      	add	r7, sp, #0
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	4a07      	ldr	r2, [pc, #28]	; (800af48 <vApplicationGetIdleTaskMemory+0x2c>)
 800af2c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	4a06      	ldr	r2, [pc, #24]	; (800af4c <vApplicationGetIdleTaskMemory+0x30>)
 800af32:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2280      	movs	r2, #128	; 0x80
 800af38:	601a      	str	r2, [r3, #0]
}
 800af3a:	bf00      	nop
 800af3c:	3714      	adds	r7, #20
 800af3e:	46bd      	mov	sp, r7
 800af40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af44:	4770      	bx	lr
 800af46:	bf00      	nop
 800af48:	20000820 	.word	0x20000820
 800af4c:	200008c8 	.word	0x200008c8

0800af50 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
 800af56:	60f8      	str	r0, [r7, #12]
 800af58:	60b9      	str	r1, [r7, #8]
 800af5a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	4a07      	ldr	r2, [pc, #28]	; (800af7c <vApplicationGetTimerTaskMemory+0x2c>)
 800af60:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	4a06      	ldr	r2, [pc, #24]	; (800af80 <vApplicationGetTimerTaskMemory+0x30>)
 800af66:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800af6e:	601a      	str	r2, [r3, #0]
}
 800af70:	bf00      	nop
 800af72:	3714      	adds	r7, #20
 800af74:	46bd      	mov	sp, r7
 800af76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7a:	4770      	bx	lr
 800af7c:	20000ac8 	.word	0x20000ac8
 800af80:	20000b70 	.word	0x20000b70

0800af84 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800af84:	b480      	push	{r7}
 800af86:	b083      	sub	sp, #12
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f103 0208 	add.w	r2, r3, #8
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f04f 32ff 	mov.w	r2, #4294967295
 800af9c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	f103 0208 	add.w	r2, r3, #8
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f103 0208 	add.w	r2, r3, #8
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800afb8:	bf00      	nop
 800afba:	370c      	adds	r7, #12
 800afbc:	46bd      	mov	sp, r7
 800afbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc2:	4770      	bx	lr

0800afc4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2200      	movs	r2, #0
 800afd0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800afd2:	bf00      	nop
 800afd4:	370c      	adds	r7, #12
 800afd6:	46bd      	mov	sp, r7
 800afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afdc:	4770      	bx	lr

0800afde <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800afde:	b480      	push	{r7}
 800afe0:	b085      	sub	sp, #20
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
 800afe6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	685b      	ldr	r3, [r3, #4]
 800afec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	689a      	ldr	r2, [r3, #8]
 800aff8:	683b      	ldr	r3, [r7, #0]
 800affa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	683a      	ldr	r2, [r7, #0]
 800b002:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	683a      	ldr	r2, [r7, #0]
 800b008:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	1c5a      	adds	r2, r3, #1
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	601a      	str	r2, [r3, #0]
}
 800b01a:	bf00      	nop
 800b01c:	3714      	adds	r7, #20
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr

0800b026 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b026:	b480      	push	{r7}
 800b028:	b085      	sub	sp, #20
 800b02a:	af00      	add	r7, sp, #0
 800b02c:	6078      	str	r0, [r7, #4]
 800b02e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b036:	68bb      	ldr	r3, [r7, #8]
 800b038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b03c:	d103      	bne.n	800b046 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	691b      	ldr	r3, [r3, #16]
 800b042:	60fb      	str	r3, [r7, #12]
 800b044:	e00c      	b.n	800b060 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	3308      	adds	r3, #8
 800b04a:	60fb      	str	r3, [r7, #12]
 800b04c:	e002      	b.n	800b054 <vListInsert+0x2e>
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	60fb      	str	r3, [r7, #12]
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	429a      	cmp	r2, r3
 800b05e:	d2f6      	bcs.n	800b04e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	685a      	ldr	r2, [r3, #4]
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	685b      	ldr	r3, [r3, #4]
 800b06c:	683a      	ldr	r2, [r7, #0]
 800b06e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b070:	683b      	ldr	r3, [r7, #0]
 800b072:	68fa      	ldr	r2, [r7, #12]
 800b074:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	683a      	ldr	r2, [r7, #0]
 800b07a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	687a      	ldr	r2, [r7, #4]
 800b080:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	1c5a      	adds	r2, r3, #1
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	601a      	str	r2, [r3, #0]
}
 800b08c:	bf00      	nop
 800b08e:	3714      	adds	r7, #20
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	691b      	ldr	r3, [r3, #16]
 800b0a4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	687a      	ldr	r2, [r7, #4]
 800b0ac:	6892      	ldr	r2, [r2, #8]
 800b0ae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	689b      	ldr	r3, [r3, #8]
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	6852      	ldr	r2, [r2, #4]
 800b0b8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	687a      	ldr	r2, [r7, #4]
 800b0c0:	429a      	cmp	r2, r3
 800b0c2:	d103      	bne.n	800b0cc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	689a      	ldr	r2, [r3, #8]
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	1e5a      	subs	r2, r3, #1
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	681b      	ldr	r3, [r3, #0]
}
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	3714      	adds	r7, #20
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ea:	4770      	bx	lr

0800b0ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b084      	sub	sp, #16
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
 800b0f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10a      	bne.n	800b116 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b104:	f383 8811 	msr	BASEPRI, r3
 800b108:	f3bf 8f6f 	isb	sy
 800b10c:	f3bf 8f4f 	dsb	sy
 800b110:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b112:	bf00      	nop
 800b114:	e7fe      	b.n	800b114 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b116:	f002 fea5 	bl	800de64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681a      	ldr	r2, [r3, #0]
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b122:	68f9      	ldr	r1, [r7, #12]
 800b124:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b126:	fb01 f303 	mul.w	r3, r1, r3
 800b12a:	441a      	add	r2, r3
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	2200      	movs	r2, #0
 800b134:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	681a      	ldr	r2, [r3, #0]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681a      	ldr	r2, [r3, #0]
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b146:	3b01      	subs	r3, #1
 800b148:	68f9      	ldr	r1, [r7, #12]
 800b14a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b14c:	fb01 f303 	mul.w	r3, r1, r3
 800b150:	441a      	add	r2, r3
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	22ff      	movs	r2, #255	; 0xff
 800b15a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	22ff      	movs	r2, #255	; 0xff
 800b162:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d114      	bne.n	800b196 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	691b      	ldr	r3, [r3, #16]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d01a      	beq.n	800b1aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	3310      	adds	r3, #16
 800b178:	4618      	mov	r0, r3
 800b17a:	f001 fd91 	bl	800cca0 <xTaskRemoveFromEventList>
 800b17e:	4603      	mov	r3, r0
 800b180:	2b00      	cmp	r3, #0
 800b182:	d012      	beq.n	800b1aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b184:	4b0c      	ldr	r3, [pc, #48]	; (800b1b8 <xQueueGenericReset+0xcc>)
 800b186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b18a:	601a      	str	r2, [r3, #0]
 800b18c:	f3bf 8f4f 	dsb	sy
 800b190:	f3bf 8f6f 	isb	sy
 800b194:	e009      	b.n	800b1aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	3310      	adds	r3, #16
 800b19a:	4618      	mov	r0, r3
 800b19c:	f7ff fef2 	bl	800af84 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	3324      	adds	r3, #36	; 0x24
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f7ff feed 	bl	800af84 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b1aa:	f002 fe8b 	bl	800dec4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b1ae:	2301      	movs	r3, #1
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3710      	adds	r7, #16
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	e000ed04 	.word	0xe000ed04

0800b1bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b08e      	sub	sp, #56	; 0x38
 800b1c0:	af02      	add	r7, sp, #8
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	607a      	str	r2, [r7, #4]
 800b1c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10a      	bne.n	800b1e6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1e2:	bf00      	nop
 800b1e4:	e7fe      	b.n	800b1e4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10a      	bne.n	800b202 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1f0:	f383 8811 	msr	BASEPRI, r3
 800b1f4:	f3bf 8f6f 	isb	sy
 800b1f8:	f3bf 8f4f 	dsb	sy
 800b1fc:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1fe:	bf00      	nop
 800b200:	e7fe      	b.n	800b200 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d002      	beq.n	800b20e <xQueueGenericCreateStatic+0x52>
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d001      	beq.n	800b212 <xQueueGenericCreateStatic+0x56>
 800b20e:	2301      	movs	r3, #1
 800b210:	e000      	b.n	800b214 <xQueueGenericCreateStatic+0x58>
 800b212:	2300      	movs	r3, #0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d10a      	bne.n	800b22e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b21c:	f383 8811 	msr	BASEPRI, r3
 800b220:	f3bf 8f6f 	isb	sy
 800b224:	f3bf 8f4f 	dsb	sy
 800b228:	623b      	str	r3, [r7, #32]
}
 800b22a:	bf00      	nop
 800b22c:	e7fe      	b.n	800b22c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d102      	bne.n	800b23a <xQueueGenericCreateStatic+0x7e>
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	2b00      	cmp	r3, #0
 800b238:	d101      	bne.n	800b23e <xQueueGenericCreateStatic+0x82>
 800b23a:	2301      	movs	r3, #1
 800b23c:	e000      	b.n	800b240 <xQueueGenericCreateStatic+0x84>
 800b23e:	2300      	movs	r3, #0
 800b240:	2b00      	cmp	r3, #0
 800b242:	d10a      	bne.n	800b25a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b244:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b248:	f383 8811 	msr	BASEPRI, r3
 800b24c:	f3bf 8f6f 	isb	sy
 800b250:	f3bf 8f4f 	dsb	sy
 800b254:	61fb      	str	r3, [r7, #28]
}
 800b256:	bf00      	nop
 800b258:	e7fe      	b.n	800b258 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b25a:	2350      	movs	r3, #80	; 0x50
 800b25c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	2b50      	cmp	r3, #80	; 0x50
 800b262:	d00a      	beq.n	800b27a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b264:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b268:	f383 8811 	msr	BASEPRI, r3
 800b26c:	f3bf 8f6f 	isb	sy
 800b270:	f3bf 8f4f 	dsb	sy
 800b274:	61bb      	str	r3, [r7, #24]
}
 800b276:	bf00      	nop
 800b278:	e7fe      	b.n	800b278 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b27a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b27c:	683b      	ldr	r3, [r7, #0]
 800b27e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b282:	2b00      	cmp	r3, #0
 800b284:	d00d      	beq.n	800b2a2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b288:	2201      	movs	r2, #1
 800b28a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b28e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b294:	9300      	str	r3, [sp, #0]
 800b296:	4613      	mov	r3, r2
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	68b9      	ldr	r1, [r7, #8]
 800b29c:	68f8      	ldr	r0, [r7, #12]
 800b29e:	f000 f83f 	bl	800b320 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b2a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	3730      	adds	r7, #48	; 0x30
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bd80      	pop	{r7, pc}

0800b2ac <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b08a      	sub	sp, #40	; 0x28
 800b2b0:	af02      	add	r7, sp, #8
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	60b9      	str	r1, [r7, #8]
 800b2b6:	4613      	mov	r3, r2
 800b2b8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d10a      	bne.n	800b2d6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800b2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2c4:	f383 8811 	msr	BASEPRI, r3
 800b2c8:	f3bf 8f6f 	isb	sy
 800b2cc:	f3bf 8f4f 	dsb	sy
 800b2d0:	613b      	str	r3, [r7, #16]
}
 800b2d2:	bf00      	nop
 800b2d4:	e7fe      	b.n	800b2d4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	68ba      	ldr	r2, [r7, #8]
 800b2da:	fb02 f303 	mul.w	r3, r2, r3
 800b2de:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b2e0:	69fb      	ldr	r3, [r7, #28]
 800b2e2:	3350      	adds	r3, #80	; 0x50
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	f002 fedf 	bl	800e0a8 <pvPortMalloc>
 800b2ea:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b2ec:	69bb      	ldr	r3, [r7, #24]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d011      	beq.n	800b316 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b2f2:	69bb      	ldr	r3, [r7, #24]
 800b2f4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	3350      	adds	r3, #80	; 0x50
 800b2fa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b2fc:	69bb      	ldr	r3, [r7, #24]
 800b2fe:	2200      	movs	r2, #0
 800b300:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b304:	79fa      	ldrb	r2, [r7, #7]
 800b306:	69bb      	ldr	r3, [r7, #24]
 800b308:	9300      	str	r3, [sp, #0]
 800b30a:	4613      	mov	r3, r2
 800b30c:	697a      	ldr	r2, [r7, #20]
 800b30e:	68b9      	ldr	r1, [r7, #8]
 800b310:	68f8      	ldr	r0, [r7, #12]
 800b312:	f000 f805 	bl	800b320 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b316:	69bb      	ldr	r3, [r7, #24]
	}
 800b318:	4618      	mov	r0, r3
 800b31a:	3720      	adds	r7, #32
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}

0800b320 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	60f8      	str	r0, [r7, #12]
 800b328:	60b9      	str	r1, [r7, #8]
 800b32a:	607a      	str	r2, [r7, #4]
 800b32c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	2b00      	cmp	r3, #0
 800b332:	d103      	bne.n	800b33c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	69ba      	ldr	r2, [r7, #24]
 800b338:	601a      	str	r2, [r3, #0]
 800b33a:	e002      	b.n	800b342 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b33c:	69bb      	ldr	r3, [r7, #24]
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	68fa      	ldr	r2, [r7, #12]
 800b346:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	68ba      	ldr	r2, [r7, #8]
 800b34c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b34e:	2101      	movs	r1, #1
 800b350:	69b8      	ldr	r0, [r7, #24]
 800b352:	f7ff fecb 	bl	800b0ec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b356:	69bb      	ldr	r3, [r7, #24]
 800b358:	78fa      	ldrb	r2, [r7, #3]
 800b35a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b35e:	bf00      	nop
 800b360:	3710      	adds	r7, #16
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b366:	b580      	push	{r7, lr}
 800b368:	b082      	sub	sp, #8
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d00e      	beq.n	800b392 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	2200      	movs	r2, #0
 800b378:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2200      	movs	r2, #0
 800b37e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2200      	movs	r2, #0
 800b384:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b386:	2300      	movs	r3, #0
 800b388:	2200      	movs	r2, #0
 800b38a:	2100      	movs	r1, #0
 800b38c:	6878      	ldr	r0, [r7, #4]
 800b38e:	f000 f90b 	bl	800b5a8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b392:	bf00      	nop
 800b394:	3708      	adds	r7, #8
 800b396:	46bd      	mov	sp, r7
 800b398:	bd80      	pop	{r7, pc}

0800b39a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b086      	sub	sp, #24
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3a4:	2301      	movs	r3, #1
 800b3a6:	617b      	str	r3, [r7, #20]
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b3ac:	79fb      	ldrb	r3, [r7, #7]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	6939      	ldr	r1, [r7, #16]
 800b3b2:	6978      	ldr	r0, [r7, #20]
 800b3b4:	f7ff ff7a 	bl	800b2ac <xQueueGenericCreate>
 800b3b8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3ba:	68f8      	ldr	r0, [r7, #12]
 800b3bc:	f7ff ffd3 	bl	800b366 <prvInitialiseMutex>

		return xNewQueue;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
	}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3718      	adds	r7, #24
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}

0800b3ca <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800b3ca:	b580      	push	{r7, lr}
 800b3cc:	b088      	sub	sp, #32
 800b3ce:	af02      	add	r7, sp, #8
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	6039      	str	r1, [r7, #0]
 800b3d4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	617b      	str	r3, [r7, #20]
 800b3da:	2300      	movs	r3, #0
 800b3dc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800b3de:	79fb      	ldrb	r3, [r7, #7]
 800b3e0:	9300      	str	r3, [sp, #0]
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	6939      	ldr	r1, [r7, #16]
 800b3e8:	6978      	ldr	r0, [r7, #20]
 800b3ea:	f7ff fee7 	bl	800b1bc <xQueueGenericCreateStatic>
 800b3ee:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b3f0:	68f8      	ldr	r0, [r7, #12]
 800b3f2:	f7ff ffb8 	bl	800b366 <prvInitialiseMutex>

		return xNewQueue;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
	}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3718      	adds	r7, #24
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800b400:	b590      	push	{r4, r7, lr}
 800b402:	b087      	sub	sp, #28
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d10a      	bne.n	800b428 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800b412:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b416:	f383 8811 	msr	BASEPRI, r3
 800b41a:	f3bf 8f6f 	isb	sy
 800b41e:	f3bf 8f4f 	dsb	sy
 800b422:	60fb      	str	r3, [r7, #12]
}
 800b424:	bf00      	nop
 800b426:	e7fe      	b.n	800b426 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b428:	693b      	ldr	r3, [r7, #16]
 800b42a:	689c      	ldr	r4, [r3, #8]
 800b42c:	f001 fdfa 	bl	800d024 <xTaskGetCurrentTaskHandle>
 800b430:	4603      	mov	r3, r0
 800b432:	429c      	cmp	r4, r3
 800b434:	d111      	bne.n	800b45a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	68db      	ldr	r3, [r3, #12]
 800b43a:	1e5a      	subs	r2, r3, #1
 800b43c:	693b      	ldr	r3, [r7, #16]
 800b43e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	68db      	ldr	r3, [r3, #12]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d105      	bne.n	800b454 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800b448:	2300      	movs	r3, #0
 800b44a:	2200      	movs	r2, #0
 800b44c:	2100      	movs	r1, #0
 800b44e:	6938      	ldr	r0, [r7, #16]
 800b450:	f000 f8aa 	bl	800b5a8 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800b454:	2301      	movs	r3, #1
 800b456:	617b      	str	r3, [r7, #20]
 800b458:	e001      	b.n	800b45e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800b45a:	2300      	movs	r3, #0
 800b45c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800b45e:	697b      	ldr	r3, [r7, #20]
	}
 800b460:	4618      	mov	r0, r3
 800b462:	371c      	adds	r7, #28
 800b464:	46bd      	mov	sp, r7
 800b466:	bd90      	pop	{r4, r7, pc}

0800b468 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800b468:	b590      	push	{r4, r7, lr}
 800b46a:	b087      	sub	sp, #28
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
 800b470:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800b476:	693b      	ldr	r3, [r7, #16]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d10a      	bne.n	800b492 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800b47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b480:	f383 8811 	msr	BASEPRI, r3
 800b484:	f3bf 8f6f 	isb	sy
 800b488:	f3bf 8f4f 	dsb	sy
 800b48c:	60fb      	str	r3, [r7, #12]
}
 800b48e:	bf00      	nop
 800b490:	e7fe      	b.n	800b490 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	689c      	ldr	r4, [r3, #8]
 800b496:	f001 fdc5 	bl	800d024 <xTaskGetCurrentTaskHandle>
 800b49a:	4603      	mov	r3, r0
 800b49c:	429c      	cmp	r4, r3
 800b49e:	d107      	bne.n	800b4b0 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4a0:	693b      	ldr	r3, [r7, #16]
 800b4a2:	68db      	ldr	r3, [r3, #12]
 800b4a4:	1c5a      	adds	r2, r3, #1
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	617b      	str	r3, [r7, #20]
 800b4ae:	e00c      	b.n	800b4ca <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800b4b0:	6839      	ldr	r1, [r7, #0]
 800b4b2:	6938      	ldr	r0, [r7, #16]
 800b4b4:	f000 fb7e 	bl	800bbb4 <xQueueSemaphoreTake>
 800b4b8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d004      	beq.n	800b4ca <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800b4c0:	693b      	ldr	r3, [r7, #16]
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	1c5a      	adds	r2, r3, #1
 800b4c6:	693b      	ldr	r3, [r7, #16]
 800b4c8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800b4ca:	697b      	ldr	r3, [r7, #20]
	}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	371c      	adds	r7, #28
 800b4d0:	46bd      	mov	sp, r7
 800b4d2:	bd90      	pop	{r4, r7, pc}

0800b4d4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800b4d4:	b580      	push	{r7, lr}
 800b4d6:	b08a      	sub	sp, #40	; 0x28
 800b4d8:	af02      	add	r7, sp, #8
 800b4da:	60f8      	str	r0, [r7, #12]
 800b4dc:	60b9      	str	r1, [r7, #8]
 800b4de:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d10a      	bne.n	800b4fc <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800b4e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ea:	f383 8811 	msr	BASEPRI, r3
 800b4ee:	f3bf 8f6f 	isb	sy
 800b4f2:	f3bf 8f4f 	dsb	sy
 800b4f6:	61bb      	str	r3, [r7, #24]
}
 800b4f8:	bf00      	nop
 800b4fa:	e7fe      	b.n	800b4fa <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b4fc:	68ba      	ldr	r2, [r7, #8]
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	429a      	cmp	r2, r3
 800b502:	d90a      	bls.n	800b51a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800b504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b508:	f383 8811 	msr	BASEPRI, r3
 800b50c:	f3bf 8f6f 	isb	sy
 800b510:	f3bf 8f4f 	dsb	sy
 800b514:	617b      	str	r3, [r7, #20]
}
 800b516:	bf00      	nop
 800b518:	e7fe      	b.n	800b518 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b51a:	2302      	movs	r3, #2
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2200      	movs	r2, #0
 800b522:	2100      	movs	r1, #0
 800b524:	68f8      	ldr	r0, [r7, #12]
 800b526:	f7ff fe49 	bl	800b1bc <xQueueGenericCreateStatic>
 800b52a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800b52c:	69fb      	ldr	r3, [r7, #28]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d002      	beq.n	800b538 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b532:	69fb      	ldr	r3, [r7, #28]
 800b534:	68ba      	ldr	r2, [r7, #8]
 800b536:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b538:	69fb      	ldr	r3, [r7, #28]
	}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3720      	adds	r7, #32
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}

0800b542 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800b542:	b580      	push	{r7, lr}
 800b544:	b086      	sub	sp, #24
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
 800b54a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d10a      	bne.n	800b568 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800b552:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b556:	f383 8811 	msr	BASEPRI, r3
 800b55a:	f3bf 8f6f 	isb	sy
 800b55e:	f3bf 8f4f 	dsb	sy
 800b562:	613b      	str	r3, [r7, #16]
}
 800b564:	bf00      	nop
 800b566:	e7fe      	b.n	800b566 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800b568:	683a      	ldr	r2, [r7, #0]
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d90a      	bls.n	800b586 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800b570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b574:	f383 8811 	msr	BASEPRI, r3
 800b578:	f3bf 8f6f 	isb	sy
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	60fb      	str	r3, [r7, #12]
}
 800b582:	bf00      	nop
 800b584:	e7fe      	b.n	800b584 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800b586:	2202      	movs	r2, #2
 800b588:	2100      	movs	r1, #0
 800b58a:	6878      	ldr	r0, [r7, #4]
 800b58c:	f7ff fe8e 	bl	800b2ac <xQueueGenericCreate>
 800b590:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800b592:	697b      	ldr	r3, [r7, #20]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	683a      	ldr	r2, [r7, #0]
 800b59c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800b59e:	697b      	ldr	r3, [r7, #20]
	}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3718      	adds	r7, #24
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	bd80      	pop	{r7, pc}

0800b5a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b08e      	sub	sp, #56	; 0x38
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	60f8      	str	r0, [r7, #12]
 800b5b0:	60b9      	str	r1, [r7, #8]
 800b5b2:	607a      	str	r2, [r7, #4]
 800b5b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d10a      	bne.n	800b5da <xQueueGenericSend+0x32>
	__asm volatile
 800b5c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c8:	f383 8811 	msr	BASEPRI, r3
 800b5cc:	f3bf 8f6f 	isb	sy
 800b5d0:	f3bf 8f4f 	dsb	sy
 800b5d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b5d6:	bf00      	nop
 800b5d8:	e7fe      	b.n	800b5d8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5da:	68bb      	ldr	r3, [r7, #8]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d103      	bne.n	800b5e8 <xQueueGenericSend+0x40>
 800b5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d101      	bne.n	800b5ec <xQueueGenericSend+0x44>
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	e000      	b.n	800b5ee <xQueueGenericSend+0x46>
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d10a      	bne.n	800b608 <xQueueGenericSend+0x60>
	__asm volatile
 800b5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5f6:	f383 8811 	msr	BASEPRI, r3
 800b5fa:	f3bf 8f6f 	isb	sy
 800b5fe:	f3bf 8f4f 	dsb	sy
 800b602:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b604:	bf00      	nop
 800b606:	e7fe      	b.n	800b606 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	2b02      	cmp	r3, #2
 800b60c:	d103      	bne.n	800b616 <xQueueGenericSend+0x6e>
 800b60e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b612:	2b01      	cmp	r3, #1
 800b614:	d101      	bne.n	800b61a <xQueueGenericSend+0x72>
 800b616:	2301      	movs	r3, #1
 800b618:	e000      	b.n	800b61c <xQueueGenericSend+0x74>
 800b61a:	2300      	movs	r3, #0
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d10a      	bne.n	800b636 <xQueueGenericSend+0x8e>
	__asm volatile
 800b620:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b624:	f383 8811 	msr	BASEPRI, r3
 800b628:	f3bf 8f6f 	isb	sy
 800b62c:	f3bf 8f4f 	dsb	sy
 800b630:	623b      	str	r3, [r7, #32]
}
 800b632:	bf00      	nop
 800b634:	e7fe      	b.n	800b634 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b636:	f001 fd05 	bl	800d044 <xTaskGetSchedulerState>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d102      	bne.n	800b646 <xQueueGenericSend+0x9e>
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2b00      	cmp	r3, #0
 800b644:	d101      	bne.n	800b64a <xQueueGenericSend+0xa2>
 800b646:	2301      	movs	r3, #1
 800b648:	e000      	b.n	800b64c <xQueueGenericSend+0xa4>
 800b64a:	2300      	movs	r3, #0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10a      	bne.n	800b666 <xQueueGenericSend+0xbe>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	61fb      	str	r3, [r7, #28]
}
 800b662:	bf00      	nop
 800b664:	e7fe      	b.n	800b664 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b666:	f002 fbfd 	bl	800de64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b66a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b672:	429a      	cmp	r2, r3
 800b674:	d302      	bcc.n	800b67c <xQueueGenericSend+0xd4>
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	2b02      	cmp	r3, #2
 800b67a:	d129      	bne.n	800b6d0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b67c:	683a      	ldr	r2, [r7, #0]
 800b67e:	68b9      	ldr	r1, [r7, #8]
 800b680:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b682:	f000 fc5e 	bl	800bf42 <prvCopyDataToQueue>
 800b686:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d010      	beq.n	800b6b2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b692:	3324      	adds	r3, #36	; 0x24
 800b694:	4618      	mov	r0, r3
 800b696:	f001 fb03 	bl	800cca0 <xTaskRemoveFromEventList>
 800b69a:	4603      	mov	r3, r0
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d013      	beq.n	800b6c8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b6a0:	4b3f      	ldr	r3, [pc, #252]	; (800b7a0 <xQueueGenericSend+0x1f8>)
 800b6a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6a6:	601a      	str	r2, [r3, #0]
 800b6a8:	f3bf 8f4f 	dsb	sy
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	e00a      	b.n	800b6c8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b6b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d007      	beq.n	800b6c8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b6b8:	4b39      	ldr	r3, [pc, #228]	; (800b7a0 <xQueueGenericSend+0x1f8>)
 800b6ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6be:	601a      	str	r2, [r3, #0]
 800b6c0:	f3bf 8f4f 	dsb	sy
 800b6c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b6c8:	f002 fbfc 	bl	800dec4 <vPortExitCritical>
				return pdPASS;
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	e063      	b.n	800b798 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d103      	bne.n	800b6de <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b6d6:	f002 fbf5 	bl	800dec4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	e05c      	b.n	800b798 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b6de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d106      	bne.n	800b6f2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b6e4:	f107 0314 	add.w	r3, r7, #20
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f001 fb3d 	bl	800cd68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b6f2:	f002 fbe7 	bl	800dec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b6f6:	f001 f897 	bl	800c828 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b6fa:	f002 fbb3 	bl	800de64 <vPortEnterCritical>
 800b6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b700:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b704:	b25b      	sxtb	r3, r3
 800b706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b70a:	d103      	bne.n	800b714 <xQueueGenericSend+0x16c>
 800b70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b70e:	2200      	movs	r2, #0
 800b710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b716:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b71a:	b25b      	sxtb	r3, r3
 800b71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b720:	d103      	bne.n	800b72a <xQueueGenericSend+0x182>
 800b722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b724:	2200      	movs	r2, #0
 800b726:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b72a:	f002 fbcb 	bl	800dec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b72e:	1d3a      	adds	r2, r7, #4
 800b730:	f107 0314 	add.w	r3, r7, #20
 800b734:	4611      	mov	r1, r2
 800b736:	4618      	mov	r0, r3
 800b738:	f001 fb2c 	bl	800cd94 <xTaskCheckForTimeOut>
 800b73c:	4603      	mov	r3, r0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d124      	bne.n	800b78c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b742:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b744:	f000 fcf5 	bl	800c132 <prvIsQueueFull>
 800b748:	4603      	mov	r3, r0
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d018      	beq.n	800b780 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b750:	3310      	adds	r3, #16
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	4611      	mov	r1, r2
 800b756:	4618      	mov	r0, r3
 800b758:	f001 fa52 	bl	800cc00 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b75c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b75e:	f000 fc80 	bl	800c062 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b762:	f001 f86f 	bl	800c844 <xTaskResumeAll>
 800b766:	4603      	mov	r3, r0
 800b768:	2b00      	cmp	r3, #0
 800b76a:	f47f af7c 	bne.w	800b666 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b76e:	4b0c      	ldr	r3, [pc, #48]	; (800b7a0 <xQueueGenericSend+0x1f8>)
 800b770:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b774:	601a      	str	r2, [r3, #0]
 800b776:	f3bf 8f4f 	dsb	sy
 800b77a:	f3bf 8f6f 	isb	sy
 800b77e:	e772      	b.n	800b666 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b780:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b782:	f000 fc6e 	bl	800c062 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b786:	f001 f85d 	bl	800c844 <xTaskResumeAll>
 800b78a:	e76c      	b.n	800b666 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b78c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b78e:	f000 fc68 	bl	800c062 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b792:	f001 f857 	bl	800c844 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b796:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3738      	adds	r7, #56	; 0x38
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}
 800b7a0:	e000ed04 	.word	0xe000ed04

0800b7a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b090      	sub	sp, #64	; 0x40
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	60f8      	str	r0, [r7, #12]
 800b7ac:	60b9      	str	r1, [r7, #8]
 800b7ae:	607a      	str	r2, [r7, #4]
 800b7b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b7b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d10a      	bne.n	800b7d2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b7bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7c0:	f383 8811 	msr	BASEPRI, r3
 800b7c4:	f3bf 8f6f 	isb	sy
 800b7c8:	f3bf 8f4f 	dsb	sy
 800b7cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b7ce:	bf00      	nop
 800b7d0:	e7fe      	b.n	800b7d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	d103      	bne.n	800b7e0 <xQueueGenericSendFromISR+0x3c>
 800b7d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b7da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d101      	bne.n	800b7e4 <xQueueGenericSendFromISR+0x40>
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	e000      	b.n	800b7e6 <xQueueGenericSendFromISR+0x42>
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d10a      	bne.n	800b800 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b7ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7ee:	f383 8811 	msr	BASEPRI, r3
 800b7f2:	f3bf 8f6f 	isb	sy
 800b7f6:	f3bf 8f4f 	dsb	sy
 800b7fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b7fc:	bf00      	nop
 800b7fe:	e7fe      	b.n	800b7fe <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	2b02      	cmp	r3, #2
 800b804:	d103      	bne.n	800b80e <xQueueGenericSendFromISR+0x6a>
 800b806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b80a:	2b01      	cmp	r3, #1
 800b80c:	d101      	bne.n	800b812 <xQueueGenericSendFromISR+0x6e>
 800b80e:	2301      	movs	r3, #1
 800b810:	e000      	b.n	800b814 <xQueueGenericSendFromISR+0x70>
 800b812:	2300      	movs	r3, #0
 800b814:	2b00      	cmp	r3, #0
 800b816:	d10a      	bne.n	800b82e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81c:	f383 8811 	msr	BASEPRI, r3
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	623b      	str	r3, [r7, #32]
}
 800b82a:	bf00      	nop
 800b82c:	e7fe      	b.n	800b82c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b82e:	f002 fbfb 	bl	800e028 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b832:	f3ef 8211 	mrs	r2, BASEPRI
 800b836:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b83a:	f383 8811 	msr	BASEPRI, r3
 800b83e:	f3bf 8f6f 	isb	sy
 800b842:	f3bf 8f4f 	dsb	sy
 800b846:	61fa      	str	r2, [r7, #28]
 800b848:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b84a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b84c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b856:	429a      	cmp	r2, r3
 800b858:	d302      	bcc.n	800b860 <xQueueGenericSendFromISR+0xbc>
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	2b02      	cmp	r3, #2
 800b85e:	d12f      	bne.n	800b8c0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b862:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b866:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b86a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b86e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b870:	683a      	ldr	r2, [r7, #0]
 800b872:	68b9      	ldr	r1, [r7, #8]
 800b874:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b876:	f000 fb64 	bl	800bf42 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b87a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b882:	d112      	bne.n	800b8aa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d016      	beq.n	800b8ba <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b88c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b88e:	3324      	adds	r3, #36	; 0x24
 800b890:	4618      	mov	r0, r3
 800b892:	f001 fa05 	bl	800cca0 <xTaskRemoveFromEventList>
 800b896:	4603      	mov	r3, r0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00e      	beq.n	800b8ba <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d00b      	beq.n	800b8ba <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	601a      	str	r2, [r3, #0]
 800b8a8:	e007      	b.n	800b8ba <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b8aa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	b2db      	uxtb	r3, r3
 800b8b2:	b25a      	sxtb	r2, r3
 800b8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b8be:	e001      	b.n	800b8c4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b8c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8c6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b8c8:	697b      	ldr	r3, [r7, #20]
 800b8ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b8ce:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3740      	adds	r7, #64	; 0x40
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}

0800b8da <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b8da:	b580      	push	{r7, lr}
 800b8dc:	b08e      	sub	sp, #56	; 0x38
 800b8de:	af00      	add	r7, sp, #0
 800b8e0:	6078      	str	r0, [r7, #4]
 800b8e2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b8e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d10a      	bne.n	800b904 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8f2:	f383 8811 	msr	BASEPRI, r3
 800b8f6:	f3bf 8f6f 	isb	sy
 800b8fa:	f3bf 8f4f 	dsb	sy
 800b8fe:	623b      	str	r3, [r7, #32]
}
 800b900:	bf00      	nop
 800b902:	e7fe      	b.n	800b902 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b904:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d00a      	beq.n	800b922 <xQueueGiveFromISR+0x48>
	__asm volatile
 800b90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b910:	f383 8811 	msr	BASEPRI, r3
 800b914:	f3bf 8f6f 	isb	sy
 800b918:	f3bf 8f4f 	dsb	sy
 800b91c:	61fb      	str	r3, [r7, #28]
}
 800b91e:	bf00      	nop
 800b920:	e7fe      	b.n	800b920 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b922:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d103      	bne.n	800b932 <xQueueGiveFromISR+0x58>
 800b92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b92c:	689b      	ldr	r3, [r3, #8]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d101      	bne.n	800b936 <xQueueGiveFromISR+0x5c>
 800b932:	2301      	movs	r3, #1
 800b934:	e000      	b.n	800b938 <xQueueGiveFromISR+0x5e>
 800b936:	2300      	movs	r3, #0
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d10a      	bne.n	800b952 <xQueueGiveFromISR+0x78>
	__asm volatile
 800b93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b940:	f383 8811 	msr	BASEPRI, r3
 800b944:	f3bf 8f6f 	isb	sy
 800b948:	f3bf 8f4f 	dsb	sy
 800b94c:	61bb      	str	r3, [r7, #24]
}
 800b94e:	bf00      	nop
 800b950:	e7fe      	b.n	800b950 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b952:	f002 fb69 	bl	800e028 <vPortValidateInterruptPriority>
	__asm volatile
 800b956:	f3ef 8211 	mrs	r2, BASEPRI
 800b95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b95e:	f383 8811 	msr	BASEPRI, r3
 800b962:	f3bf 8f6f 	isb	sy
 800b966:	f3bf 8f4f 	dsb	sy
 800b96a:	617a      	str	r2, [r7, #20]
 800b96c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b96e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b970:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b976:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b97a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b97c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b97e:	429a      	cmp	r2, r3
 800b980:	d22b      	bcs.n	800b9da <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b982:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b984:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b98c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b98e:	1c5a      	adds	r2, r3, #1
 800b990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b992:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b994:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b99c:	d112      	bne.n	800b9c4 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b99e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d016      	beq.n	800b9d4 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9a8:	3324      	adds	r3, #36	; 0x24
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f001 f978 	bl	800cca0 <xTaskRemoveFromEventList>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d00e      	beq.n	800b9d4 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b9b6:	683b      	ldr	r3, [r7, #0]
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d00b      	beq.n	800b9d4 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	601a      	str	r2, [r3, #0]
 800b9c2:	e007      	b.n	800b9d4 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b9c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b9c8:	3301      	adds	r3, #1
 800b9ca:	b2db      	uxtb	r3, r3
 800b9cc:	b25a      	sxtb	r2, r3
 800b9ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	637b      	str	r3, [r7, #52]	; 0x34
 800b9d8:	e001      	b.n	800b9de <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	637b      	str	r3, [r7, #52]	; 0x34
 800b9de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b9e0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	f383 8811 	msr	BASEPRI, r3
}
 800b9e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b9ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b9ec:	4618      	mov	r0, r3
 800b9ee:	3738      	adds	r7, #56	; 0x38
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}

0800b9f4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b08c      	sub	sp, #48	; 0x30
 800b9f8:	af00      	add	r7, sp, #0
 800b9fa:	60f8      	str	r0, [r7, #12]
 800b9fc:	60b9      	str	r1, [r7, #8]
 800b9fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ba00:	2300      	movs	r3, #0
 800ba02:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ba08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d10a      	bne.n	800ba24 <xQueueReceive+0x30>
	__asm volatile
 800ba0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba12:	f383 8811 	msr	BASEPRI, r3
 800ba16:	f3bf 8f6f 	isb	sy
 800ba1a:	f3bf 8f4f 	dsb	sy
 800ba1e:	623b      	str	r3, [r7, #32]
}
 800ba20:	bf00      	nop
 800ba22:	e7fe      	b.n	800ba22 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d103      	bne.n	800ba32 <xQueueReceive+0x3e>
 800ba2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d101      	bne.n	800ba36 <xQueueReceive+0x42>
 800ba32:	2301      	movs	r3, #1
 800ba34:	e000      	b.n	800ba38 <xQueueReceive+0x44>
 800ba36:	2300      	movs	r3, #0
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d10a      	bne.n	800ba52 <xQueueReceive+0x5e>
	__asm volatile
 800ba3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba40:	f383 8811 	msr	BASEPRI, r3
 800ba44:	f3bf 8f6f 	isb	sy
 800ba48:	f3bf 8f4f 	dsb	sy
 800ba4c:	61fb      	str	r3, [r7, #28]
}
 800ba4e:	bf00      	nop
 800ba50:	e7fe      	b.n	800ba50 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ba52:	f001 faf7 	bl	800d044 <xTaskGetSchedulerState>
 800ba56:	4603      	mov	r3, r0
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d102      	bne.n	800ba62 <xQueueReceive+0x6e>
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d101      	bne.n	800ba66 <xQueueReceive+0x72>
 800ba62:	2301      	movs	r3, #1
 800ba64:	e000      	b.n	800ba68 <xQueueReceive+0x74>
 800ba66:	2300      	movs	r3, #0
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d10a      	bne.n	800ba82 <xQueueReceive+0x8e>
	__asm volatile
 800ba6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba70:	f383 8811 	msr	BASEPRI, r3
 800ba74:	f3bf 8f6f 	isb	sy
 800ba78:	f3bf 8f4f 	dsb	sy
 800ba7c:	61bb      	str	r3, [r7, #24]
}
 800ba7e:	bf00      	nop
 800ba80:	e7fe      	b.n	800ba80 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ba82:	f002 f9ef 	bl	800de64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ba86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba8a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d01f      	beq.n	800bad2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ba92:	68b9      	ldr	r1, [r7, #8]
 800ba94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba96:	f000 fabe 	bl	800c016 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ba9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba9c:	1e5a      	subs	r2, r3, #1
 800ba9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800baa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baa4:	691b      	ldr	r3, [r3, #16]
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d00f      	beq.n	800baca <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800baaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800baac:	3310      	adds	r3, #16
 800baae:	4618      	mov	r0, r3
 800bab0:	f001 f8f6 	bl	800cca0 <xTaskRemoveFromEventList>
 800bab4:	4603      	mov	r3, r0
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d007      	beq.n	800baca <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800baba:	4b3d      	ldr	r3, [pc, #244]	; (800bbb0 <xQueueReceive+0x1bc>)
 800babc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bac0:	601a      	str	r2, [r3, #0]
 800bac2:	f3bf 8f4f 	dsb	sy
 800bac6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800baca:	f002 f9fb 	bl	800dec4 <vPortExitCritical>
				return pdPASS;
 800bace:	2301      	movs	r3, #1
 800bad0:	e069      	b.n	800bba6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d103      	bne.n	800bae0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bad8:	f002 f9f4 	bl	800dec4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800badc:	2300      	movs	r3, #0
 800bade:	e062      	b.n	800bba6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d106      	bne.n	800baf4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bae6:	f107 0310 	add.w	r3, r7, #16
 800baea:	4618      	mov	r0, r3
 800baec:	f001 f93c 	bl	800cd68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800baf0:	2301      	movs	r3, #1
 800baf2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800baf4:	f002 f9e6 	bl	800dec4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800baf8:	f000 fe96 	bl	800c828 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bafc:	f002 f9b2 	bl	800de64 <vPortEnterCritical>
 800bb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bb06:	b25b      	sxtb	r3, r3
 800bb08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb0c:	d103      	bne.n	800bb16 <xQueueReceive+0x122>
 800bb0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb10:	2200      	movs	r2, #0
 800bb12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bb1c:	b25b      	sxtb	r3, r3
 800bb1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb22:	d103      	bne.n	800bb2c <xQueueReceive+0x138>
 800bb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb26:	2200      	movs	r2, #0
 800bb28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bb2c:	f002 f9ca 	bl	800dec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bb30:	1d3a      	adds	r2, r7, #4
 800bb32:	f107 0310 	add.w	r3, r7, #16
 800bb36:	4611      	mov	r1, r2
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f001 f92b 	bl	800cd94 <xTaskCheckForTimeOut>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d123      	bne.n	800bb8c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb46:	f000 fade 	bl	800c106 <prvIsQueueEmpty>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d017      	beq.n	800bb80 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bb50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb52:	3324      	adds	r3, #36	; 0x24
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	4611      	mov	r1, r2
 800bb58:	4618      	mov	r0, r3
 800bb5a:	f001 f851 	bl	800cc00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bb5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb60:	f000 fa7f 	bl	800c062 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bb64:	f000 fe6e 	bl	800c844 <xTaskResumeAll>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d189      	bne.n	800ba82 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bb6e:	4b10      	ldr	r3, [pc, #64]	; (800bbb0 <xQueueReceive+0x1bc>)
 800bb70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb74:	601a      	str	r2, [r3, #0]
 800bb76:	f3bf 8f4f 	dsb	sy
 800bb7a:	f3bf 8f6f 	isb	sy
 800bb7e:	e780      	b.n	800ba82 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800bb80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb82:	f000 fa6e 	bl	800c062 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bb86:	f000 fe5d 	bl	800c844 <xTaskResumeAll>
 800bb8a:	e77a      	b.n	800ba82 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bb8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb8e:	f000 fa68 	bl	800c062 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb92:	f000 fe57 	bl	800c844 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb98:	f000 fab5 	bl	800c106 <prvIsQueueEmpty>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	f43f af6f 	beq.w	800ba82 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bba4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3730      	adds	r7, #48	; 0x30
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	e000ed04 	.word	0xe000ed04

0800bbb4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b08e      	sub	sp, #56	; 0x38
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800bbca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d10a      	bne.n	800bbe6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800bbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbd4:	f383 8811 	msr	BASEPRI, r3
 800bbd8:	f3bf 8f6f 	isb	sy
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	623b      	str	r3, [r7, #32]
}
 800bbe2:	bf00      	nop
 800bbe4:	e7fe      	b.n	800bbe4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800bbe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d00a      	beq.n	800bc04 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	61fb      	str	r3, [r7, #28]
}
 800bc00:	bf00      	nop
 800bc02:	e7fe      	b.n	800bc02 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bc04:	f001 fa1e 	bl	800d044 <xTaskGetSchedulerState>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d102      	bne.n	800bc14 <xQueueSemaphoreTake+0x60>
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d101      	bne.n	800bc18 <xQueueSemaphoreTake+0x64>
 800bc14:	2301      	movs	r3, #1
 800bc16:	e000      	b.n	800bc1a <xQueueSemaphoreTake+0x66>
 800bc18:	2300      	movs	r3, #0
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d10a      	bne.n	800bc34 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800bc1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc22:	f383 8811 	msr	BASEPRI, r3
 800bc26:	f3bf 8f6f 	isb	sy
 800bc2a:	f3bf 8f4f 	dsb	sy
 800bc2e:	61bb      	str	r3, [r7, #24]
}
 800bc30:	bf00      	nop
 800bc32:	e7fe      	b.n	800bc32 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bc34:	f002 f916 	bl	800de64 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800bc38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc3c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800bc3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d024      	beq.n	800bc8e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800bc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc46:	1e5a      	subs	r2, r3, #1
 800bc48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc4a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bc4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d104      	bne.n	800bc5e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800bc54:	f001 fb6c 	bl	800d330 <pvTaskIncrementMutexHeldCount>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc5c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bc5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc60:	691b      	ldr	r3, [r3, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d00f      	beq.n	800bc86 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bc68:	3310      	adds	r3, #16
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f001 f818 	bl	800cca0 <xTaskRemoveFromEventList>
 800bc70:	4603      	mov	r3, r0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d007      	beq.n	800bc86 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800bc76:	4b54      	ldr	r3, [pc, #336]	; (800bdc8 <xQueueSemaphoreTake+0x214>)
 800bc78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc7c:	601a      	str	r2, [r3, #0]
 800bc7e:	f3bf 8f4f 	dsb	sy
 800bc82:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800bc86:	f002 f91d 	bl	800dec4 <vPortExitCritical>
				return pdPASS;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	e097      	b.n	800bdbe <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d111      	bne.n	800bcb8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800bc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d00a      	beq.n	800bcb0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800bc9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc9e:	f383 8811 	msr	BASEPRI, r3
 800bca2:	f3bf 8f6f 	isb	sy
 800bca6:	f3bf 8f4f 	dsb	sy
 800bcaa:	617b      	str	r3, [r7, #20]
}
 800bcac:	bf00      	nop
 800bcae:	e7fe      	b.n	800bcae <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800bcb0:	f002 f908 	bl	800dec4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	e082      	b.n	800bdbe <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bcb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	d106      	bne.n	800bccc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bcbe:	f107 030c 	add.w	r3, r7, #12
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	f001 f850 	bl	800cd68 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bcc8:	2301      	movs	r3, #1
 800bcca:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bccc:	f002 f8fa 	bl	800dec4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bcd0:	f000 fdaa 	bl	800c828 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bcd4:	f002 f8c6 	bl	800de64 <vPortEnterCritical>
 800bcd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcda:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bcde:	b25b      	sxtb	r3, r3
 800bce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce4:	d103      	bne.n	800bcee <xQueueSemaphoreTake+0x13a>
 800bce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bce8:	2200      	movs	r2, #0
 800bcea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcf0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bcf4:	b25b      	sxtb	r3, r3
 800bcf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcfa:	d103      	bne.n	800bd04 <xQueueSemaphoreTake+0x150>
 800bcfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bd04:	f002 f8de 	bl	800dec4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800bd08:	463a      	mov	r2, r7
 800bd0a:	f107 030c 	add.w	r3, r7, #12
 800bd0e:	4611      	mov	r1, r2
 800bd10:	4618      	mov	r0, r3
 800bd12:	f001 f83f 	bl	800cd94 <xTaskCheckForTimeOut>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d132      	bne.n	800bd82 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd1c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd1e:	f000 f9f2 	bl	800c106 <prvIsQueueEmpty>
 800bd22:	4603      	mov	r3, r0
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d026      	beq.n	800bd76 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bd28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d109      	bne.n	800bd44 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800bd30:	f002 f898 	bl	800de64 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bd34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd36:	689b      	ldr	r3, [r3, #8]
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f001 f9a1 	bl	800d080 <xTaskPriorityInherit>
 800bd3e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800bd40:	f002 f8c0 	bl	800dec4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bd44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd46:	3324      	adds	r3, #36	; 0x24
 800bd48:	683a      	ldr	r2, [r7, #0]
 800bd4a:	4611      	mov	r1, r2
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	f000 ff57 	bl	800cc00 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bd52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd54:	f000 f985 	bl	800c062 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bd58:	f000 fd74 	bl	800c844 <xTaskResumeAll>
 800bd5c:	4603      	mov	r3, r0
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	f47f af68 	bne.w	800bc34 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800bd64:	4b18      	ldr	r3, [pc, #96]	; (800bdc8 <xQueueSemaphoreTake+0x214>)
 800bd66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd6a:	601a      	str	r2, [r3, #0]
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	f3bf 8f6f 	isb	sy
 800bd74:	e75e      	b.n	800bc34 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800bd76:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd78:	f000 f973 	bl	800c062 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bd7c:	f000 fd62 	bl	800c844 <xTaskResumeAll>
 800bd80:	e758      	b.n	800bc34 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800bd82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd84:	f000 f96d 	bl	800c062 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bd88:	f000 fd5c 	bl	800c844 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bd8c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bd8e:	f000 f9ba 	bl	800c106 <prvIsQueueEmpty>
 800bd92:	4603      	mov	r3, r0
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	f43f af4d 	beq.w	800bc34 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d00d      	beq.n	800bdbc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800bda0:	f002 f860 	bl	800de64 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800bda4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800bda6:	f000 f8b4 	bl	800bf12 <prvGetDisinheritPriorityAfterTimeout>
 800bdaa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800bdac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdae:	689b      	ldr	r3, [r3, #8]
 800bdb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f001 fa3a 	bl	800d22c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800bdb8:	f002 f884 	bl	800dec4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bdbc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3738      	adds	r7, #56	; 0x38
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}
 800bdc6:	bf00      	nop
 800bdc8:	e000ed04 	.word	0xe000ed04

0800bdcc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b08e      	sub	sp, #56	; 0x38
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	60f8      	str	r0, [r7, #12]
 800bdd4:	60b9      	str	r1, [r7, #8]
 800bdd6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800bddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d10a      	bne.n	800bdf8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800bde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bde6:	f383 8811 	msr	BASEPRI, r3
 800bdea:	f3bf 8f6f 	isb	sy
 800bdee:	f3bf 8f4f 	dsb	sy
 800bdf2:	623b      	str	r3, [r7, #32]
}
 800bdf4:	bf00      	nop
 800bdf6:	e7fe      	b.n	800bdf6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d103      	bne.n	800be06 <xQueueReceiveFromISR+0x3a>
 800bdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800be02:	2b00      	cmp	r3, #0
 800be04:	d101      	bne.n	800be0a <xQueueReceiveFromISR+0x3e>
 800be06:	2301      	movs	r3, #1
 800be08:	e000      	b.n	800be0c <xQueueReceiveFromISR+0x40>
 800be0a:	2300      	movs	r3, #0
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d10a      	bne.n	800be26 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800be10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be14:	f383 8811 	msr	BASEPRI, r3
 800be18:	f3bf 8f6f 	isb	sy
 800be1c:	f3bf 8f4f 	dsb	sy
 800be20:	61fb      	str	r3, [r7, #28]
}
 800be22:	bf00      	nop
 800be24:	e7fe      	b.n	800be24 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800be26:	f002 f8ff 	bl	800e028 <vPortValidateInterruptPriority>
	__asm volatile
 800be2a:	f3ef 8211 	mrs	r2, BASEPRI
 800be2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be32:	f383 8811 	msr	BASEPRI, r3
 800be36:	f3bf 8f6f 	isb	sy
 800be3a:	f3bf 8f4f 	dsb	sy
 800be3e:	61ba      	str	r2, [r7, #24]
 800be40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800be42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800be44:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800be46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be4a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800be4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d02f      	beq.n	800beb2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800be52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be54:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800be58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800be5c:	68b9      	ldr	r1, [r7, #8]
 800be5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800be60:	f000 f8d9 	bl	800c016 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800be64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be66:	1e5a      	subs	r2, r3, #1
 800be68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800be6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800be70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be74:	d112      	bne.n	800be9c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800be76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be78:	691b      	ldr	r3, [r3, #16]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d016      	beq.n	800beac <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800be7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be80:	3310      	adds	r3, #16
 800be82:	4618      	mov	r0, r3
 800be84:	f000 ff0c 	bl	800cca0 <xTaskRemoveFromEventList>
 800be88:	4603      	mov	r3, r0
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d00e      	beq.n	800beac <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d00b      	beq.n	800beac <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2201      	movs	r2, #1
 800be98:	601a      	str	r2, [r3, #0]
 800be9a:	e007      	b.n	800beac <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800be9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bea0:	3301      	adds	r3, #1
 800bea2:	b2db      	uxtb	r3, r3
 800bea4:	b25a      	sxtb	r2, r3
 800bea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800beac:	2301      	movs	r3, #1
 800beae:	637b      	str	r3, [r7, #52]	; 0x34
 800beb0:	e001      	b.n	800beb6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800beb2:	2300      	movs	r3, #0
 800beb4:	637b      	str	r3, [r7, #52]	; 0x34
 800beb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800beb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800beba:	693b      	ldr	r3, [r7, #16]
 800bebc:	f383 8811 	msr	BASEPRI, r3
}
 800bec0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bec2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3738      	adds	r7, #56	; 0x38
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10a      	bne.n	800bef4 <vQueueDelete+0x28>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	60bb      	str	r3, [r7, #8]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800bef4:	68f8      	ldr	r0, [r7, #12]
 800bef6:	f000 f95f 	bl	800c1b8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d102      	bne.n	800bf0a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800bf04:	68f8      	ldr	r0, [r7, #12]
 800bf06:	f002 f99b 	bl	800e240 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800bf0a:	bf00      	nop
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}

0800bf12 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800bf12:	b480      	push	{r7}
 800bf14:	b085      	sub	sp, #20
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d006      	beq.n	800bf30 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800bf2c:	60fb      	str	r3, [r7, #12]
 800bf2e:	e001      	b.n	800bf34 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800bf30:	2300      	movs	r3, #0
 800bf32:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800bf34:	68fb      	ldr	r3, [r7, #12]
	}
 800bf36:	4618      	mov	r0, r3
 800bf38:	3714      	adds	r7, #20
 800bf3a:	46bd      	mov	sp, r7
 800bf3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf40:	4770      	bx	lr

0800bf42 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bf42:	b580      	push	{r7, lr}
 800bf44:	b086      	sub	sp, #24
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	60f8      	str	r0, [r7, #12]
 800bf4a:	60b9      	str	r1, [r7, #8]
 800bf4c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf56:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d10d      	bne.n	800bf7c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d14d      	bne.n	800c004 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	689b      	ldr	r3, [r3, #8]
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f001 f8ef 	bl	800d150 <xTaskPriorityDisinherit>
 800bf72:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	2200      	movs	r2, #0
 800bf78:	609a      	str	r2, [r3, #8]
 800bf7a:	e043      	b.n	800c004 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d119      	bne.n	800bfb6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	6858      	ldr	r0, [r3, #4]
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf8a:	461a      	mov	r2, r3
 800bf8c:	68b9      	ldr	r1, [r7, #8]
 800bf8e:	f003 f8a3 	bl	800f0d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	685a      	ldr	r2, [r3, #4]
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf9a:	441a      	add	r2, r3
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bfa0:	68fb      	ldr	r3, [r7, #12]
 800bfa2:	685a      	ldr	r2, [r3, #4]
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	689b      	ldr	r3, [r3, #8]
 800bfa8:	429a      	cmp	r2, r3
 800bfaa:	d32b      	bcc.n	800c004 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	681a      	ldr	r2, [r3, #0]
 800bfb0:	68fb      	ldr	r3, [r7, #12]
 800bfb2:	605a      	str	r2, [r3, #4]
 800bfb4:	e026      	b.n	800c004 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	68d8      	ldr	r0, [r3, #12]
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	68b9      	ldr	r1, [r7, #8]
 800bfc2:	f003 f889 	bl	800f0d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	68da      	ldr	r2, [r3, #12]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfce:	425b      	negs	r3, r3
 800bfd0:	441a      	add	r2, r3
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	68da      	ldr	r2, [r3, #12]
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	429a      	cmp	r2, r3
 800bfe0:	d207      	bcs.n	800bff2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	689a      	ldr	r2, [r3, #8]
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfea:	425b      	negs	r3, r3
 800bfec:	441a      	add	r2, r3
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2b02      	cmp	r3, #2
 800bff6:	d105      	bne.n	800c004 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bff8:	693b      	ldr	r3, [r7, #16]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bffe:	693b      	ldr	r3, [r7, #16]
 800c000:	3b01      	subs	r3, #1
 800c002:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c004:	693b      	ldr	r3, [r7, #16]
 800c006:	1c5a      	adds	r2, r3, #1
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c00c:	697b      	ldr	r3, [r7, #20]
}
 800c00e:	4618      	mov	r0, r3
 800c010:	3718      	adds	r7, #24
 800c012:	46bd      	mov	sp, r7
 800c014:	bd80      	pop	{r7, pc}

0800c016 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c016:	b580      	push	{r7, lr}
 800c018:	b082      	sub	sp, #8
 800c01a:	af00      	add	r7, sp, #0
 800c01c:	6078      	str	r0, [r7, #4]
 800c01e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c024:	2b00      	cmp	r3, #0
 800c026:	d018      	beq.n	800c05a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	68da      	ldr	r2, [r3, #12]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c030:	441a      	add	r2, r3
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	68da      	ldr	r2, [r3, #12]
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	689b      	ldr	r3, [r3, #8]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d303      	bcc.n	800c04a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681a      	ldr	r2, [r3, #0]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	68d9      	ldr	r1, [r3, #12]
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c052:	461a      	mov	r2, r3
 800c054:	6838      	ldr	r0, [r7, #0]
 800c056:	f003 f83f 	bl	800f0d8 <memcpy>
	}
}
 800c05a:	bf00      	nop
 800c05c:	3708      	adds	r7, #8
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}

0800c062 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c062:	b580      	push	{r7, lr}
 800c064:	b084      	sub	sp, #16
 800c066:	af00      	add	r7, sp, #0
 800c068:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c06a:	f001 fefb 	bl	800de64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c074:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c076:	e011      	b.n	800c09c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d012      	beq.n	800c0a6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	3324      	adds	r3, #36	; 0x24
 800c084:	4618      	mov	r0, r3
 800c086:	f000 fe0b 	bl	800cca0 <xTaskRemoveFromEventList>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d001      	beq.n	800c094 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c090:	f000 fee2 	bl	800ce58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c094:	7bfb      	ldrb	r3, [r7, #15]
 800c096:	3b01      	subs	r3, #1
 800c098:	b2db      	uxtb	r3, r3
 800c09a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c09c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	dce9      	bgt.n	800c078 <prvUnlockQueue+0x16>
 800c0a4:	e000      	b.n	800c0a8 <prvUnlockQueue+0x46>
					break;
 800c0a6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	22ff      	movs	r2, #255	; 0xff
 800c0ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c0b0:	f001 ff08 	bl	800dec4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c0b4:	f001 fed6 	bl	800de64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c0be:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0c0:	e011      	b.n	800c0e6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	691b      	ldr	r3, [r3, #16]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d012      	beq.n	800c0f0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	3310      	adds	r3, #16
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f000 fde6 	bl	800cca0 <xTaskRemoveFromEventList>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d001      	beq.n	800c0de <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c0da:	f000 febd 	bl	800ce58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c0de:	7bbb      	ldrb	r3, [r7, #14]
 800c0e0:	3b01      	subs	r3, #1
 800c0e2:	b2db      	uxtb	r3, r3
 800c0e4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c0e6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	dce9      	bgt.n	800c0c2 <prvUnlockQueue+0x60>
 800c0ee:	e000      	b.n	800c0f2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c0f0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	22ff      	movs	r2, #255	; 0xff
 800c0f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c0fa:	f001 fee3 	bl	800dec4 <vPortExitCritical>
}
 800c0fe:	bf00      	nop
 800c100:	3710      	adds	r7, #16
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}

0800c106 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c106:	b580      	push	{r7, lr}
 800c108:	b084      	sub	sp, #16
 800c10a:	af00      	add	r7, sp, #0
 800c10c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c10e:	f001 fea9 	bl	800de64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c116:	2b00      	cmp	r3, #0
 800c118:	d102      	bne.n	800c120 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c11a:	2301      	movs	r3, #1
 800c11c:	60fb      	str	r3, [r7, #12]
 800c11e:	e001      	b.n	800c124 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c120:	2300      	movs	r3, #0
 800c122:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c124:	f001 fece 	bl	800dec4 <vPortExitCritical>

	return xReturn;
 800c128:	68fb      	ldr	r3, [r7, #12]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3710      	adds	r7, #16
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}

0800c132 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c132:	b580      	push	{r7, lr}
 800c134:	b084      	sub	sp, #16
 800c136:	af00      	add	r7, sp, #0
 800c138:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c13a:	f001 fe93 	bl	800de64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c146:	429a      	cmp	r2, r3
 800c148:	d102      	bne.n	800c150 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c14a:	2301      	movs	r3, #1
 800c14c:	60fb      	str	r3, [r7, #12]
 800c14e:	e001      	b.n	800c154 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c150:	2300      	movs	r3, #0
 800c152:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c154:	f001 feb6 	bl	800dec4 <vPortExitCritical>

	return xReturn;
 800c158:	68fb      	ldr	r3, [r7, #12]
}
 800c15a:	4618      	mov	r0, r3
 800c15c:	3710      	adds	r7, #16
 800c15e:	46bd      	mov	sp, r7
 800c160:	bd80      	pop	{r7, pc}
	...

0800c164 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c164:	b480      	push	{r7}
 800c166:	b085      	sub	sp, #20
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c16e:	2300      	movs	r3, #0
 800c170:	60fb      	str	r3, [r7, #12]
 800c172:	e014      	b.n	800c19e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800c174:	4a0f      	ldr	r2, [pc, #60]	; (800c1b4 <vQueueAddToRegistry+0x50>)
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d10b      	bne.n	800c198 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800c180:	490c      	ldr	r1, [pc, #48]	; (800c1b4 <vQueueAddToRegistry+0x50>)
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	683a      	ldr	r2, [r7, #0]
 800c186:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800c18a:	4a0a      	ldr	r2, [pc, #40]	; (800c1b4 <vQueueAddToRegistry+0x50>)
 800c18c:	68fb      	ldr	r3, [r7, #12]
 800c18e:	00db      	lsls	r3, r3, #3
 800c190:	4413      	add	r3, r2
 800c192:	687a      	ldr	r2, [r7, #4]
 800c194:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800c196:	e006      	b.n	800c1a6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	3301      	adds	r3, #1
 800c19c:	60fb      	str	r3, [r7, #12]
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	2b07      	cmp	r3, #7
 800c1a2:	d9e7      	bls.n	800c174 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800c1a4:	bf00      	nop
 800c1a6:	bf00      	nop
 800c1a8:	3714      	adds	r7, #20
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop
 800c1b4:	20000f70 	.word	0x20000f70

0800c1b8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b085      	sub	sp, #20
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	60fb      	str	r3, [r7, #12]
 800c1c4:	e016      	b.n	800c1f4 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800c1c6:	4a10      	ldr	r2, [pc, #64]	; (800c208 <vQueueUnregisterQueue+0x50>)
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	00db      	lsls	r3, r3, #3
 800c1cc:	4413      	add	r3, r2
 800c1ce:	685b      	ldr	r3, [r3, #4]
 800c1d0:	687a      	ldr	r2, [r7, #4]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d10b      	bne.n	800c1ee <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800c1d6:	4a0c      	ldr	r2, [pc, #48]	; (800c208 <vQueueUnregisterQueue+0x50>)
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2100      	movs	r1, #0
 800c1dc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800c1e0:	4a09      	ldr	r2, [pc, #36]	; (800c208 <vQueueUnregisterQueue+0x50>)
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	00db      	lsls	r3, r3, #3
 800c1e6:	4413      	add	r3, r2
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	605a      	str	r2, [r3, #4]
				break;
 800c1ec:	e006      	b.n	800c1fc <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	3301      	adds	r3, #1
 800c1f2:	60fb      	str	r3, [r7, #12]
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	2b07      	cmp	r3, #7
 800c1f8:	d9e5      	bls.n	800c1c6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800c1fa:	bf00      	nop
 800c1fc:	bf00      	nop
 800c1fe:	3714      	adds	r7, #20
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	20000f70 	.word	0x20000f70

0800c20c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b086      	sub	sp, #24
 800c210:	af00      	add	r7, sp, #0
 800c212:	60f8      	str	r0, [r7, #12]
 800c214:	60b9      	str	r1, [r7, #8]
 800c216:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800c21c:	f001 fe22 	bl	800de64 <vPortEnterCritical>
 800c220:	697b      	ldr	r3, [r7, #20]
 800c222:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c226:	b25b      	sxtb	r3, r3
 800c228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c22c:	d103      	bne.n	800c236 <vQueueWaitForMessageRestricted+0x2a>
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2200      	movs	r2, #0
 800c232:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c23c:	b25b      	sxtb	r3, r3
 800c23e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c242:	d103      	bne.n	800c24c <vQueueWaitForMessageRestricted+0x40>
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	2200      	movs	r2, #0
 800c248:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c24c:	f001 fe3a 	bl	800dec4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800c250:	697b      	ldr	r3, [r7, #20]
 800c252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c254:	2b00      	cmp	r3, #0
 800c256:	d106      	bne.n	800c266 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800c258:	697b      	ldr	r3, [r7, #20]
 800c25a:	3324      	adds	r3, #36	; 0x24
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	68b9      	ldr	r1, [r7, #8]
 800c260:	4618      	mov	r0, r3
 800c262:	f000 fcf1 	bl	800cc48 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800c266:	6978      	ldr	r0, [r7, #20]
 800c268:	f7ff fefb 	bl	800c062 <prvUnlockQueue>
	}
 800c26c:	bf00      	nop
 800c26e:	3718      	adds	r7, #24
 800c270:	46bd      	mov	sp, r7
 800c272:	bd80      	pop	{r7, pc}

0800c274 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800c274:	b580      	push	{r7, lr}
 800c276:	b08e      	sub	sp, #56	; 0x38
 800c278:	af04      	add	r7, sp, #16
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
 800c280:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800c282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c284:	2b00      	cmp	r3, #0
 800c286:	d10a      	bne.n	800c29e <xTaskCreateStatic+0x2a>
	__asm volatile
 800c288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c28c:	f383 8811 	msr	BASEPRI, r3
 800c290:	f3bf 8f6f 	isb	sy
 800c294:	f3bf 8f4f 	dsb	sy
 800c298:	623b      	str	r3, [r7, #32]
}
 800c29a:	bf00      	nop
 800c29c:	e7fe      	b.n	800c29c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800c29e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d10a      	bne.n	800c2ba <xTaskCreateStatic+0x46>
	__asm volatile
 800c2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2a8:	f383 8811 	msr	BASEPRI, r3
 800c2ac:	f3bf 8f6f 	isb	sy
 800c2b0:	f3bf 8f4f 	dsb	sy
 800c2b4:	61fb      	str	r3, [r7, #28]
}
 800c2b6:	bf00      	nop
 800c2b8:	e7fe      	b.n	800c2b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800c2ba:	23a8      	movs	r3, #168	; 0xa8
 800c2bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	2ba8      	cmp	r3, #168	; 0xa8
 800c2c2:	d00a      	beq.n	800c2da <xTaskCreateStatic+0x66>
	__asm volatile
 800c2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c8:	f383 8811 	msr	BASEPRI, r3
 800c2cc:	f3bf 8f6f 	isb	sy
 800c2d0:	f3bf 8f4f 	dsb	sy
 800c2d4:	61bb      	str	r3, [r7, #24]
}
 800c2d6:	bf00      	nop
 800c2d8:	e7fe      	b.n	800c2d8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c2da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800c2dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d01e      	beq.n	800c320 <xTaskCreateStatic+0xac>
 800c2e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d01b      	beq.n	800c320 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800c2ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c2f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c2f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2f4:	2202      	movs	r2, #2
 800c2f6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800c2fa:	2300      	movs	r3, #0
 800c2fc:	9303      	str	r3, [sp, #12]
 800c2fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c300:	9302      	str	r3, [sp, #8]
 800c302:	f107 0314 	add.w	r3, r7, #20
 800c306:	9301      	str	r3, [sp, #4]
 800c308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c30a:	9300      	str	r3, [sp, #0]
 800c30c:	683b      	ldr	r3, [r7, #0]
 800c30e:	687a      	ldr	r2, [r7, #4]
 800c310:	68b9      	ldr	r1, [r7, #8]
 800c312:	68f8      	ldr	r0, [r7, #12]
 800c314:	f000 f850 	bl	800c3b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c318:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c31a:	f000 f8f3 	bl	800c504 <prvAddNewTaskToReadyList>
 800c31e:	e001      	b.n	800c324 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800c320:	2300      	movs	r3, #0
 800c322:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800c324:	697b      	ldr	r3, [r7, #20]
	}
 800c326:	4618      	mov	r0, r3
 800c328:	3728      	adds	r7, #40	; 0x28
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}

0800c32e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800c32e:	b580      	push	{r7, lr}
 800c330:	b08c      	sub	sp, #48	; 0x30
 800c332:	af04      	add	r7, sp, #16
 800c334:	60f8      	str	r0, [r7, #12]
 800c336:	60b9      	str	r1, [r7, #8]
 800c338:	603b      	str	r3, [r7, #0]
 800c33a:	4613      	mov	r3, r2
 800c33c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800c33e:	88fb      	ldrh	r3, [r7, #6]
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	4618      	mov	r0, r3
 800c344:	f001 feb0 	bl	800e0a8 <pvPortMalloc>
 800c348:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800c34a:	697b      	ldr	r3, [r7, #20]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d00e      	beq.n	800c36e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800c350:	20a8      	movs	r0, #168	; 0xa8
 800c352:	f001 fea9 	bl	800e0a8 <pvPortMalloc>
 800c356:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800c358:	69fb      	ldr	r3, [r7, #28]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d003      	beq.n	800c366 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800c35e:	69fb      	ldr	r3, [r7, #28]
 800c360:	697a      	ldr	r2, [r7, #20]
 800c362:	631a      	str	r2, [r3, #48]	; 0x30
 800c364:	e005      	b.n	800c372 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800c366:	6978      	ldr	r0, [r7, #20]
 800c368:	f001 ff6a 	bl	800e240 <vPortFree>
 800c36c:	e001      	b.n	800c372 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800c36e:	2300      	movs	r3, #0
 800c370:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800c372:	69fb      	ldr	r3, [r7, #28]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d017      	beq.n	800c3a8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800c378:	69fb      	ldr	r3, [r7, #28]
 800c37a:	2200      	movs	r2, #0
 800c37c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800c380:	88fa      	ldrh	r2, [r7, #6]
 800c382:	2300      	movs	r3, #0
 800c384:	9303      	str	r3, [sp, #12]
 800c386:	69fb      	ldr	r3, [r7, #28]
 800c388:	9302      	str	r3, [sp, #8]
 800c38a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c38c:	9301      	str	r3, [sp, #4]
 800c38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c390:	9300      	str	r3, [sp, #0]
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	68b9      	ldr	r1, [r7, #8]
 800c396:	68f8      	ldr	r0, [r7, #12]
 800c398:	f000 f80e 	bl	800c3b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800c39c:	69f8      	ldr	r0, [r7, #28]
 800c39e:	f000 f8b1 	bl	800c504 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	61bb      	str	r3, [r7, #24]
 800c3a6:	e002      	b.n	800c3ae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800c3a8:	f04f 33ff 	mov.w	r3, #4294967295
 800c3ac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800c3ae:	69bb      	ldr	r3, [r7, #24]
	}
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	3720      	adds	r7, #32
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}

0800c3b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b088      	sub	sp, #32
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	60f8      	str	r0, [r7, #12]
 800c3c0:	60b9      	str	r1, [r7, #8]
 800c3c2:	607a      	str	r2, [r7, #4]
 800c3c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800c3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	009b      	lsls	r3, r3, #2
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	21a5      	movs	r1, #165	; 0xa5
 800c3d2:	f002 fdac 	bl	800ef2e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800c3d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800c3e0:	3b01      	subs	r3, #1
 800c3e2:	009b      	lsls	r3, r3, #2
 800c3e4:	4413      	add	r3, r2
 800c3e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800c3e8:	69bb      	ldr	r3, [r7, #24]
 800c3ea:	f023 0307 	bic.w	r3, r3, #7
 800c3ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800c3f0:	69bb      	ldr	r3, [r7, #24]
 800c3f2:	f003 0307 	and.w	r3, r3, #7
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d00a      	beq.n	800c410 <prvInitialiseNewTask+0x58>
	__asm volatile
 800c3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3fe:	f383 8811 	msr	BASEPRI, r3
 800c402:	f3bf 8f6f 	isb	sy
 800c406:	f3bf 8f4f 	dsb	sy
 800c40a:	617b      	str	r3, [r7, #20]
}
 800c40c:	bf00      	nop
 800c40e:	e7fe      	b.n	800c40e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d01f      	beq.n	800c456 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c416:	2300      	movs	r3, #0
 800c418:	61fb      	str	r3, [r7, #28]
 800c41a:	e012      	b.n	800c442 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800c41c:	68ba      	ldr	r2, [r7, #8]
 800c41e:	69fb      	ldr	r3, [r7, #28]
 800c420:	4413      	add	r3, r2
 800c422:	7819      	ldrb	r1, [r3, #0]
 800c424:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c426:	69fb      	ldr	r3, [r7, #28]
 800c428:	4413      	add	r3, r2
 800c42a:	3334      	adds	r3, #52	; 0x34
 800c42c:	460a      	mov	r2, r1
 800c42e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800c430:	68ba      	ldr	r2, [r7, #8]
 800c432:	69fb      	ldr	r3, [r7, #28]
 800c434:	4413      	add	r3, r2
 800c436:	781b      	ldrb	r3, [r3, #0]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d006      	beq.n	800c44a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800c43c:	69fb      	ldr	r3, [r7, #28]
 800c43e:	3301      	adds	r3, #1
 800c440:	61fb      	str	r3, [r7, #28]
 800c442:	69fb      	ldr	r3, [r7, #28]
 800c444:	2b0f      	cmp	r3, #15
 800c446:	d9e9      	bls.n	800c41c <prvInitialiseNewTask+0x64>
 800c448:	e000      	b.n	800c44c <prvInitialiseNewTask+0x94>
			{
				break;
 800c44a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800c44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c44e:	2200      	movs	r2, #0
 800c450:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c454:	e003      	b.n	800c45e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800c456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c458:	2200      	movs	r2, #0
 800c45a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800c45e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c460:	2b37      	cmp	r3, #55	; 0x37
 800c462:	d901      	bls.n	800c468 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800c464:	2337      	movs	r3, #55	; 0x37
 800c466:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800c468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c46a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c46c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800c46e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c472:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c476:	2200      	movs	r2, #0
 800c478:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	3304      	adds	r3, #4
 800c47e:	4618      	mov	r0, r3
 800c480:	f7fe fda0 	bl	800afc4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c486:	3318      	adds	r3, #24
 800c488:	4618      	mov	r0, r3
 800c48a:	f7fe fd9b 	bl	800afc4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c490:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c492:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c496:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c49a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c49c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4a2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c4ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800c4b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b6:	3354      	adds	r3, #84	; 0x54
 800c4b8:	224c      	movs	r2, #76	; 0x4c
 800c4ba:	2100      	movs	r1, #0
 800c4bc:	4618      	mov	r0, r3
 800c4be:	f002 fd36 	bl	800ef2e <memset>
 800c4c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4c4:	4a0c      	ldr	r2, [pc, #48]	; (800c4f8 <prvInitialiseNewTask+0x140>)
 800c4c6:	659a      	str	r2, [r3, #88]	; 0x58
 800c4c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ca:	4a0c      	ldr	r2, [pc, #48]	; (800c4fc <prvInitialiseNewTask+0x144>)
 800c4cc:	65da      	str	r2, [r3, #92]	; 0x5c
 800c4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4d0:	4a0b      	ldr	r2, [pc, #44]	; (800c500 <prvInitialiseNewTask+0x148>)
 800c4d2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c4d4:	683a      	ldr	r2, [r7, #0]
 800c4d6:	68f9      	ldr	r1, [r7, #12]
 800c4d8:	69b8      	ldr	r0, [r7, #24]
 800c4da:	f001 fb99 	bl	800dc10 <pxPortInitialiseStack>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4e2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d002      	beq.n	800c4f0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c4ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4ee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c4f0:	bf00      	nop
 800c4f2:	3720      	adds	r7, #32
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}
 800c4f8:	20005204 	.word	0x20005204
 800c4fc:	2000526c 	.word	0x2000526c
 800c500:	200052d4 	.word	0x200052d4

0800c504 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c504:	b580      	push	{r7, lr}
 800c506:	b082      	sub	sp, #8
 800c508:	af00      	add	r7, sp, #0
 800c50a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c50c:	f001 fcaa 	bl	800de64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c510:	4b2d      	ldr	r3, [pc, #180]	; (800c5c8 <prvAddNewTaskToReadyList+0xc4>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	3301      	adds	r3, #1
 800c516:	4a2c      	ldr	r2, [pc, #176]	; (800c5c8 <prvAddNewTaskToReadyList+0xc4>)
 800c518:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c51a:	4b2c      	ldr	r3, [pc, #176]	; (800c5cc <prvAddNewTaskToReadyList+0xc8>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d109      	bne.n	800c536 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c522:	4a2a      	ldr	r2, [pc, #168]	; (800c5cc <prvAddNewTaskToReadyList+0xc8>)
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c528:	4b27      	ldr	r3, [pc, #156]	; (800c5c8 <prvAddNewTaskToReadyList+0xc4>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	2b01      	cmp	r3, #1
 800c52e:	d110      	bne.n	800c552 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c530:	f000 fcb6 	bl	800cea0 <prvInitialiseTaskLists>
 800c534:	e00d      	b.n	800c552 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c536:	4b26      	ldr	r3, [pc, #152]	; (800c5d0 <prvAddNewTaskToReadyList+0xcc>)
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d109      	bne.n	800c552 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c53e:	4b23      	ldr	r3, [pc, #140]	; (800c5cc <prvAddNewTaskToReadyList+0xc8>)
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c548:	429a      	cmp	r2, r3
 800c54a:	d802      	bhi.n	800c552 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c54c:	4a1f      	ldr	r2, [pc, #124]	; (800c5cc <prvAddNewTaskToReadyList+0xc8>)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c552:	4b20      	ldr	r3, [pc, #128]	; (800c5d4 <prvAddNewTaskToReadyList+0xd0>)
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	3301      	adds	r3, #1
 800c558:	4a1e      	ldr	r2, [pc, #120]	; (800c5d4 <prvAddNewTaskToReadyList+0xd0>)
 800c55a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c55c:	4b1d      	ldr	r3, [pc, #116]	; (800c5d4 <prvAddNewTaskToReadyList+0xd0>)
 800c55e:	681a      	ldr	r2, [r3, #0]
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c568:	4b1b      	ldr	r3, [pc, #108]	; (800c5d8 <prvAddNewTaskToReadyList+0xd4>)
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d903      	bls.n	800c578 <prvAddNewTaskToReadyList+0x74>
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c574:	4a18      	ldr	r2, [pc, #96]	; (800c5d8 <prvAddNewTaskToReadyList+0xd4>)
 800c576:	6013      	str	r3, [r2, #0]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c57c:	4613      	mov	r3, r2
 800c57e:	009b      	lsls	r3, r3, #2
 800c580:	4413      	add	r3, r2
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	4a15      	ldr	r2, [pc, #84]	; (800c5dc <prvAddNewTaskToReadyList+0xd8>)
 800c586:	441a      	add	r2, r3
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	3304      	adds	r3, #4
 800c58c:	4619      	mov	r1, r3
 800c58e:	4610      	mov	r0, r2
 800c590:	f7fe fd25 	bl	800afde <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c594:	f001 fc96 	bl	800dec4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c598:	4b0d      	ldr	r3, [pc, #52]	; (800c5d0 <prvAddNewTaskToReadyList+0xcc>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d00e      	beq.n	800c5be <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c5a0:	4b0a      	ldr	r3, [pc, #40]	; (800c5cc <prvAddNewTaskToReadyList+0xc8>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5aa:	429a      	cmp	r2, r3
 800c5ac:	d207      	bcs.n	800c5be <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c5ae:	4b0c      	ldr	r3, [pc, #48]	; (800c5e0 <prvAddNewTaskToReadyList+0xdc>)
 800c5b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c5b4:	601a      	str	r2, [r3, #0]
 800c5b6:	f3bf 8f4f 	dsb	sy
 800c5ba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c5be:	bf00      	nop
 800c5c0:	3708      	adds	r7, #8
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	bd80      	pop	{r7, pc}
 800c5c6:	bf00      	nop
 800c5c8:	20001484 	.word	0x20001484
 800c5cc:	20000fb0 	.word	0x20000fb0
 800c5d0:	20001490 	.word	0x20001490
 800c5d4:	200014a0 	.word	0x200014a0
 800c5d8:	2000148c 	.word	0x2000148c
 800c5dc:	20000fb4 	.word	0x20000fb4
 800c5e0:	e000ed04 	.word	0xe000ed04

0800c5e4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b08a      	sub	sp, #40	; 0x28
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
 800c5ec:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10a      	bne.n	800c60e <vTaskDelayUntil+0x2a>
	__asm volatile
 800c5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	617b      	str	r3, [r7, #20]
}
 800c60a:	bf00      	nop
 800c60c:	e7fe      	b.n	800c60c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d10a      	bne.n	800c62a <vTaskDelayUntil+0x46>
	__asm volatile
 800c614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c618:	f383 8811 	msr	BASEPRI, r3
 800c61c:	f3bf 8f6f 	isb	sy
 800c620:	f3bf 8f4f 	dsb	sy
 800c624:	613b      	str	r3, [r7, #16]
}
 800c626:	bf00      	nop
 800c628:	e7fe      	b.n	800c628 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800c62a:	4b2a      	ldr	r3, [pc, #168]	; (800c6d4 <vTaskDelayUntil+0xf0>)
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d00a      	beq.n	800c648 <vTaskDelayUntil+0x64>
	__asm volatile
 800c632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c636:	f383 8811 	msr	BASEPRI, r3
 800c63a:	f3bf 8f6f 	isb	sy
 800c63e:	f3bf 8f4f 	dsb	sy
 800c642:	60fb      	str	r3, [r7, #12]
}
 800c644:	bf00      	nop
 800c646:	e7fe      	b.n	800c646 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800c648:	f000 f8ee 	bl	800c828 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800c64c:	4b22      	ldr	r3, [pc, #136]	; (800c6d8 <vTaskDelayUntil+0xf4>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	683a      	ldr	r2, [r7, #0]
 800c658:	4413      	add	r3, r2
 800c65a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	6a3a      	ldr	r2, [r7, #32]
 800c662:	429a      	cmp	r2, r3
 800c664:	d20b      	bcs.n	800c67e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	69fa      	ldr	r2, [r7, #28]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d211      	bcs.n	800c694 <vTaskDelayUntil+0xb0>
 800c670:	69fa      	ldr	r2, [r7, #28]
 800c672:	6a3b      	ldr	r3, [r7, #32]
 800c674:	429a      	cmp	r2, r3
 800c676:	d90d      	bls.n	800c694 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c678:	2301      	movs	r3, #1
 800c67a:	627b      	str	r3, [r7, #36]	; 0x24
 800c67c:	e00a      	b.n	800c694 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	69fa      	ldr	r2, [r7, #28]
 800c684:	429a      	cmp	r2, r3
 800c686:	d303      	bcc.n	800c690 <vTaskDelayUntil+0xac>
 800c688:	69fa      	ldr	r2, [r7, #28]
 800c68a:	6a3b      	ldr	r3, [r7, #32]
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d901      	bls.n	800c694 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800c690:	2301      	movs	r3, #1
 800c692:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	69fa      	ldr	r2, [r7, #28]
 800c698:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800c69a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d006      	beq.n	800c6ae <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800c6a0:	69fa      	ldr	r2, [r7, #28]
 800c6a2:	6a3b      	ldr	r3, [r7, #32]
 800c6a4:	1ad3      	subs	r3, r2, r3
 800c6a6:	2100      	movs	r1, #0
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f000 fe55 	bl	800d358 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c6ae:	f000 f8c9 	bl	800c844 <xTaskResumeAll>
 800c6b2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c6b4:	69bb      	ldr	r3, [r7, #24]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d107      	bne.n	800c6ca <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800c6ba:	4b08      	ldr	r3, [pc, #32]	; (800c6dc <vTaskDelayUntil+0xf8>)
 800c6bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6c0:	601a      	str	r2, [r3, #0]
 800c6c2:	f3bf 8f4f 	dsb	sy
 800c6c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c6ca:	bf00      	nop
 800c6cc:	3728      	adds	r7, #40	; 0x28
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	200014ac 	.word	0x200014ac
 800c6d8:	20001488 	.word	0x20001488
 800c6dc:	e000ed04 	.word	0xe000ed04

0800c6e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b084      	sub	sp, #16
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d017      	beq.n	800c722 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c6f2:	4b13      	ldr	r3, [pc, #76]	; (800c740 <vTaskDelay+0x60>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d00a      	beq.n	800c710 <vTaskDelay+0x30>
	__asm volatile
 800c6fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6fe:	f383 8811 	msr	BASEPRI, r3
 800c702:	f3bf 8f6f 	isb	sy
 800c706:	f3bf 8f4f 	dsb	sy
 800c70a:	60bb      	str	r3, [r7, #8]
}
 800c70c:	bf00      	nop
 800c70e:	e7fe      	b.n	800c70e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c710:	f000 f88a 	bl	800c828 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c714:	2100      	movs	r1, #0
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 fe1e 	bl	800d358 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c71c:	f000 f892 	bl	800c844 <xTaskResumeAll>
 800c720:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d107      	bne.n	800c738 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c728:	4b06      	ldr	r3, [pc, #24]	; (800c744 <vTaskDelay+0x64>)
 800c72a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c72e:	601a      	str	r2, [r3, #0]
 800c730:	f3bf 8f4f 	dsb	sy
 800c734:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c738:	bf00      	nop
 800c73a:	3710      	adds	r7, #16
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}
 800c740:	200014ac 	.word	0x200014ac
 800c744:	e000ed04 	.word	0xe000ed04

0800c748 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b08a      	sub	sp, #40	; 0x28
 800c74c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c74e:	2300      	movs	r3, #0
 800c750:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c752:	2300      	movs	r3, #0
 800c754:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c756:	463a      	mov	r2, r7
 800c758:	1d39      	adds	r1, r7, #4
 800c75a:	f107 0308 	add.w	r3, r7, #8
 800c75e:	4618      	mov	r0, r3
 800c760:	f7fe fbdc 	bl	800af1c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c764:	6839      	ldr	r1, [r7, #0]
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	9202      	str	r2, [sp, #8]
 800c76c:	9301      	str	r3, [sp, #4]
 800c76e:	2300      	movs	r3, #0
 800c770:	9300      	str	r3, [sp, #0]
 800c772:	2300      	movs	r3, #0
 800c774:	460a      	mov	r2, r1
 800c776:	4924      	ldr	r1, [pc, #144]	; (800c808 <vTaskStartScheduler+0xc0>)
 800c778:	4824      	ldr	r0, [pc, #144]	; (800c80c <vTaskStartScheduler+0xc4>)
 800c77a:	f7ff fd7b 	bl	800c274 <xTaskCreateStatic>
 800c77e:	4603      	mov	r3, r0
 800c780:	4a23      	ldr	r2, [pc, #140]	; (800c810 <vTaskStartScheduler+0xc8>)
 800c782:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c784:	4b22      	ldr	r3, [pc, #136]	; (800c810 <vTaskStartScheduler+0xc8>)
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d002      	beq.n	800c792 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c78c:	2301      	movs	r3, #1
 800c78e:	617b      	str	r3, [r7, #20]
 800c790:	e001      	b.n	800c796 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c792:	2300      	movs	r3, #0
 800c794:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	2b01      	cmp	r3, #1
 800c79a:	d102      	bne.n	800c7a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c79c:	f000 fe30 	bl	800d400 <xTimerCreateTimerTask>
 800c7a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	2b01      	cmp	r3, #1
 800c7a6:	d11b      	bne.n	800c7e0 <vTaskStartScheduler+0x98>
	__asm volatile
 800c7a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ac:	f383 8811 	msr	BASEPRI, r3
 800c7b0:	f3bf 8f6f 	isb	sy
 800c7b4:	f3bf 8f4f 	dsb	sy
 800c7b8:	613b      	str	r3, [r7, #16]
}
 800c7ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c7bc:	4b15      	ldr	r3, [pc, #84]	; (800c814 <vTaskStartScheduler+0xcc>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	3354      	adds	r3, #84	; 0x54
 800c7c2:	4a15      	ldr	r2, [pc, #84]	; (800c818 <vTaskStartScheduler+0xd0>)
 800c7c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c7c6:	4b15      	ldr	r3, [pc, #84]	; (800c81c <vTaskStartScheduler+0xd4>)
 800c7c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c7cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c7ce:	4b14      	ldr	r3, [pc, #80]	; (800c820 <vTaskStartScheduler+0xd8>)
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c7d4:	4b13      	ldr	r3, [pc, #76]	; (800c824 <vTaskStartScheduler+0xdc>)
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c7da:	f001 faa1 	bl	800dd20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c7de:	e00e      	b.n	800c7fe <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c7e0:	697b      	ldr	r3, [r7, #20]
 800c7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7e6:	d10a      	bne.n	800c7fe <vTaskStartScheduler+0xb6>
	__asm volatile
 800c7e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7ec:	f383 8811 	msr	BASEPRI, r3
 800c7f0:	f3bf 8f6f 	isb	sy
 800c7f4:	f3bf 8f4f 	dsb	sy
 800c7f8:	60fb      	str	r3, [r7, #12]
}
 800c7fa:	bf00      	nop
 800c7fc:	e7fe      	b.n	800c7fc <vTaskStartScheduler+0xb4>
}
 800c7fe:	bf00      	nop
 800c800:	3718      	adds	r7, #24
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	08011034 	.word	0x08011034
 800c80c:	0800ce71 	.word	0x0800ce71
 800c810:	200014a8 	.word	0x200014a8
 800c814:	20000fb0 	.word	0x20000fb0
 800c818:	2000006c 	.word	0x2000006c
 800c81c:	200014a4 	.word	0x200014a4
 800c820:	20001490 	.word	0x20001490
 800c824:	20001488 	.word	0x20001488

0800c828 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c828:	b480      	push	{r7}
 800c82a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c82c:	4b04      	ldr	r3, [pc, #16]	; (800c840 <vTaskSuspendAll+0x18>)
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	3301      	adds	r3, #1
 800c832:	4a03      	ldr	r2, [pc, #12]	; (800c840 <vTaskSuspendAll+0x18>)
 800c834:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c836:	bf00      	nop
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr
 800c840:	200014ac 	.word	0x200014ac

0800c844 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c84a:	2300      	movs	r3, #0
 800c84c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c84e:	2300      	movs	r3, #0
 800c850:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c852:	4b42      	ldr	r3, [pc, #264]	; (800c95c <xTaskResumeAll+0x118>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2b00      	cmp	r3, #0
 800c858:	d10a      	bne.n	800c870 <xTaskResumeAll+0x2c>
	__asm volatile
 800c85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c85e:	f383 8811 	msr	BASEPRI, r3
 800c862:	f3bf 8f6f 	isb	sy
 800c866:	f3bf 8f4f 	dsb	sy
 800c86a:	603b      	str	r3, [r7, #0]
}
 800c86c:	bf00      	nop
 800c86e:	e7fe      	b.n	800c86e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c870:	f001 faf8 	bl	800de64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c874:	4b39      	ldr	r3, [pc, #228]	; (800c95c <xTaskResumeAll+0x118>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	3b01      	subs	r3, #1
 800c87a:	4a38      	ldr	r2, [pc, #224]	; (800c95c <xTaskResumeAll+0x118>)
 800c87c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c87e:	4b37      	ldr	r3, [pc, #220]	; (800c95c <xTaskResumeAll+0x118>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d162      	bne.n	800c94c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c886:	4b36      	ldr	r3, [pc, #216]	; (800c960 <xTaskResumeAll+0x11c>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d05e      	beq.n	800c94c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c88e:	e02f      	b.n	800c8f0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c890:	4b34      	ldr	r3, [pc, #208]	; (800c964 <xTaskResumeAll+0x120>)
 800c892:	68db      	ldr	r3, [r3, #12]
 800c894:	68db      	ldr	r3, [r3, #12]
 800c896:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	3318      	adds	r3, #24
 800c89c:	4618      	mov	r0, r3
 800c89e:	f7fe fbfb 	bl	800b098 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	3304      	adds	r3, #4
 800c8a6:	4618      	mov	r0, r3
 800c8a8:	f7fe fbf6 	bl	800b098 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8b0:	4b2d      	ldr	r3, [pc, #180]	; (800c968 <xTaskResumeAll+0x124>)
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d903      	bls.n	800c8c0 <xTaskResumeAll+0x7c>
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8bc:	4a2a      	ldr	r2, [pc, #168]	; (800c968 <xTaskResumeAll+0x124>)
 800c8be:	6013      	str	r3, [r2, #0]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8c4:	4613      	mov	r3, r2
 800c8c6:	009b      	lsls	r3, r3, #2
 800c8c8:	4413      	add	r3, r2
 800c8ca:	009b      	lsls	r3, r3, #2
 800c8cc:	4a27      	ldr	r2, [pc, #156]	; (800c96c <xTaskResumeAll+0x128>)
 800c8ce:	441a      	add	r2, r3
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	3304      	adds	r3, #4
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	f7fe fb81 	bl	800afde <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c8e0:	4b23      	ldr	r3, [pc, #140]	; (800c970 <xTaskResumeAll+0x12c>)
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8e6:	429a      	cmp	r2, r3
 800c8e8:	d302      	bcc.n	800c8f0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c8ea:	4b22      	ldr	r3, [pc, #136]	; (800c974 <xTaskResumeAll+0x130>)
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c8f0:	4b1c      	ldr	r3, [pc, #112]	; (800c964 <xTaskResumeAll+0x120>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d1cb      	bne.n	800c890 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d001      	beq.n	800c902 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c8fe:	f000 fb71 	bl	800cfe4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c902:	4b1d      	ldr	r3, [pc, #116]	; (800c978 <xTaskResumeAll+0x134>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d010      	beq.n	800c930 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c90e:	f000 f859 	bl	800c9c4 <xTaskIncrementTick>
 800c912:	4603      	mov	r3, r0
 800c914:	2b00      	cmp	r3, #0
 800c916:	d002      	beq.n	800c91e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c918:	4b16      	ldr	r3, [pc, #88]	; (800c974 <xTaskResumeAll+0x130>)
 800c91a:	2201      	movs	r2, #1
 800c91c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	3b01      	subs	r3, #1
 800c922:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d1f1      	bne.n	800c90e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c92a:	4b13      	ldr	r3, [pc, #76]	; (800c978 <xTaskResumeAll+0x134>)
 800c92c:	2200      	movs	r2, #0
 800c92e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c930:	4b10      	ldr	r3, [pc, #64]	; (800c974 <xTaskResumeAll+0x130>)
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	2b00      	cmp	r3, #0
 800c936:	d009      	beq.n	800c94c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c938:	2301      	movs	r3, #1
 800c93a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c93c:	4b0f      	ldr	r3, [pc, #60]	; (800c97c <xTaskResumeAll+0x138>)
 800c93e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c942:	601a      	str	r2, [r3, #0]
 800c944:	f3bf 8f4f 	dsb	sy
 800c948:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c94c:	f001 faba 	bl	800dec4 <vPortExitCritical>

	return xAlreadyYielded;
 800c950:	68bb      	ldr	r3, [r7, #8]
}
 800c952:	4618      	mov	r0, r3
 800c954:	3710      	adds	r7, #16
 800c956:	46bd      	mov	sp, r7
 800c958:	bd80      	pop	{r7, pc}
 800c95a:	bf00      	nop
 800c95c:	200014ac 	.word	0x200014ac
 800c960:	20001484 	.word	0x20001484
 800c964:	20001444 	.word	0x20001444
 800c968:	2000148c 	.word	0x2000148c
 800c96c:	20000fb4 	.word	0x20000fb4
 800c970:	20000fb0 	.word	0x20000fb0
 800c974:	20001498 	.word	0x20001498
 800c978:	20001494 	.word	0x20001494
 800c97c:	e000ed04 	.word	0xe000ed04

0800c980 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c980:	b480      	push	{r7}
 800c982:	b083      	sub	sp, #12
 800c984:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c986:	4b05      	ldr	r3, [pc, #20]	; (800c99c <xTaskGetTickCount+0x1c>)
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c98c:	687b      	ldr	r3, [r7, #4]
}
 800c98e:	4618      	mov	r0, r3
 800c990:	370c      	adds	r7, #12
 800c992:	46bd      	mov	sp, r7
 800c994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c998:	4770      	bx	lr
 800c99a:	bf00      	nop
 800c99c:	20001488 	.word	0x20001488

0800c9a0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b082      	sub	sp, #8
 800c9a4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c9a6:	f001 fb3f 	bl	800e028 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800c9ae:	4b04      	ldr	r3, [pc, #16]	; (800c9c0 <xTaskGetTickCountFromISR+0x20>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c9b4:	683b      	ldr	r3, [r7, #0]
}
 800c9b6:	4618      	mov	r0, r3
 800c9b8:	3708      	adds	r7, #8
 800c9ba:	46bd      	mov	sp, r7
 800c9bc:	bd80      	pop	{r7, pc}
 800c9be:	bf00      	nop
 800c9c0:	20001488 	.word	0x20001488

0800c9c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b086      	sub	sp, #24
 800c9c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c9ce:	4b4f      	ldr	r3, [pc, #316]	; (800cb0c <xTaskIncrementTick+0x148>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	f040 808f 	bne.w	800caf6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c9d8:	4b4d      	ldr	r3, [pc, #308]	; (800cb10 <xTaskIncrementTick+0x14c>)
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	3301      	adds	r3, #1
 800c9de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c9e0:	4a4b      	ldr	r2, [pc, #300]	; (800cb10 <xTaskIncrementTick+0x14c>)
 800c9e2:	693b      	ldr	r3, [r7, #16]
 800c9e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d120      	bne.n	800ca2e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c9ec:	4b49      	ldr	r3, [pc, #292]	; (800cb14 <xTaskIncrementTick+0x150>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d00a      	beq.n	800ca0c <xTaskIncrementTick+0x48>
	__asm volatile
 800c9f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9fa:	f383 8811 	msr	BASEPRI, r3
 800c9fe:	f3bf 8f6f 	isb	sy
 800ca02:	f3bf 8f4f 	dsb	sy
 800ca06:	603b      	str	r3, [r7, #0]
}
 800ca08:	bf00      	nop
 800ca0a:	e7fe      	b.n	800ca0a <xTaskIncrementTick+0x46>
 800ca0c:	4b41      	ldr	r3, [pc, #260]	; (800cb14 <xTaskIncrementTick+0x150>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	60fb      	str	r3, [r7, #12]
 800ca12:	4b41      	ldr	r3, [pc, #260]	; (800cb18 <xTaskIncrementTick+0x154>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a3f      	ldr	r2, [pc, #252]	; (800cb14 <xTaskIncrementTick+0x150>)
 800ca18:	6013      	str	r3, [r2, #0]
 800ca1a:	4a3f      	ldr	r2, [pc, #252]	; (800cb18 <xTaskIncrementTick+0x154>)
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	6013      	str	r3, [r2, #0]
 800ca20:	4b3e      	ldr	r3, [pc, #248]	; (800cb1c <xTaskIncrementTick+0x158>)
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	3301      	adds	r3, #1
 800ca26:	4a3d      	ldr	r2, [pc, #244]	; (800cb1c <xTaskIncrementTick+0x158>)
 800ca28:	6013      	str	r3, [r2, #0]
 800ca2a:	f000 fadb 	bl	800cfe4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ca2e:	4b3c      	ldr	r3, [pc, #240]	; (800cb20 <xTaskIncrementTick+0x15c>)
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	693a      	ldr	r2, [r7, #16]
 800ca34:	429a      	cmp	r2, r3
 800ca36:	d349      	bcc.n	800cacc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca38:	4b36      	ldr	r3, [pc, #216]	; (800cb14 <xTaskIncrementTick+0x150>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d104      	bne.n	800ca4c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca42:	4b37      	ldr	r3, [pc, #220]	; (800cb20 <xTaskIncrementTick+0x15c>)
 800ca44:	f04f 32ff 	mov.w	r2, #4294967295
 800ca48:	601a      	str	r2, [r3, #0]
					break;
 800ca4a:	e03f      	b.n	800cacc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca4c:	4b31      	ldr	r3, [pc, #196]	; (800cb14 <xTaskIncrementTick+0x150>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	68db      	ldr	r3, [r3, #12]
 800ca54:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ca56:	68bb      	ldr	r3, [r7, #8]
 800ca58:	685b      	ldr	r3, [r3, #4]
 800ca5a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ca5c:	693a      	ldr	r2, [r7, #16]
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	429a      	cmp	r2, r3
 800ca62:	d203      	bcs.n	800ca6c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ca64:	4a2e      	ldr	r2, [pc, #184]	; (800cb20 <xTaskIncrementTick+0x15c>)
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ca6a:	e02f      	b.n	800cacc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	3304      	adds	r3, #4
 800ca70:	4618      	mov	r0, r3
 800ca72:	f7fe fb11 	bl	800b098 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ca76:	68bb      	ldr	r3, [r7, #8]
 800ca78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d004      	beq.n	800ca88 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ca7e:	68bb      	ldr	r3, [r7, #8]
 800ca80:	3318      	adds	r3, #24
 800ca82:	4618      	mov	r0, r3
 800ca84:	f7fe fb08 	bl	800b098 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca8c:	4b25      	ldr	r3, [pc, #148]	; (800cb24 <xTaskIncrementTick+0x160>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	429a      	cmp	r2, r3
 800ca92:	d903      	bls.n	800ca9c <xTaskIncrementTick+0xd8>
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca98:	4a22      	ldr	r2, [pc, #136]	; (800cb24 <xTaskIncrementTick+0x160>)
 800ca9a:	6013      	str	r3, [r2, #0]
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800caa0:	4613      	mov	r3, r2
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	4413      	add	r3, r2
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4a1f      	ldr	r2, [pc, #124]	; (800cb28 <xTaskIncrementTick+0x164>)
 800caaa:	441a      	add	r2, r3
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	3304      	adds	r3, #4
 800cab0:	4619      	mov	r1, r3
 800cab2:	4610      	mov	r0, r2
 800cab4:	f7fe fa93 	bl	800afde <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800cab8:	68bb      	ldr	r3, [r7, #8]
 800caba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cabc:	4b1b      	ldr	r3, [pc, #108]	; (800cb2c <xTaskIncrementTick+0x168>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d3b8      	bcc.n	800ca38 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800cac6:	2301      	movs	r3, #1
 800cac8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800caca:	e7b5      	b.n	800ca38 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800cacc:	4b17      	ldr	r3, [pc, #92]	; (800cb2c <xTaskIncrementTick+0x168>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cad2:	4915      	ldr	r1, [pc, #84]	; (800cb28 <xTaskIncrementTick+0x164>)
 800cad4:	4613      	mov	r3, r2
 800cad6:	009b      	lsls	r3, r3, #2
 800cad8:	4413      	add	r3, r2
 800cada:	009b      	lsls	r3, r3, #2
 800cadc:	440b      	add	r3, r1
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d901      	bls.n	800cae8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800cae4:	2301      	movs	r3, #1
 800cae6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800cae8:	4b11      	ldr	r3, [pc, #68]	; (800cb30 <xTaskIncrementTick+0x16c>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	2b00      	cmp	r3, #0
 800caee:	d007      	beq.n	800cb00 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800caf0:	2301      	movs	r3, #1
 800caf2:	617b      	str	r3, [r7, #20]
 800caf4:	e004      	b.n	800cb00 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800caf6:	4b0f      	ldr	r3, [pc, #60]	; (800cb34 <xTaskIncrementTick+0x170>)
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	3301      	adds	r3, #1
 800cafc:	4a0d      	ldr	r2, [pc, #52]	; (800cb34 <xTaskIncrementTick+0x170>)
 800cafe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800cb00:	697b      	ldr	r3, [r7, #20]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3718      	adds	r7, #24
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
 800cb0a:	bf00      	nop
 800cb0c:	200014ac 	.word	0x200014ac
 800cb10:	20001488 	.word	0x20001488
 800cb14:	2000143c 	.word	0x2000143c
 800cb18:	20001440 	.word	0x20001440
 800cb1c:	2000149c 	.word	0x2000149c
 800cb20:	200014a4 	.word	0x200014a4
 800cb24:	2000148c 	.word	0x2000148c
 800cb28:	20000fb4 	.word	0x20000fb4
 800cb2c:	20000fb0 	.word	0x20000fb0
 800cb30:	20001498 	.word	0x20001498
 800cb34:	20001494 	.word	0x20001494

0800cb38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800cb38:	b480      	push	{r7}
 800cb3a:	b085      	sub	sp, #20
 800cb3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800cb3e:	4b2a      	ldr	r3, [pc, #168]	; (800cbe8 <vTaskSwitchContext+0xb0>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d003      	beq.n	800cb4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800cb46:	4b29      	ldr	r3, [pc, #164]	; (800cbec <vTaskSwitchContext+0xb4>)
 800cb48:	2201      	movs	r2, #1
 800cb4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800cb4c:	e046      	b.n	800cbdc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800cb4e:	4b27      	ldr	r3, [pc, #156]	; (800cbec <vTaskSwitchContext+0xb4>)
 800cb50:	2200      	movs	r2, #0
 800cb52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb54:	4b26      	ldr	r3, [pc, #152]	; (800cbf0 <vTaskSwitchContext+0xb8>)
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	60fb      	str	r3, [r7, #12]
 800cb5a:	e010      	b.n	800cb7e <vTaskSwitchContext+0x46>
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d10a      	bne.n	800cb78 <vTaskSwitchContext+0x40>
	__asm volatile
 800cb62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb66:	f383 8811 	msr	BASEPRI, r3
 800cb6a:	f3bf 8f6f 	isb	sy
 800cb6e:	f3bf 8f4f 	dsb	sy
 800cb72:	607b      	str	r3, [r7, #4]
}
 800cb74:	bf00      	nop
 800cb76:	e7fe      	b.n	800cb76 <vTaskSwitchContext+0x3e>
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	3b01      	subs	r3, #1
 800cb7c:	60fb      	str	r3, [r7, #12]
 800cb7e:	491d      	ldr	r1, [pc, #116]	; (800cbf4 <vTaskSwitchContext+0xbc>)
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	4613      	mov	r3, r2
 800cb84:	009b      	lsls	r3, r3, #2
 800cb86:	4413      	add	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	440b      	add	r3, r1
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d0e4      	beq.n	800cb5c <vTaskSwitchContext+0x24>
 800cb92:	68fa      	ldr	r2, [r7, #12]
 800cb94:	4613      	mov	r3, r2
 800cb96:	009b      	lsls	r3, r3, #2
 800cb98:	4413      	add	r3, r2
 800cb9a:	009b      	lsls	r3, r3, #2
 800cb9c:	4a15      	ldr	r2, [pc, #84]	; (800cbf4 <vTaskSwitchContext+0xbc>)
 800cb9e:	4413      	add	r3, r2
 800cba0:	60bb      	str	r3, [r7, #8]
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	685a      	ldr	r2, [r3, #4]
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	605a      	str	r2, [r3, #4]
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	685a      	ldr	r2, [r3, #4]
 800cbb0:	68bb      	ldr	r3, [r7, #8]
 800cbb2:	3308      	adds	r3, #8
 800cbb4:	429a      	cmp	r2, r3
 800cbb6:	d104      	bne.n	800cbc2 <vTaskSwitchContext+0x8a>
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	685b      	ldr	r3, [r3, #4]
 800cbbc:	685a      	ldr	r2, [r3, #4]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	605a      	str	r2, [r3, #4]
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	685b      	ldr	r3, [r3, #4]
 800cbc6:	68db      	ldr	r3, [r3, #12]
 800cbc8:	4a0b      	ldr	r2, [pc, #44]	; (800cbf8 <vTaskSwitchContext+0xc0>)
 800cbca:	6013      	str	r3, [r2, #0]
 800cbcc:	4a08      	ldr	r2, [pc, #32]	; (800cbf0 <vTaskSwitchContext+0xb8>)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cbd2:	4b09      	ldr	r3, [pc, #36]	; (800cbf8 <vTaskSwitchContext+0xc0>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	3354      	adds	r3, #84	; 0x54
 800cbd8:	4a08      	ldr	r2, [pc, #32]	; (800cbfc <vTaskSwitchContext+0xc4>)
 800cbda:	6013      	str	r3, [r2, #0]
}
 800cbdc:	bf00      	nop
 800cbde:	3714      	adds	r7, #20
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe6:	4770      	bx	lr
 800cbe8:	200014ac 	.word	0x200014ac
 800cbec:	20001498 	.word	0x20001498
 800cbf0:	2000148c 	.word	0x2000148c
 800cbf4:	20000fb4 	.word	0x20000fb4
 800cbf8:	20000fb0 	.word	0x20000fb0
 800cbfc:	2000006c 	.word	0x2000006c

0800cc00 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b084      	sub	sp, #16
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d10a      	bne.n	800cc26 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800cc10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc14:	f383 8811 	msr	BASEPRI, r3
 800cc18:	f3bf 8f6f 	isb	sy
 800cc1c:	f3bf 8f4f 	dsb	sy
 800cc20:	60fb      	str	r3, [r7, #12]
}
 800cc22:	bf00      	nop
 800cc24:	e7fe      	b.n	800cc24 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc26:	4b07      	ldr	r3, [pc, #28]	; (800cc44 <vTaskPlaceOnEventList+0x44>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	3318      	adds	r3, #24
 800cc2c:	4619      	mov	r1, r3
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f7fe f9f9 	bl	800b026 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cc34:	2101      	movs	r1, #1
 800cc36:	6838      	ldr	r0, [r7, #0]
 800cc38:	f000 fb8e 	bl	800d358 <prvAddCurrentTaskToDelayedList>
}
 800cc3c:	bf00      	nop
 800cc3e:	3710      	adds	r7, #16
 800cc40:	46bd      	mov	sp, r7
 800cc42:	bd80      	pop	{r7, pc}
 800cc44:	20000fb0 	.word	0x20000fb0

0800cc48 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cc48:	b580      	push	{r7, lr}
 800cc4a:	b086      	sub	sp, #24
 800cc4c:	af00      	add	r7, sp, #0
 800cc4e:	60f8      	str	r0, [r7, #12]
 800cc50:	60b9      	str	r1, [r7, #8]
 800cc52:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d10a      	bne.n	800cc70 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800cc5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc5e:	f383 8811 	msr	BASEPRI, r3
 800cc62:	f3bf 8f6f 	isb	sy
 800cc66:	f3bf 8f4f 	dsb	sy
 800cc6a:	617b      	str	r3, [r7, #20]
}
 800cc6c:	bf00      	nop
 800cc6e:	e7fe      	b.n	800cc6e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800cc70:	4b0a      	ldr	r3, [pc, #40]	; (800cc9c <vTaskPlaceOnEventListRestricted+0x54>)
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	3318      	adds	r3, #24
 800cc76:	4619      	mov	r1, r3
 800cc78:	68f8      	ldr	r0, [r7, #12]
 800cc7a:	f7fe f9b0 	bl	800afde <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d002      	beq.n	800cc8a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800cc84:	f04f 33ff 	mov.w	r3, #4294967295
 800cc88:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800cc8a:	6879      	ldr	r1, [r7, #4]
 800cc8c:	68b8      	ldr	r0, [r7, #8]
 800cc8e:	f000 fb63 	bl	800d358 <prvAddCurrentTaskToDelayedList>
	}
 800cc92:	bf00      	nop
 800cc94:	3718      	adds	r7, #24
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	20000fb0 	.word	0x20000fb0

0800cca0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b086      	sub	sp, #24
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	68db      	ldr	r3, [r3, #12]
 800ccae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d10a      	bne.n	800cccc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ccb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccba:	f383 8811 	msr	BASEPRI, r3
 800ccbe:	f3bf 8f6f 	isb	sy
 800ccc2:	f3bf 8f4f 	dsb	sy
 800ccc6:	60fb      	str	r3, [r7, #12]
}
 800ccc8:	bf00      	nop
 800ccca:	e7fe      	b.n	800ccca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800cccc:	693b      	ldr	r3, [r7, #16]
 800ccce:	3318      	adds	r3, #24
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7fe f9e1 	bl	800b098 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ccd6:	4b1e      	ldr	r3, [pc, #120]	; (800cd50 <xTaskRemoveFromEventList+0xb0>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d11d      	bne.n	800cd1a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	3304      	adds	r3, #4
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7fe f9d8 	bl	800b098 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ccec:	4b19      	ldr	r3, [pc, #100]	; (800cd54 <xTaskRemoveFromEventList+0xb4>)
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	429a      	cmp	r2, r3
 800ccf2:	d903      	bls.n	800ccfc <xTaskRemoveFromEventList+0x5c>
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccf8:	4a16      	ldr	r2, [pc, #88]	; (800cd54 <xTaskRemoveFromEventList+0xb4>)
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd00:	4613      	mov	r3, r2
 800cd02:	009b      	lsls	r3, r3, #2
 800cd04:	4413      	add	r3, r2
 800cd06:	009b      	lsls	r3, r3, #2
 800cd08:	4a13      	ldr	r2, [pc, #76]	; (800cd58 <xTaskRemoveFromEventList+0xb8>)
 800cd0a:	441a      	add	r2, r3
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	3304      	adds	r3, #4
 800cd10:	4619      	mov	r1, r3
 800cd12:	4610      	mov	r0, r2
 800cd14:	f7fe f963 	bl	800afde <vListInsertEnd>
 800cd18:	e005      	b.n	800cd26 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	3318      	adds	r3, #24
 800cd1e:	4619      	mov	r1, r3
 800cd20:	480e      	ldr	r0, [pc, #56]	; (800cd5c <xTaskRemoveFromEventList+0xbc>)
 800cd22:	f7fe f95c 	bl	800afde <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd26:	693b      	ldr	r3, [r7, #16]
 800cd28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd2a:	4b0d      	ldr	r3, [pc, #52]	; (800cd60 <xTaskRemoveFromEventList+0xc0>)
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd30:	429a      	cmp	r2, r3
 800cd32:	d905      	bls.n	800cd40 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800cd34:	2301      	movs	r3, #1
 800cd36:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800cd38:	4b0a      	ldr	r3, [pc, #40]	; (800cd64 <xTaskRemoveFromEventList+0xc4>)
 800cd3a:	2201      	movs	r2, #1
 800cd3c:	601a      	str	r2, [r3, #0]
 800cd3e:	e001      	b.n	800cd44 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800cd40:	2300      	movs	r3, #0
 800cd42:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800cd44:	697b      	ldr	r3, [r7, #20]
}
 800cd46:	4618      	mov	r0, r3
 800cd48:	3718      	adds	r7, #24
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	200014ac 	.word	0x200014ac
 800cd54:	2000148c 	.word	0x2000148c
 800cd58:	20000fb4 	.word	0x20000fb4
 800cd5c:	20001444 	.word	0x20001444
 800cd60:	20000fb0 	.word	0x20000fb0
 800cd64:	20001498 	.word	0x20001498

0800cd68 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800cd70:	4b06      	ldr	r3, [pc, #24]	; (800cd8c <vTaskInternalSetTimeOutState+0x24>)
 800cd72:	681a      	ldr	r2, [r3, #0]
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800cd78:	4b05      	ldr	r3, [pc, #20]	; (800cd90 <vTaskInternalSetTimeOutState+0x28>)
 800cd7a:	681a      	ldr	r2, [r3, #0]
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	605a      	str	r2, [r3, #4]
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr
 800cd8c:	2000149c 	.word	0x2000149c
 800cd90:	20001488 	.word	0x20001488

0800cd94 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800cd94:	b580      	push	{r7, lr}
 800cd96:	b088      	sub	sp, #32
 800cd98:	af00      	add	r7, sp, #0
 800cd9a:	6078      	str	r0, [r7, #4]
 800cd9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d10a      	bne.n	800cdba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800cda4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda8:	f383 8811 	msr	BASEPRI, r3
 800cdac:	f3bf 8f6f 	isb	sy
 800cdb0:	f3bf 8f4f 	dsb	sy
 800cdb4:	613b      	str	r3, [r7, #16]
}
 800cdb6:	bf00      	nop
 800cdb8:	e7fe      	b.n	800cdb8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d10a      	bne.n	800cdd6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800cdc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdc4:	f383 8811 	msr	BASEPRI, r3
 800cdc8:	f3bf 8f6f 	isb	sy
 800cdcc:	f3bf 8f4f 	dsb	sy
 800cdd0:	60fb      	str	r3, [r7, #12]
}
 800cdd2:	bf00      	nop
 800cdd4:	e7fe      	b.n	800cdd4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800cdd6:	f001 f845 	bl	800de64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800cdda:	4b1d      	ldr	r3, [pc, #116]	; (800ce50 <xTaskCheckForTimeOut+0xbc>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	69ba      	ldr	r2, [r7, #24]
 800cde6:	1ad3      	subs	r3, r2, r3
 800cde8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdf2:	d102      	bne.n	800cdfa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	61fb      	str	r3, [r7, #28]
 800cdf8:	e023      	b.n	800ce42 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681a      	ldr	r2, [r3, #0]
 800cdfe:	4b15      	ldr	r3, [pc, #84]	; (800ce54 <xTaskCheckForTimeOut+0xc0>)
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	429a      	cmp	r2, r3
 800ce04:	d007      	beq.n	800ce16 <xTaskCheckForTimeOut+0x82>
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	685b      	ldr	r3, [r3, #4]
 800ce0a:	69ba      	ldr	r2, [r7, #24]
 800ce0c:	429a      	cmp	r2, r3
 800ce0e:	d302      	bcc.n	800ce16 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ce10:	2301      	movs	r3, #1
 800ce12:	61fb      	str	r3, [r7, #28]
 800ce14:	e015      	b.n	800ce42 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	697a      	ldr	r2, [r7, #20]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d20b      	bcs.n	800ce38 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	681a      	ldr	r2, [r3, #0]
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	1ad2      	subs	r2, r2, r3
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f7ff ff9b 	bl	800cd68 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ce32:	2300      	movs	r3, #0
 800ce34:	61fb      	str	r3, [r7, #28]
 800ce36:	e004      	b.n	800ce42 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ce3e:	2301      	movs	r3, #1
 800ce40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ce42:	f001 f83f 	bl	800dec4 <vPortExitCritical>

	return xReturn;
 800ce46:	69fb      	ldr	r3, [r7, #28]
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3720      	adds	r7, #32
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}
 800ce50:	20001488 	.word	0x20001488
 800ce54:	2000149c 	.word	0x2000149c

0800ce58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ce58:	b480      	push	{r7}
 800ce5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ce5c:	4b03      	ldr	r3, [pc, #12]	; (800ce6c <vTaskMissedYield+0x14>)
 800ce5e:	2201      	movs	r2, #1
 800ce60:	601a      	str	r2, [r3, #0]
}
 800ce62:	bf00      	nop
 800ce64:	46bd      	mov	sp, r7
 800ce66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce6a:	4770      	bx	lr
 800ce6c:	20001498 	.word	0x20001498

0800ce70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ce70:	b580      	push	{r7, lr}
 800ce72:	b082      	sub	sp, #8
 800ce74:	af00      	add	r7, sp, #0
 800ce76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ce78:	f000 f852 	bl	800cf20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ce7c:	4b06      	ldr	r3, [pc, #24]	; (800ce98 <prvIdleTask+0x28>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	2b01      	cmp	r3, #1
 800ce82:	d9f9      	bls.n	800ce78 <prvIdleTask+0x8>
			{
				taskYIELD();
 800ce84:	4b05      	ldr	r3, [pc, #20]	; (800ce9c <prvIdleTask+0x2c>)
 800ce86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce8a:	601a      	str	r2, [r3, #0]
 800ce8c:	f3bf 8f4f 	dsb	sy
 800ce90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ce94:	e7f0      	b.n	800ce78 <prvIdleTask+0x8>
 800ce96:	bf00      	nop
 800ce98:	20000fb4 	.word	0x20000fb4
 800ce9c:	e000ed04 	.word	0xe000ed04

0800cea0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b082      	sub	sp, #8
 800cea4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cea6:	2300      	movs	r3, #0
 800cea8:	607b      	str	r3, [r7, #4]
 800ceaa:	e00c      	b.n	800cec6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ceac:	687a      	ldr	r2, [r7, #4]
 800ceae:	4613      	mov	r3, r2
 800ceb0:	009b      	lsls	r3, r3, #2
 800ceb2:	4413      	add	r3, r2
 800ceb4:	009b      	lsls	r3, r3, #2
 800ceb6:	4a12      	ldr	r2, [pc, #72]	; (800cf00 <prvInitialiseTaskLists+0x60>)
 800ceb8:	4413      	add	r3, r2
 800ceba:	4618      	mov	r0, r3
 800cebc:	f7fe f862 	bl	800af84 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	3301      	adds	r3, #1
 800cec4:	607b      	str	r3, [r7, #4]
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	2b37      	cmp	r3, #55	; 0x37
 800ceca:	d9ef      	bls.n	800ceac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800cecc:	480d      	ldr	r0, [pc, #52]	; (800cf04 <prvInitialiseTaskLists+0x64>)
 800cece:	f7fe f859 	bl	800af84 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ced2:	480d      	ldr	r0, [pc, #52]	; (800cf08 <prvInitialiseTaskLists+0x68>)
 800ced4:	f7fe f856 	bl	800af84 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ced8:	480c      	ldr	r0, [pc, #48]	; (800cf0c <prvInitialiseTaskLists+0x6c>)
 800ceda:	f7fe f853 	bl	800af84 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800cede:	480c      	ldr	r0, [pc, #48]	; (800cf10 <prvInitialiseTaskLists+0x70>)
 800cee0:	f7fe f850 	bl	800af84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800cee4:	480b      	ldr	r0, [pc, #44]	; (800cf14 <prvInitialiseTaskLists+0x74>)
 800cee6:	f7fe f84d 	bl	800af84 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ceea:	4b0b      	ldr	r3, [pc, #44]	; (800cf18 <prvInitialiseTaskLists+0x78>)
 800ceec:	4a05      	ldr	r2, [pc, #20]	; (800cf04 <prvInitialiseTaskLists+0x64>)
 800ceee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800cef0:	4b0a      	ldr	r3, [pc, #40]	; (800cf1c <prvInitialiseTaskLists+0x7c>)
 800cef2:	4a05      	ldr	r2, [pc, #20]	; (800cf08 <prvInitialiseTaskLists+0x68>)
 800cef4:	601a      	str	r2, [r3, #0]
}
 800cef6:	bf00      	nop
 800cef8:	3708      	adds	r7, #8
 800cefa:	46bd      	mov	sp, r7
 800cefc:	bd80      	pop	{r7, pc}
 800cefe:	bf00      	nop
 800cf00:	20000fb4 	.word	0x20000fb4
 800cf04:	20001414 	.word	0x20001414
 800cf08:	20001428 	.word	0x20001428
 800cf0c:	20001444 	.word	0x20001444
 800cf10:	20001458 	.word	0x20001458
 800cf14:	20001470 	.word	0x20001470
 800cf18:	2000143c 	.word	0x2000143c
 800cf1c:	20001440 	.word	0x20001440

0800cf20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf26:	e019      	b.n	800cf5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800cf28:	f000 ff9c 	bl	800de64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf2c:	4b10      	ldr	r3, [pc, #64]	; (800cf70 <prvCheckTasksWaitingTermination+0x50>)
 800cf2e:	68db      	ldr	r3, [r3, #12]
 800cf30:	68db      	ldr	r3, [r3, #12]
 800cf32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	3304      	adds	r3, #4
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f7fe f8ad 	bl	800b098 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800cf3e:	4b0d      	ldr	r3, [pc, #52]	; (800cf74 <prvCheckTasksWaitingTermination+0x54>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	3b01      	subs	r3, #1
 800cf44:	4a0b      	ldr	r2, [pc, #44]	; (800cf74 <prvCheckTasksWaitingTermination+0x54>)
 800cf46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800cf48:	4b0b      	ldr	r3, [pc, #44]	; (800cf78 <prvCheckTasksWaitingTermination+0x58>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	3b01      	subs	r3, #1
 800cf4e:	4a0a      	ldr	r2, [pc, #40]	; (800cf78 <prvCheckTasksWaitingTermination+0x58>)
 800cf50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800cf52:	f000 ffb7 	bl	800dec4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800cf56:	6878      	ldr	r0, [r7, #4]
 800cf58:	f000 f810 	bl	800cf7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800cf5c:	4b06      	ldr	r3, [pc, #24]	; (800cf78 <prvCheckTasksWaitingTermination+0x58>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d1e1      	bne.n	800cf28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800cf64:	bf00      	nop
 800cf66:	bf00      	nop
 800cf68:	3708      	adds	r7, #8
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}
 800cf6e:	bf00      	nop
 800cf70:	20001458 	.word	0x20001458
 800cf74:	20001484 	.word	0x20001484
 800cf78:	2000146c 	.word	0x2000146c

0800cf7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b084      	sub	sp, #16
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	3354      	adds	r3, #84	; 0x54
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f001 ffed 	bl	800ef68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cf94:	2b00      	cmp	r3, #0
 800cf96:	d108      	bne.n	800cfaa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f001 f94f 	bl	800e240 <vPortFree>
				vPortFree( pxTCB );
 800cfa2:	6878      	ldr	r0, [r7, #4]
 800cfa4:	f001 f94c 	bl	800e240 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800cfa8:	e018      	b.n	800cfdc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cfb0:	2b01      	cmp	r3, #1
 800cfb2:	d103      	bne.n	800cfbc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800cfb4:	6878      	ldr	r0, [r7, #4]
 800cfb6:	f001 f943 	bl	800e240 <vPortFree>
	}
 800cfba:	e00f      	b.n	800cfdc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cfc2:	2b02      	cmp	r3, #2
 800cfc4:	d00a      	beq.n	800cfdc <prvDeleteTCB+0x60>
	__asm volatile
 800cfc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfca:	f383 8811 	msr	BASEPRI, r3
 800cfce:	f3bf 8f6f 	isb	sy
 800cfd2:	f3bf 8f4f 	dsb	sy
 800cfd6:	60fb      	str	r3, [r7, #12]
}
 800cfd8:	bf00      	nop
 800cfda:	e7fe      	b.n	800cfda <prvDeleteTCB+0x5e>
	}
 800cfdc:	bf00      	nop
 800cfde:	3710      	adds	r7, #16
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	bd80      	pop	{r7, pc}

0800cfe4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800cfea:	4b0c      	ldr	r3, [pc, #48]	; (800d01c <prvResetNextTaskUnblockTime+0x38>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d104      	bne.n	800cffe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800cff4:	4b0a      	ldr	r3, [pc, #40]	; (800d020 <prvResetNextTaskUnblockTime+0x3c>)
 800cff6:	f04f 32ff 	mov.w	r2, #4294967295
 800cffa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800cffc:	e008      	b.n	800d010 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cffe:	4b07      	ldr	r3, [pc, #28]	; (800d01c <prvResetNextTaskUnblockTime+0x38>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	68db      	ldr	r3, [r3, #12]
 800d006:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	685b      	ldr	r3, [r3, #4]
 800d00c:	4a04      	ldr	r2, [pc, #16]	; (800d020 <prvResetNextTaskUnblockTime+0x3c>)
 800d00e:	6013      	str	r3, [r2, #0]
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr
 800d01c:	2000143c 	.word	0x2000143c
 800d020:	200014a4 	.word	0x200014a4

0800d024 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800d024:	b480      	push	{r7}
 800d026:	b083      	sub	sp, #12
 800d028:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800d02a:	4b05      	ldr	r3, [pc, #20]	; (800d040 <xTaskGetCurrentTaskHandle+0x1c>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	607b      	str	r3, [r7, #4]

		return xReturn;
 800d030:	687b      	ldr	r3, [r7, #4]
	}
 800d032:	4618      	mov	r0, r3
 800d034:	370c      	adds	r7, #12
 800d036:	46bd      	mov	sp, r7
 800d038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03c:	4770      	bx	lr
 800d03e:	bf00      	nop
 800d040:	20000fb0 	.word	0x20000fb0

0800d044 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d044:	b480      	push	{r7}
 800d046:	b083      	sub	sp, #12
 800d048:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d04a:	4b0b      	ldr	r3, [pc, #44]	; (800d078 <xTaskGetSchedulerState+0x34>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d102      	bne.n	800d058 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d052:	2301      	movs	r3, #1
 800d054:	607b      	str	r3, [r7, #4]
 800d056:	e008      	b.n	800d06a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d058:	4b08      	ldr	r3, [pc, #32]	; (800d07c <xTaskGetSchedulerState+0x38>)
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d102      	bne.n	800d066 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d060:	2302      	movs	r3, #2
 800d062:	607b      	str	r3, [r7, #4]
 800d064:	e001      	b.n	800d06a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d066:	2300      	movs	r3, #0
 800d068:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d06a:	687b      	ldr	r3, [r7, #4]
	}
 800d06c:	4618      	mov	r0, r3
 800d06e:	370c      	adds	r7, #12
 800d070:	46bd      	mov	sp, r7
 800d072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d076:	4770      	bx	lr
 800d078:	20001490 	.word	0x20001490
 800d07c:	200014ac 	.word	0x200014ac

0800d080 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d080:	b580      	push	{r7, lr}
 800d082:	b084      	sub	sp, #16
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d08c:	2300      	movs	r3, #0
 800d08e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	2b00      	cmp	r3, #0
 800d094:	d051      	beq.n	800d13a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d096:	68bb      	ldr	r3, [r7, #8]
 800d098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d09a:	4b2a      	ldr	r3, [pc, #168]	; (800d144 <xTaskPriorityInherit+0xc4>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d241      	bcs.n	800d128 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	699b      	ldr	r3, [r3, #24]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	db06      	blt.n	800d0ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d0ac:	4b25      	ldr	r3, [pc, #148]	; (800d144 <xTaskPriorityInherit+0xc4>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d0ba:	68bb      	ldr	r3, [r7, #8]
 800d0bc:	6959      	ldr	r1, [r3, #20]
 800d0be:	68bb      	ldr	r3, [r7, #8]
 800d0c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0c2:	4613      	mov	r3, r2
 800d0c4:	009b      	lsls	r3, r3, #2
 800d0c6:	4413      	add	r3, r2
 800d0c8:	009b      	lsls	r3, r3, #2
 800d0ca:	4a1f      	ldr	r2, [pc, #124]	; (800d148 <xTaskPriorityInherit+0xc8>)
 800d0cc:	4413      	add	r3, r2
 800d0ce:	4299      	cmp	r1, r3
 800d0d0:	d122      	bne.n	800d118 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d0d2:	68bb      	ldr	r3, [r7, #8]
 800d0d4:	3304      	adds	r3, #4
 800d0d6:	4618      	mov	r0, r3
 800d0d8:	f7fd ffde 	bl	800b098 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d0dc:	4b19      	ldr	r3, [pc, #100]	; (800d144 <xTaskPriorityInherit+0xc4>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e2:	68bb      	ldr	r3, [r7, #8]
 800d0e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d0e6:	68bb      	ldr	r3, [r7, #8]
 800d0e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0ea:	4b18      	ldr	r3, [pc, #96]	; (800d14c <xTaskPriorityInherit+0xcc>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d903      	bls.n	800d0fa <xTaskPriorityInherit+0x7a>
 800d0f2:	68bb      	ldr	r3, [r7, #8]
 800d0f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0f6:	4a15      	ldr	r2, [pc, #84]	; (800d14c <xTaskPriorityInherit+0xcc>)
 800d0f8:	6013      	str	r3, [r2, #0]
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0fe:	4613      	mov	r3, r2
 800d100:	009b      	lsls	r3, r3, #2
 800d102:	4413      	add	r3, r2
 800d104:	009b      	lsls	r3, r3, #2
 800d106:	4a10      	ldr	r2, [pc, #64]	; (800d148 <xTaskPriorityInherit+0xc8>)
 800d108:	441a      	add	r2, r3
 800d10a:	68bb      	ldr	r3, [r7, #8]
 800d10c:	3304      	adds	r3, #4
 800d10e:	4619      	mov	r1, r3
 800d110:	4610      	mov	r0, r2
 800d112:	f7fd ff64 	bl	800afde <vListInsertEnd>
 800d116:	e004      	b.n	800d122 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d118:	4b0a      	ldr	r3, [pc, #40]	; (800d144 <xTaskPriorityInherit+0xc4>)
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d11e:	68bb      	ldr	r3, [r7, #8]
 800d120:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d122:	2301      	movs	r3, #1
 800d124:	60fb      	str	r3, [r7, #12]
 800d126:	e008      	b.n	800d13a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d12c:	4b05      	ldr	r3, [pc, #20]	; (800d144 <xTaskPriorityInherit+0xc4>)
 800d12e:	681b      	ldr	r3, [r3, #0]
 800d130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d132:	429a      	cmp	r2, r3
 800d134:	d201      	bcs.n	800d13a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d136:	2301      	movs	r3, #1
 800d138:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d13a:	68fb      	ldr	r3, [r7, #12]
	}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3710      	adds	r7, #16
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}
 800d144:	20000fb0 	.word	0x20000fb0
 800d148:	20000fb4 	.word	0x20000fb4
 800d14c:	2000148c 	.word	0x2000148c

0800d150 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d150:	b580      	push	{r7, lr}
 800d152:	b086      	sub	sp, #24
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d15c:	2300      	movs	r3, #0
 800d15e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d056      	beq.n	800d214 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d166:	4b2e      	ldr	r3, [pc, #184]	; (800d220 <xTaskPriorityDisinherit+0xd0>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	693a      	ldr	r2, [r7, #16]
 800d16c:	429a      	cmp	r2, r3
 800d16e:	d00a      	beq.n	800d186 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d170:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d174:	f383 8811 	msr	BASEPRI, r3
 800d178:	f3bf 8f6f 	isb	sy
 800d17c:	f3bf 8f4f 	dsb	sy
 800d180:	60fb      	str	r3, [r7, #12]
}
 800d182:	bf00      	nop
 800d184:	e7fe      	b.n	800d184 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d186:	693b      	ldr	r3, [r7, #16]
 800d188:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d10a      	bne.n	800d1a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d18e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d192:	f383 8811 	msr	BASEPRI, r3
 800d196:	f3bf 8f6f 	isb	sy
 800d19a:	f3bf 8f4f 	dsb	sy
 800d19e:	60bb      	str	r3, [r7, #8]
}
 800d1a0:	bf00      	nop
 800d1a2:	e7fe      	b.n	800d1a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d1a4:	693b      	ldr	r3, [r7, #16]
 800d1a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1a8:	1e5a      	subs	r2, r3, #1
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1b2:	693b      	ldr	r3, [r7, #16]
 800d1b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d1b6:	429a      	cmp	r2, r3
 800d1b8:	d02c      	beq.n	800d214 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d128      	bne.n	800d214 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d1c2:	693b      	ldr	r3, [r7, #16]
 800d1c4:	3304      	adds	r3, #4
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f7fd ff66 	bl	800b098 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d1cc:	693b      	ldr	r3, [r7, #16]
 800d1ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800d1d0:	693b      	ldr	r3, [r7, #16]
 800d1d2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1d8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d1dc:	693b      	ldr	r3, [r7, #16]
 800d1de:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1e4:	4b0f      	ldr	r3, [pc, #60]	; (800d224 <xTaskPriorityDisinherit+0xd4>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	429a      	cmp	r2, r3
 800d1ea:	d903      	bls.n	800d1f4 <xTaskPriorityDisinherit+0xa4>
 800d1ec:	693b      	ldr	r3, [r7, #16]
 800d1ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f0:	4a0c      	ldr	r2, [pc, #48]	; (800d224 <xTaskPriorityDisinherit+0xd4>)
 800d1f2:	6013      	str	r3, [r2, #0]
 800d1f4:	693b      	ldr	r3, [r7, #16]
 800d1f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d1f8:	4613      	mov	r3, r2
 800d1fa:	009b      	lsls	r3, r3, #2
 800d1fc:	4413      	add	r3, r2
 800d1fe:	009b      	lsls	r3, r3, #2
 800d200:	4a09      	ldr	r2, [pc, #36]	; (800d228 <xTaskPriorityDisinherit+0xd8>)
 800d202:	441a      	add	r2, r3
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	3304      	adds	r3, #4
 800d208:	4619      	mov	r1, r3
 800d20a:	4610      	mov	r0, r2
 800d20c:	f7fd fee7 	bl	800afde <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d210:	2301      	movs	r3, #1
 800d212:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d214:	697b      	ldr	r3, [r7, #20]
	}
 800d216:	4618      	mov	r0, r3
 800d218:	3718      	adds	r7, #24
 800d21a:	46bd      	mov	sp, r7
 800d21c:	bd80      	pop	{r7, pc}
 800d21e:	bf00      	nop
 800d220:	20000fb0 	.word	0x20000fb0
 800d224:	2000148c 	.word	0x2000148c
 800d228:	20000fb4 	.word	0x20000fb4

0800d22c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b088      	sub	sp, #32
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
 800d234:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d23a:	2301      	movs	r3, #1
 800d23c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d06a      	beq.n	800d31a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d244:	69bb      	ldr	r3, [r7, #24]
 800d246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d10a      	bne.n	800d262 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d250:	f383 8811 	msr	BASEPRI, r3
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	f3bf 8f4f 	dsb	sy
 800d25c:	60fb      	str	r3, [r7, #12]
}
 800d25e:	bf00      	nop
 800d260:	e7fe      	b.n	800d260 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d262:	69bb      	ldr	r3, [r7, #24]
 800d264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d266:	683a      	ldr	r2, [r7, #0]
 800d268:	429a      	cmp	r2, r3
 800d26a:	d902      	bls.n	800d272 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	61fb      	str	r3, [r7, #28]
 800d270:	e002      	b.n	800d278 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d272:	69bb      	ldr	r3, [r7, #24]
 800d274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d276:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d278:	69bb      	ldr	r3, [r7, #24]
 800d27a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d27c:	69fa      	ldr	r2, [r7, #28]
 800d27e:	429a      	cmp	r2, r3
 800d280:	d04b      	beq.n	800d31a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d282:	69bb      	ldr	r3, [r7, #24]
 800d284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d286:	697a      	ldr	r2, [r7, #20]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d146      	bne.n	800d31a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d28c:	4b25      	ldr	r3, [pc, #148]	; (800d324 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	69ba      	ldr	r2, [r7, #24]
 800d292:	429a      	cmp	r2, r3
 800d294:	d10a      	bne.n	800d2ac <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d29a:	f383 8811 	msr	BASEPRI, r3
 800d29e:	f3bf 8f6f 	isb	sy
 800d2a2:	f3bf 8f4f 	dsb	sy
 800d2a6:	60bb      	str	r3, [r7, #8]
}
 800d2a8:	bf00      	nop
 800d2aa:	e7fe      	b.n	800d2aa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d2ac:	69bb      	ldr	r3, [r7, #24]
 800d2ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2b0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d2b2:	69bb      	ldr	r3, [r7, #24]
 800d2b4:	69fa      	ldr	r2, [r7, #28]
 800d2b6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d2b8:	69bb      	ldr	r3, [r7, #24]
 800d2ba:	699b      	ldr	r3, [r3, #24]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	db04      	blt.n	800d2ca <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2c0:	69fb      	ldr	r3, [r7, #28]
 800d2c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d2ca:	69bb      	ldr	r3, [r7, #24]
 800d2cc:	6959      	ldr	r1, [r3, #20]
 800d2ce:	693a      	ldr	r2, [r7, #16]
 800d2d0:	4613      	mov	r3, r2
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	4413      	add	r3, r2
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	4a13      	ldr	r2, [pc, #76]	; (800d328 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d2da:	4413      	add	r3, r2
 800d2dc:	4299      	cmp	r1, r3
 800d2de:	d11c      	bne.n	800d31a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d2e0:	69bb      	ldr	r3, [r7, #24]
 800d2e2:	3304      	adds	r3, #4
 800d2e4:	4618      	mov	r0, r3
 800d2e6:	f7fd fed7 	bl	800b098 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800d2ea:	69bb      	ldr	r3, [r7, #24]
 800d2ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2ee:	4b0f      	ldr	r3, [pc, #60]	; (800d32c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	429a      	cmp	r2, r3
 800d2f4:	d903      	bls.n	800d2fe <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fa:	4a0c      	ldr	r2, [pc, #48]	; (800d32c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800d2fc:	6013      	str	r3, [r2, #0]
 800d2fe:	69bb      	ldr	r3, [r7, #24]
 800d300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d302:	4613      	mov	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4413      	add	r3, r2
 800d308:	009b      	lsls	r3, r3, #2
 800d30a:	4a07      	ldr	r2, [pc, #28]	; (800d328 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800d30c:	441a      	add	r2, r3
 800d30e:	69bb      	ldr	r3, [r7, #24]
 800d310:	3304      	adds	r3, #4
 800d312:	4619      	mov	r1, r3
 800d314:	4610      	mov	r0, r2
 800d316:	f7fd fe62 	bl	800afde <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d31a:	bf00      	nop
 800d31c:	3720      	adds	r7, #32
 800d31e:	46bd      	mov	sp, r7
 800d320:	bd80      	pop	{r7, pc}
 800d322:	bf00      	nop
 800d324:	20000fb0 	.word	0x20000fb0
 800d328:	20000fb4 	.word	0x20000fb4
 800d32c:	2000148c 	.word	0x2000148c

0800d330 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800d330:	b480      	push	{r7}
 800d332:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800d334:	4b07      	ldr	r3, [pc, #28]	; (800d354 <pvTaskIncrementMutexHeldCount+0x24>)
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d004      	beq.n	800d346 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800d33c:	4b05      	ldr	r3, [pc, #20]	; (800d354 <pvTaskIncrementMutexHeldCount+0x24>)
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800d342:	3201      	adds	r2, #1
 800d344:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800d346:	4b03      	ldr	r3, [pc, #12]	; (800d354 <pvTaskIncrementMutexHeldCount+0x24>)
 800d348:	681b      	ldr	r3, [r3, #0]
	}
 800d34a:	4618      	mov	r0, r3
 800d34c:	46bd      	mov	sp, r7
 800d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d352:	4770      	bx	lr
 800d354:	20000fb0 	.word	0x20000fb0

0800d358 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b084      	sub	sp, #16
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	6078      	str	r0, [r7, #4]
 800d360:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800d362:	4b21      	ldr	r3, [pc, #132]	; (800d3e8 <prvAddCurrentTaskToDelayedList+0x90>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d368:	4b20      	ldr	r3, [pc, #128]	; (800d3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	3304      	adds	r3, #4
 800d36e:	4618      	mov	r0, r3
 800d370:	f7fd fe92 	bl	800b098 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d37a:	d10a      	bne.n	800d392 <prvAddCurrentTaskToDelayedList+0x3a>
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d007      	beq.n	800d392 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d382:	4b1a      	ldr	r3, [pc, #104]	; (800d3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	3304      	adds	r3, #4
 800d388:	4619      	mov	r1, r3
 800d38a:	4819      	ldr	r0, [pc, #100]	; (800d3f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800d38c:	f7fd fe27 	bl	800afde <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800d390:	e026      	b.n	800d3e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800d392:	68fa      	ldr	r2, [r7, #12]
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	4413      	add	r3, r2
 800d398:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800d39a:	4b14      	ldr	r3, [pc, #80]	; (800d3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	68ba      	ldr	r2, [r7, #8]
 800d3a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	429a      	cmp	r2, r3
 800d3a8:	d209      	bcs.n	800d3be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3aa:	4b12      	ldr	r3, [pc, #72]	; (800d3f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800d3ac:	681a      	ldr	r2, [r3, #0]
 800d3ae:	4b0f      	ldr	r3, [pc, #60]	; (800d3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	3304      	adds	r3, #4
 800d3b4:	4619      	mov	r1, r3
 800d3b6:	4610      	mov	r0, r2
 800d3b8:	f7fd fe35 	bl	800b026 <vListInsert>
}
 800d3bc:	e010      	b.n	800d3e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800d3be:	4b0e      	ldr	r3, [pc, #56]	; (800d3f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800d3c0:	681a      	ldr	r2, [r3, #0]
 800d3c2:	4b0a      	ldr	r3, [pc, #40]	; (800d3ec <prvAddCurrentTaskToDelayedList+0x94>)
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	3304      	adds	r3, #4
 800d3c8:	4619      	mov	r1, r3
 800d3ca:	4610      	mov	r0, r2
 800d3cc:	f7fd fe2b 	bl	800b026 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800d3d0:	4b0a      	ldr	r3, [pc, #40]	; (800d3fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	68ba      	ldr	r2, [r7, #8]
 800d3d6:	429a      	cmp	r2, r3
 800d3d8:	d202      	bcs.n	800d3e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d3da:	4a08      	ldr	r2, [pc, #32]	; (800d3fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	6013      	str	r3, [r2, #0]
}
 800d3e0:	bf00      	nop
 800d3e2:	3710      	adds	r7, #16
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}
 800d3e8:	20001488 	.word	0x20001488
 800d3ec:	20000fb0 	.word	0x20000fb0
 800d3f0:	20001470 	.word	0x20001470
 800d3f4:	20001440 	.word	0x20001440
 800d3f8:	2000143c 	.word	0x2000143c
 800d3fc:	200014a4 	.word	0x200014a4

0800d400 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b08a      	sub	sp, #40	; 0x28
 800d404:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d406:	2300      	movs	r3, #0
 800d408:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d40a:	f000 fba1 	bl	800db50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d40e:	4b1c      	ldr	r3, [pc, #112]	; (800d480 <xTimerCreateTimerTask+0x80>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d021      	beq.n	800d45a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d416:	2300      	movs	r3, #0
 800d418:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d41a:	2300      	movs	r3, #0
 800d41c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d41e:	1d3a      	adds	r2, r7, #4
 800d420:	f107 0108 	add.w	r1, r7, #8
 800d424:	f107 030c 	add.w	r3, r7, #12
 800d428:	4618      	mov	r0, r3
 800d42a:	f7fd fd91 	bl	800af50 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d42e:	6879      	ldr	r1, [r7, #4]
 800d430:	68bb      	ldr	r3, [r7, #8]
 800d432:	68fa      	ldr	r2, [r7, #12]
 800d434:	9202      	str	r2, [sp, #8]
 800d436:	9301      	str	r3, [sp, #4]
 800d438:	2302      	movs	r3, #2
 800d43a:	9300      	str	r3, [sp, #0]
 800d43c:	2300      	movs	r3, #0
 800d43e:	460a      	mov	r2, r1
 800d440:	4910      	ldr	r1, [pc, #64]	; (800d484 <xTimerCreateTimerTask+0x84>)
 800d442:	4811      	ldr	r0, [pc, #68]	; (800d488 <xTimerCreateTimerTask+0x88>)
 800d444:	f7fe ff16 	bl	800c274 <xTaskCreateStatic>
 800d448:	4603      	mov	r3, r0
 800d44a:	4a10      	ldr	r2, [pc, #64]	; (800d48c <xTimerCreateTimerTask+0x8c>)
 800d44c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d44e:	4b0f      	ldr	r3, [pc, #60]	; (800d48c <xTimerCreateTimerTask+0x8c>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d001      	beq.n	800d45a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d456:	2301      	movs	r3, #1
 800d458:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d45a:	697b      	ldr	r3, [r7, #20]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d10a      	bne.n	800d476 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d460:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d464:	f383 8811 	msr	BASEPRI, r3
 800d468:	f3bf 8f6f 	isb	sy
 800d46c:	f3bf 8f4f 	dsb	sy
 800d470:	613b      	str	r3, [r7, #16]
}
 800d472:	bf00      	nop
 800d474:	e7fe      	b.n	800d474 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d476:	697b      	ldr	r3, [r7, #20]
}
 800d478:	4618      	mov	r0, r3
 800d47a:	3718      	adds	r7, #24
 800d47c:	46bd      	mov	sp, r7
 800d47e:	bd80      	pop	{r7, pc}
 800d480:	200014e0 	.word	0x200014e0
 800d484:	0801103c 	.word	0x0801103c
 800d488:	0800d6f9 	.word	0x0800d6f9
 800d48c:	200014e4 	.word	0x200014e4

0800d490 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800d490:	b580      	push	{r7, lr}
 800d492:	b088      	sub	sp, #32
 800d494:	af02      	add	r7, sp, #8
 800d496:	60f8      	str	r0, [r7, #12]
 800d498:	60b9      	str	r1, [r7, #8]
 800d49a:	607a      	str	r2, [r7, #4]
 800d49c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800d49e:	202c      	movs	r0, #44	; 0x2c
 800d4a0:	f000 fe02 	bl	800e0a8 <pvPortMalloc>
 800d4a4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d00d      	beq.n	800d4c8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800d4ac:	697b      	ldr	r3, [r7, #20]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	9301      	str	r3, [sp, #4]
 800d4b8:	6a3b      	ldr	r3, [r7, #32]
 800d4ba:	9300      	str	r3, [sp, #0]
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	687a      	ldr	r2, [r7, #4]
 800d4c0:	68b9      	ldr	r1, [r7, #8]
 800d4c2:	68f8      	ldr	r0, [r7, #12]
 800d4c4:	f000 f843 	bl	800d54e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d4c8:	697b      	ldr	r3, [r7, #20]
	}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	3718      	adds	r7, #24
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	bd80      	pop	{r7, pc}

0800d4d2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800d4d2:	b580      	push	{r7, lr}
 800d4d4:	b08a      	sub	sp, #40	; 0x28
 800d4d6:	af02      	add	r7, sp, #8
 800d4d8:	60f8      	str	r0, [r7, #12]
 800d4da:	60b9      	str	r1, [r7, #8]
 800d4dc:	607a      	str	r2, [r7, #4]
 800d4de:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800d4e0:	232c      	movs	r3, #44	; 0x2c
 800d4e2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	2b2c      	cmp	r3, #44	; 0x2c
 800d4e8:	d00a      	beq.n	800d500 <xTimerCreateStatic+0x2e>
	__asm volatile
 800d4ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ee:	f383 8811 	msr	BASEPRI, r3
 800d4f2:	f3bf 8f6f 	isb	sy
 800d4f6:	f3bf 8f4f 	dsb	sy
 800d4fa:	61bb      	str	r3, [r7, #24]
}
 800d4fc:	bf00      	nop
 800d4fe:	e7fe      	b.n	800d4fe <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d500:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800d502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d504:	2b00      	cmp	r3, #0
 800d506:	d10a      	bne.n	800d51e <xTimerCreateStatic+0x4c>
	__asm volatile
 800d508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d50c:	f383 8811 	msr	BASEPRI, r3
 800d510:	f3bf 8f6f 	isb	sy
 800d514:	f3bf 8f4f 	dsb	sy
 800d518:	617b      	str	r3, [r7, #20]
}
 800d51a:	bf00      	nop
 800d51c:	e7fe      	b.n	800d51c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800d51e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d520:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800d522:	69fb      	ldr	r3, [r7, #28]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d00d      	beq.n	800d544 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800d528:	69fb      	ldr	r3, [r7, #28]
 800d52a:	2202      	movs	r2, #2
 800d52c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800d530:	69fb      	ldr	r3, [r7, #28]
 800d532:	9301      	str	r3, [sp, #4]
 800d534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d536:	9300      	str	r3, [sp, #0]
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	687a      	ldr	r2, [r7, #4]
 800d53c:	68b9      	ldr	r1, [r7, #8]
 800d53e:	68f8      	ldr	r0, [r7, #12]
 800d540:	f000 f805 	bl	800d54e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800d544:	69fb      	ldr	r3, [r7, #28]
	}
 800d546:	4618      	mov	r0, r3
 800d548:	3720      	adds	r7, #32
 800d54a:	46bd      	mov	sp, r7
 800d54c:	bd80      	pop	{r7, pc}

0800d54e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800d54e:	b580      	push	{r7, lr}
 800d550:	b086      	sub	sp, #24
 800d552:	af00      	add	r7, sp, #0
 800d554:	60f8      	str	r0, [r7, #12]
 800d556:	60b9      	str	r1, [r7, #8]
 800d558:	607a      	str	r2, [r7, #4]
 800d55a:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d10a      	bne.n	800d578 <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800d562:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d566:	f383 8811 	msr	BASEPRI, r3
 800d56a:	f3bf 8f6f 	isb	sy
 800d56e:	f3bf 8f4f 	dsb	sy
 800d572:	617b      	str	r3, [r7, #20]
}
 800d574:	bf00      	nop
 800d576:	e7fe      	b.n	800d576 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800d578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d01e      	beq.n	800d5bc <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800d57e:	f000 fae7 	bl	800db50 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800d582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d584:	68fa      	ldr	r2, [r7, #12]
 800d586:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800d588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d58a:	68ba      	ldr	r2, [r7, #8]
 800d58c:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800d58e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d590:	683a      	ldr	r2, [r7, #0]
 800d592:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800d594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d596:	6a3a      	ldr	r2, [r7, #32]
 800d598:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800d59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d59c:	3304      	adds	r3, #4
 800d59e:	4618      	mov	r0, r3
 800d5a0:	f7fd fd10 	bl	800afc4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d008      	beq.n	800d5bc <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800d5aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5b0:	f043 0304 	orr.w	r3, r3, #4
 800d5b4:	b2da      	uxtb	r2, r3
 800d5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d5b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800d5bc:	bf00      	nop
 800d5be:	3718      	adds	r7, #24
 800d5c0:	46bd      	mov	sp, r7
 800d5c2:	bd80      	pop	{r7, pc}

0800d5c4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b08a      	sub	sp, #40	; 0x28
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	60f8      	str	r0, [r7, #12]
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
 800d5d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d10a      	bne.n	800d5f2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d5dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5e0:	f383 8811 	msr	BASEPRI, r3
 800d5e4:	f3bf 8f6f 	isb	sy
 800d5e8:	f3bf 8f4f 	dsb	sy
 800d5ec:	623b      	str	r3, [r7, #32]
}
 800d5ee:	bf00      	nop
 800d5f0:	e7fe      	b.n	800d5f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d5f2:	4b1a      	ldr	r3, [pc, #104]	; (800d65c <xTimerGenericCommand+0x98>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d02a      	beq.n	800d650 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	2b05      	cmp	r3, #5
 800d60a:	dc18      	bgt.n	800d63e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d60c:	f7ff fd1a 	bl	800d044 <xTaskGetSchedulerState>
 800d610:	4603      	mov	r3, r0
 800d612:	2b02      	cmp	r3, #2
 800d614:	d109      	bne.n	800d62a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d616:	4b11      	ldr	r3, [pc, #68]	; (800d65c <xTimerGenericCommand+0x98>)
 800d618:	6818      	ldr	r0, [r3, #0]
 800d61a:	f107 0110 	add.w	r1, r7, #16
 800d61e:	2300      	movs	r3, #0
 800d620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d622:	f7fd ffc1 	bl	800b5a8 <xQueueGenericSend>
 800d626:	6278      	str	r0, [r7, #36]	; 0x24
 800d628:	e012      	b.n	800d650 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d62a:	4b0c      	ldr	r3, [pc, #48]	; (800d65c <xTimerGenericCommand+0x98>)
 800d62c:	6818      	ldr	r0, [r3, #0]
 800d62e:	f107 0110 	add.w	r1, r7, #16
 800d632:	2300      	movs	r3, #0
 800d634:	2200      	movs	r2, #0
 800d636:	f7fd ffb7 	bl	800b5a8 <xQueueGenericSend>
 800d63a:	6278      	str	r0, [r7, #36]	; 0x24
 800d63c:	e008      	b.n	800d650 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d63e:	4b07      	ldr	r3, [pc, #28]	; (800d65c <xTimerGenericCommand+0x98>)
 800d640:	6818      	ldr	r0, [r3, #0]
 800d642:	f107 0110 	add.w	r1, r7, #16
 800d646:	2300      	movs	r3, #0
 800d648:	683a      	ldr	r2, [r7, #0]
 800d64a:	f7fe f8ab 	bl	800b7a4 <xQueueGenericSendFromISR>
 800d64e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d652:	4618      	mov	r0, r3
 800d654:	3728      	adds	r7, #40	; 0x28
 800d656:	46bd      	mov	sp, r7
 800d658:	bd80      	pop	{r7, pc}
 800d65a:	bf00      	nop
 800d65c:	200014e0 	.word	0x200014e0

0800d660 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d660:	b580      	push	{r7, lr}
 800d662:	b088      	sub	sp, #32
 800d664:	af02      	add	r7, sp, #8
 800d666:	6078      	str	r0, [r7, #4]
 800d668:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d66a:	4b22      	ldr	r3, [pc, #136]	; (800d6f4 <prvProcessExpiredTimer+0x94>)
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	68db      	ldr	r3, [r3, #12]
 800d670:	68db      	ldr	r3, [r3, #12]
 800d672:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d674:	697b      	ldr	r3, [r7, #20]
 800d676:	3304      	adds	r3, #4
 800d678:	4618      	mov	r0, r3
 800d67a:	f7fd fd0d 	bl	800b098 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d684:	f003 0304 	and.w	r3, r3, #4
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d022      	beq.n	800d6d2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	699a      	ldr	r2, [r3, #24]
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	18d1      	adds	r1, r2, r3
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	683a      	ldr	r2, [r7, #0]
 800d698:	6978      	ldr	r0, [r7, #20]
 800d69a:	f000 f8d1 	bl	800d840 <prvInsertTimerInActiveList>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d01f      	beq.n	800d6e4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	9300      	str	r3, [sp, #0]
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	687a      	ldr	r2, [r7, #4]
 800d6ac:	2100      	movs	r1, #0
 800d6ae:	6978      	ldr	r0, [r7, #20]
 800d6b0:	f7ff ff88 	bl	800d5c4 <xTimerGenericCommand>
 800d6b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d113      	bne.n	800d6e4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d6bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6c0:	f383 8811 	msr	BASEPRI, r3
 800d6c4:	f3bf 8f6f 	isb	sy
 800d6c8:	f3bf 8f4f 	dsb	sy
 800d6cc:	60fb      	str	r3, [r7, #12]
}
 800d6ce:	bf00      	nop
 800d6d0:	e7fe      	b.n	800d6d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d6d2:	697b      	ldr	r3, [r7, #20]
 800d6d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d6d8:	f023 0301 	bic.w	r3, r3, #1
 800d6dc:	b2da      	uxtb	r2, r3
 800d6de:	697b      	ldr	r3, [r7, #20]
 800d6e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d6e4:	697b      	ldr	r3, [r7, #20]
 800d6e6:	6a1b      	ldr	r3, [r3, #32]
 800d6e8:	6978      	ldr	r0, [r7, #20]
 800d6ea:	4798      	blx	r3
}
 800d6ec:	bf00      	nop
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	200014d8 	.word	0x200014d8

0800d6f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b084      	sub	sp, #16
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d700:	f107 0308 	add.w	r3, r7, #8
 800d704:	4618      	mov	r0, r3
 800d706:	f000 f857 	bl	800d7b8 <prvGetNextExpireTime>
 800d70a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	4619      	mov	r1, r3
 800d710:	68f8      	ldr	r0, [r7, #12]
 800d712:	f000 f803 	bl	800d71c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d716:	f000 f8d5 	bl	800d8c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d71a:	e7f1      	b.n	800d700 <prvTimerTask+0x8>

0800d71c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b084      	sub	sp, #16
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
 800d724:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d726:	f7ff f87f 	bl	800c828 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d72a:	f107 0308 	add.w	r3, r7, #8
 800d72e:	4618      	mov	r0, r3
 800d730:	f000 f866 	bl	800d800 <prvSampleTimeNow>
 800d734:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d130      	bne.n	800d79e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d10a      	bne.n	800d758 <prvProcessTimerOrBlockTask+0x3c>
 800d742:	687a      	ldr	r2, [r7, #4]
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	429a      	cmp	r2, r3
 800d748:	d806      	bhi.n	800d758 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d74a:	f7ff f87b 	bl	800c844 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d74e:	68f9      	ldr	r1, [r7, #12]
 800d750:	6878      	ldr	r0, [r7, #4]
 800d752:	f7ff ff85 	bl	800d660 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d756:	e024      	b.n	800d7a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d008      	beq.n	800d770 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d75e:	4b13      	ldr	r3, [pc, #76]	; (800d7ac <prvProcessTimerOrBlockTask+0x90>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d101      	bne.n	800d76c <prvProcessTimerOrBlockTask+0x50>
 800d768:	2301      	movs	r3, #1
 800d76a:	e000      	b.n	800d76e <prvProcessTimerOrBlockTask+0x52>
 800d76c:	2300      	movs	r3, #0
 800d76e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d770:	4b0f      	ldr	r3, [pc, #60]	; (800d7b0 <prvProcessTimerOrBlockTask+0x94>)
 800d772:	6818      	ldr	r0, [r3, #0]
 800d774:	687a      	ldr	r2, [r7, #4]
 800d776:	68fb      	ldr	r3, [r7, #12]
 800d778:	1ad3      	subs	r3, r2, r3
 800d77a:	683a      	ldr	r2, [r7, #0]
 800d77c:	4619      	mov	r1, r3
 800d77e:	f7fe fd45 	bl	800c20c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d782:	f7ff f85f 	bl	800c844 <xTaskResumeAll>
 800d786:	4603      	mov	r3, r0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d10a      	bne.n	800d7a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d78c:	4b09      	ldr	r3, [pc, #36]	; (800d7b4 <prvProcessTimerOrBlockTask+0x98>)
 800d78e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d792:	601a      	str	r2, [r3, #0]
 800d794:	f3bf 8f4f 	dsb	sy
 800d798:	f3bf 8f6f 	isb	sy
}
 800d79c:	e001      	b.n	800d7a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d79e:	f7ff f851 	bl	800c844 <xTaskResumeAll>
}
 800d7a2:	bf00      	nop
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
 800d7aa:	bf00      	nop
 800d7ac:	200014dc 	.word	0x200014dc
 800d7b0:	200014e0 	.word	0x200014e0
 800d7b4:	e000ed04 	.word	0xe000ed04

0800d7b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b085      	sub	sp, #20
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d7c0:	4b0e      	ldr	r3, [pc, #56]	; (800d7fc <prvGetNextExpireTime+0x44>)
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d101      	bne.n	800d7ce <prvGetNextExpireTime+0x16>
 800d7ca:	2201      	movs	r2, #1
 800d7cc:	e000      	b.n	800d7d0 <prvGetNextExpireTime+0x18>
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d105      	bne.n	800d7e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d7dc:	4b07      	ldr	r3, [pc, #28]	; (800d7fc <prvGetNextExpireTime+0x44>)
 800d7de:	681b      	ldr	r3, [r3, #0]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	60fb      	str	r3, [r7, #12]
 800d7e6:	e001      	b.n	800d7ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	3714      	adds	r7, #20
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f8:	4770      	bx	lr
 800d7fa:	bf00      	nop
 800d7fc:	200014d8 	.word	0x200014d8

0800d800 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b084      	sub	sp, #16
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d808:	f7ff f8ba 	bl	800c980 <xTaskGetTickCount>
 800d80c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d80e:	4b0b      	ldr	r3, [pc, #44]	; (800d83c <prvSampleTimeNow+0x3c>)
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	68fa      	ldr	r2, [r7, #12]
 800d814:	429a      	cmp	r2, r3
 800d816:	d205      	bcs.n	800d824 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d818:	f000 f936 	bl	800da88 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	2201      	movs	r2, #1
 800d820:	601a      	str	r2, [r3, #0]
 800d822:	e002      	b.n	800d82a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2200      	movs	r2, #0
 800d828:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d82a:	4a04      	ldr	r2, [pc, #16]	; (800d83c <prvSampleTimeNow+0x3c>)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d830:	68fb      	ldr	r3, [r7, #12]
}
 800d832:	4618      	mov	r0, r3
 800d834:	3710      	adds	r7, #16
 800d836:	46bd      	mov	sp, r7
 800d838:	bd80      	pop	{r7, pc}
 800d83a:	bf00      	nop
 800d83c:	200014e8 	.word	0x200014e8

0800d840 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d840:	b580      	push	{r7, lr}
 800d842:	b086      	sub	sp, #24
 800d844:	af00      	add	r7, sp, #0
 800d846:	60f8      	str	r0, [r7, #12]
 800d848:	60b9      	str	r1, [r7, #8]
 800d84a:	607a      	str	r2, [r7, #4]
 800d84c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d84e:	2300      	movs	r3, #0
 800d850:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	68ba      	ldr	r2, [r7, #8]
 800d856:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	68fa      	ldr	r2, [r7, #12]
 800d85c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d85e:	68ba      	ldr	r2, [r7, #8]
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	429a      	cmp	r2, r3
 800d864:	d812      	bhi.n	800d88c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d866:	687a      	ldr	r2, [r7, #4]
 800d868:	683b      	ldr	r3, [r7, #0]
 800d86a:	1ad2      	subs	r2, r2, r3
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	699b      	ldr	r3, [r3, #24]
 800d870:	429a      	cmp	r2, r3
 800d872:	d302      	bcc.n	800d87a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d874:	2301      	movs	r3, #1
 800d876:	617b      	str	r3, [r7, #20]
 800d878:	e01b      	b.n	800d8b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d87a:	4b10      	ldr	r3, [pc, #64]	; (800d8bc <prvInsertTimerInActiveList+0x7c>)
 800d87c:	681a      	ldr	r2, [r3, #0]
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	3304      	adds	r3, #4
 800d882:	4619      	mov	r1, r3
 800d884:	4610      	mov	r0, r2
 800d886:	f7fd fbce 	bl	800b026 <vListInsert>
 800d88a:	e012      	b.n	800d8b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	429a      	cmp	r2, r3
 800d892:	d206      	bcs.n	800d8a2 <prvInsertTimerInActiveList+0x62>
 800d894:	68ba      	ldr	r2, [r7, #8]
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	429a      	cmp	r2, r3
 800d89a:	d302      	bcc.n	800d8a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d89c:	2301      	movs	r3, #1
 800d89e:	617b      	str	r3, [r7, #20]
 800d8a0:	e007      	b.n	800d8b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d8a2:	4b07      	ldr	r3, [pc, #28]	; (800d8c0 <prvInsertTimerInActiveList+0x80>)
 800d8a4:	681a      	ldr	r2, [r3, #0]
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	3304      	adds	r3, #4
 800d8aa:	4619      	mov	r1, r3
 800d8ac:	4610      	mov	r0, r2
 800d8ae:	f7fd fbba 	bl	800b026 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d8b2:	697b      	ldr	r3, [r7, #20]
}
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	3718      	adds	r7, #24
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	200014dc 	.word	0x200014dc
 800d8c0:	200014d8 	.word	0x200014d8

0800d8c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b08e      	sub	sp, #56	; 0x38
 800d8c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d8ca:	e0ca      	b.n	800da62 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	da18      	bge.n	800d904 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d8d2:	1d3b      	adds	r3, r7, #4
 800d8d4:	3304      	adds	r3, #4
 800d8d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d10a      	bne.n	800d8f4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d8de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8e2:	f383 8811 	msr	BASEPRI, r3
 800d8e6:	f3bf 8f6f 	isb	sy
 800d8ea:	f3bf 8f4f 	dsb	sy
 800d8ee:	61fb      	str	r3, [r7, #28]
}
 800d8f0:	bf00      	nop
 800d8f2:	e7fe      	b.n	800d8f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d8f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8fa:	6850      	ldr	r0, [r2, #4]
 800d8fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8fe:	6892      	ldr	r2, [r2, #8]
 800d900:	4611      	mov	r1, r2
 800d902:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2b00      	cmp	r3, #0
 800d908:	f2c0 80ab 	blt.w	800da62 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d912:	695b      	ldr	r3, [r3, #20]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d004      	beq.n	800d922 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d91a:	3304      	adds	r3, #4
 800d91c:	4618      	mov	r0, r3
 800d91e:	f7fd fbbb 	bl	800b098 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d922:	463b      	mov	r3, r7
 800d924:	4618      	mov	r0, r3
 800d926:	f7ff ff6b 	bl	800d800 <prvSampleTimeNow>
 800d92a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2b09      	cmp	r3, #9
 800d930:	f200 8096 	bhi.w	800da60 <prvProcessReceivedCommands+0x19c>
 800d934:	a201      	add	r2, pc, #4	; (adr r2, 800d93c <prvProcessReceivedCommands+0x78>)
 800d936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d93a:	bf00      	nop
 800d93c:	0800d965 	.word	0x0800d965
 800d940:	0800d965 	.word	0x0800d965
 800d944:	0800d965 	.word	0x0800d965
 800d948:	0800d9d9 	.word	0x0800d9d9
 800d94c:	0800d9ed 	.word	0x0800d9ed
 800d950:	0800da37 	.word	0x0800da37
 800d954:	0800d965 	.word	0x0800d965
 800d958:	0800d965 	.word	0x0800d965
 800d95c:	0800d9d9 	.word	0x0800d9d9
 800d960:	0800d9ed 	.word	0x0800d9ed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d966:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d96a:	f043 0301 	orr.w	r3, r3, #1
 800d96e:	b2da      	uxtb	r2, r3
 800d970:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d972:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d976:	68ba      	ldr	r2, [r7, #8]
 800d978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d97a:	699b      	ldr	r3, [r3, #24]
 800d97c:	18d1      	adds	r1, r2, r3
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d982:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d984:	f7ff ff5c 	bl	800d840 <prvInsertTimerInActiveList>
 800d988:	4603      	mov	r3, r0
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d069      	beq.n	800da62 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d990:	6a1b      	ldr	r3, [r3, #32]
 800d992:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d994:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d998:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d99c:	f003 0304 	and.w	r3, r3, #4
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d05e      	beq.n	800da62 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d9a4:	68ba      	ldr	r2, [r7, #8]
 800d9a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9a8:	699b      	ldr	r3, [r3, #24]
 800d9aa:	441a      	add	r2, r3
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	9300      	str	r3, [sp, #0]
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9b6:	f7ff fe05 	bl	800d5c4 <xTimerGenericCommand>
 800d9ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d9bc:	6a3b      	ldr	r3, [r7, #32]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d14f      	bne.n	800da62 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d9c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9c6:	f383 8811 	msr	BASEPRI, r3
 800d9ca:	f3bf 8f6f 	isb	sy
 800d9ce:	f3bf 8f4f 	dsb	sy
 800d9d2:	61bb      	str	r3, [r7, #24]
}
 800d9d4:	bf00      	nop
 800d9d6:	e7fe      	b.n	800d9d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d9d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d9de:	f023 0301 	bic.w	r3, r3, #1
 800d9e2:	b2da      	uxtb	r2, r3
 800d9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d9ea:	e03a      	b.n	800da62 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d9f2:	f043 0301 	orr.w	r3, r3, #1
 800d9f6:	b2da      	uxtb	r2, r3
 800d9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d9fe:	68ba      	ldr	r2, [r7, #8]
 800da00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800da04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da06:	699b      	ldr	r3, [r3, #24]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d10a      	bne.n	800da22 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800da0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da10:	f383 8811 	msr	BASEPRI, r3
 800da14:	f3bf 8f6f 	isb	sy
 800da18:	f3bf 8f4f 	dsb	sy
 800da1c:	617b      	str	r3, [r7, #20]
}
 800da1e:	bf00      	nop
 800da20:	e7fe      	b.n	800da20 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800da22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da24:	699a      	ldr	r2, [r3, #24]
 800da26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da28:	18d1      	adds	r1, r2, r3
 800da2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800da2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da30:	f7ff ff06 	bl	800d840 <prvInsertTimerInActiveList>
					break;
 800da34:	e015      	b.n	800da62 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800da36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da38:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da3c:	f003 0302 	and.w	r3, r3, #2
 800da40:	2b00      	cmp	r3, #0
 800da42:	d103      	bne.n	800da4c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800da44:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da46:	f000 fbfb 	bl	800e240 <vPortFree>
 800da4a:	e00a      	b.n	800da62 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800da4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800da52:	f023 0301 	bic.w	r3, r3, #1
 800da56:	b2da      	uxtb	r2, r3
 800da58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800da5e:	e000      	b.n	800da62 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800da60:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800da62:	4b08      	ldr	r3, [pc, #32]	; (800da84 <prvProcessReceivedCommands+0x1c0>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	1d39      	adds	r1, r7, #4
 800da68:	2200      	movs	r2, #0
 800da6a:	4618      	mov	r0, r3
 800da6c:	f7fd ffc2 	bl	800b9f4 <xQueueReceive>
 800da70:	4603      	mov	r3, r0
 800da72:	2b00      	cmp	r3, #0
 800da74:	f47f af2a 	bne.w	800d8cc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800da78:	bf00      	nop
 800da7a:	bf00      	nop
 800da7c:	3730      	adds	r7, #48	; 0x30
 800da7e:	46bd      	mov	sp, r7
 800da80:	bd80      	pop	{r7, pc}
 800da82:	bf00      	nop
 800da84:	200014e0 	.word	0x200014e0

0800da88 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800da88:	b580      	push	{r7, lr}
 800da8a:	b088      	sub	sp, #32
 800da8c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800da8e:	e048      	b.n	800db22 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800da90:	4b2d      	ldr	r3, [pc, #180]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	68db      	ldr	r3, [r3, #12]
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da9a:	4b2b      	ldr	r3, [pc, #172]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	68db      	ldr	r3, [r3, #12]
 800daa0:	68db      	ldr	r3, [r3, #12]
 800daa2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	3304      	adds	r3, #4
 800daa8:	4618      	mov	r0, r3
 800daaa:	f7fd faf5 	bl	800b098 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	6a1b      	ldr	r3, [r3, #32]
 800dab2:	68f8      	ldr	r0, [r7, #12]
 800dab4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800dabc:	f003 0304 	and.w	r3, r3, #4
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d02e      	beq.n	800db22 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	699b      	ldr	r3, [r3, #24]
 800dac8:	693a      	ldr	r2, [r7, #16]
 800daca:	4413      	add	r3, r2
 800dacc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800dace:	68ba      	ldr	r2, [r7, #8]
 800dad0:	693b      	ldr	r3, [r7, #16]
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d90e      	bls.n	800daf4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	68ba      	ldr	r2, [r7, #8]
 800dada:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800dadc:	68fb      	ldr	r3, [r7, #12]
 800dade:	68fa      	ldr	r2, [r7, #12]
 800dae0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800dae2:	4b19      	ldr	r3, [pc, #100]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800dae4:	681a      	ldr	r2, [r3, #0]
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	3304      	adds	r3, #4
 800daea:	4619      	mov	r1, r3
 800daec:	4610      	mov	r0, r2
 800daee:	f7fd fa9a 	bl	800b026 <vListInsert>
 800daf2:	e016      	b.n	800db22 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800daf4:	2300      	movs	r3, #0
 800daf6:	9300      	str	r3, [sp, #0]
 800daf8:	2300      	movs	r3, #0
 800dafa:	693a      	ldr	r2, [r7, #16]
 800dafc:	2100      	movs	r1, #0
 800dafe:	68f8      	ldr	r0, [r7, #12]
 800db00:	f7ff fd60 	bl	800d5c4 <xTimerGenericCommand>
 800db04:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d10a      	bne.n	800db22 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800db0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db10:	f383 8811 	msr	BASEPRI, r3
 800db14:	f3bf 8f6f 	isb	sy
 800db18:	f3bf 8f4f 	dsb	sy
 800db1c:	603b      	str	r3, [r7, #0]
}
 800db1e:	bf00      	nop
 800db20:	e7fe      	b.n	800db20 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800db22:	4b09      	ldr	r3, [pc, #36]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d1b1      	bne.n	800da90 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800db2c:	4b06      	ldr	r3, [pc, #24]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800db32:	4b06      	ldr	r3, [pc, #24]	; (800db4c <prvSwitchTimerLists+0xc4>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	4a04      	ldr	r2, [pc, #16]	; (800db48 <prvSwitchTimerLists+0xc0>)
 800db38:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800db3a:	4a04      	ldr	r2, [pc, #16]	; (800db4c <prvSwitchTimerLists+0xc4>)
 800db3c:	697b      	ldr	r3, [r7, #20]
 800db3e:	6013      	str	r3, [r2, #0]
}
 800db40:	bf00      	nop
 800db42:	3718      	adds	r7, #24
 800db44:	46bd      	mov	sp, r7
 800db46:	bd80      	pop	{r7, pc}
 800db48:	200014d8 	.word	0x200014d8
 800db4c:	200014dc 	.word	0x200014dc

0800db50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800db50:	b580      	push	{r7, lr}
 800db52:	b082      	sub	sp, #8
 800db54:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800db56:	f000 f985 	bl	800de64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800db5a:	4b15      	ldr	r3, [pc, #84]	; (800dbb0 <prvCheckForValidListAndQueue+0x60>)
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d120      	bne.n	800dba4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800db62:	4814      	ldr	r0, [pc, #80]	; (800dbb4 <prvCheckForValidListAndQueue+0x64>)
 800db64:	f7fd fa0e 	bl	800af84 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800db68:	4813      	ldr	r0, [pc, #76]	; (800dbb8 <prvCheckForValidListAndQueue+0x68>)
 800db6a:	f7fd fa0b 	bl	800af84 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800db6e:	4b13      	ldr	r3, [pc, #76]	; (800dbbc <prvCheckForValidListAndQueue+0x6c>)
 800db70:	4a10      	ldr	r2, [pc, #64]	; (800dbb4 <prvCheckForValidListAndQueue+0x64>)
 800db72:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800db74:	4b12      	ldr	r3, [pc, #72]	; (800dbc0 <prvCheckForValidListAndQueue+0x70>)
 800db76:	4a10      	ldr	r2, [pc, #64]	; (800dbb8 <prvCheckForValidListAndQueue+0x68>)
 800db78:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800db7a:	2300      	movs	r3, #0
 800db7c:	9300      	str	r3, [sp, #0]
 800db7e:	4b11      	ldr	r3, [pc, #68]	; (800dbc4 <prvCheckForValidListAndQueue+0x74>)
 800db80:	4a11      	ldr	r2, [pc, #68]	; (800dbc8 <prvCheckForValidListAndQueue+0x78>)
 800db82:	2110      	movs	r1, #16
 800db84:	200a      	movs	r0, #10
 800db86:	f7fd fb19 	bl	800b1bc <xQueueGenericCreateStatic>
 800db8a:	4603      	mov	r3, r0
 800db8c:	4a08      	ldr	r2, [pc, #32]	; (800dbb0 <prvCheckForValidListAndQueue+0x60>)
 800db8e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800db90:	4b07      	ldr	r3, [pc, #28]	; (800dbb0 <prvCheckForValidListAndQueue+0x60>)
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d005      	beq.n	800dba4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800db98:	4b05      	ldr	r3, [pc, #20]	; (800dbb0 <prvCheckForValidListAndQueue+0x60>)
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	490b      	ldr	r1, [pc, #44]	; (800dbcc <prvCheckForValidListAndQueue+0x7c>)
 800db9e:	4618      	mov	r0, r3
 800dba0:	f7fe fae0 	bl	800c164 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dba4:	f000 f98e 	bl	800dec4 <vPortExitCritical>
}
 800dba8:	bf00      	nop
 800dbaa:	46bd      	mov	sp, r7
 800dbac:	bd80      	pop	{r7, pc}
 800dbae:	bf00      	nop
 800dbb0:	200014e0 	.word	0x200014e0
 800dbb4:	200014b0 	.word	0x200014b0
 800dbb8:	200014c4 	.word	0x200014c4
 800dbbc:	200014d8 	.word	0x200014d8
 800dbc0:	200014dc 	.word	0x200014dc
 800dbc4:	2000158c 	.word	0x2000158c
 800dbc8:	200014ec 	.word	0x200014ec
 800dbcc:	08011044 	.word	0x08011044

0800dbd0 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b086      	sub	sp, #24
 800dbd4:	af00      	add	r7, sp, #0
 800dbd6:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d10a      	bne.n	800dbf8 <pvTimerGetTimerID+0x28>
	__asm volatile
 800dbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbe6:	f383 8811 	msr	BASEPRI, r3
 800dbea:	f3bf 8f6f 	isb	sy
 800dbee:	f3bf 8f4f 	dsb	sy
 800dbf2:	60fb      	str	r3, [r7, #12]
}
 800dbf4:	bf00      	nop
 800dbf6:	e7fe      	b.n	800dbf6 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 800dbf8:	f000 f934 	bl	800de64 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 800dbfc:	697b      	ldr	r3, [r7, #20]
 800dbfe:	69db      	ldr	r3, [r3, #28]
 800dc00:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 800dc02:	f000 f95f 	bl	800dec4 <vPortExitCritical>

	return pvReturn;
 800dc06:	693b      	ldr	r3, [r7, #16]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3718      	adds	r7, #24
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dc10:	b480      	push	{r7}
 800dc12:	b085      	sub	sp, #20
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	60f8      	str	r0, [r7, #12]
 800dc18:	60b9      	str	r1, [r7, #8]
 800dc1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	3b04      	subs	r3, #4
 800dc20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dc28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	3b04      	subs	r3, #4
 800dc2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dc30:	68bb      	ldr	r3, [r7, #8]
 800dc32:	f023 0201 	bic.w	r2, r3, #1
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	3b04      	subs	r3, #4
 800dc3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dc40:	4a0c      	ldr	r2, [pc, #48]	; (800dc74 <pxPortInitialiseStack+0x64>)
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	3b14      	subs	r3, #20
 800dc4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dc4c:	687a      	ldr	r2, [r7, #4]
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	3b04      	subs	r3, #4
 800dc56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f06f 0202 	mvn.w	r2, #2
 800dc5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	3b20      	subs	r3, #32
 800dc64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dc66:	68fb      	ldr	r3, [r7, #12]
}
 800dc68:	4618      	mov	r0, r3
 800dc6a:	3714      	adds	r7, #20
 800dc6c:	46bd      	mov	sp, r7
 800dc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc72:	4770      	bx	lr
 800dc74:	0800dc79 	.word	0x0800dc79

0800dc78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dc78:	b480      	push	{r7}
 800dc7a:	b085      	sub	sp, #20
 800dc7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dc82:	4b12      	ldr	r3, [pc, #72]	; (800dccc <prvTaskExitError+0x54>)
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc8a:	d00a      	beq.n	800dca2 <prvTaskExitError+0x2a>
	__asm volatile
 800dc8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc90:	f383 8811 	msr	BASEPRI, r3
 800dc94:	f3bf 8f6f 	isb	sy
 800dc98:	f3bf 8f4f 	dsb	sy
 800dc9c:	60fb      	str	r3, [r7, #12]
}
 800dc9e:	bf00      	nop
 800dca0:	e7fe      	b.n	800dca0 <prvTaskExitError+0x28>
	__asm volatile
 800dca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dca6:	f383 8811 	msr	BASEPRI, r3
 800dcaa:	f3bf 8f6f 	isb	sy
 800dcae:	f3bf 8f4f 	dsb	sy
 800dcb2:	60bb      	str	r3, [r7, #8]
}
 800dcb4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dcb6:	bf00      	nop
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d0fc      	beq.n	800dcb8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dcbe:	bf00      	nop
 800dcc0:	bf00      	nop
 800dcc2:	3714      	adds	r7, #20
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr
 800dccc:	20000010 	.word	0x20000010

0800dcd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dcd0:	4b07      	ldr	r3, [pc, #28]	; (800dcf0 <pxCurrentTCBConst2>)
 800dcd2:	6819      	ldr	r1, [r3, #0]
 800dcd4:	6808      	ldr	r0, [r1, #0]
 800dcd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcda:	f380 8809 	msr	PSP, r0
 800dcde:	f3bf 8f6f 	isb	sy
 800dce2:	f04f 0000 	mov.w	r0, #0
 800dce6:	f380 8811 	msr	BASEPRI, r0
 800dcea:	4770      	bx	lr
 800dcec:	f3af 8000 	nop.w

0800dcf0 <pxCurrentTCBConst2>:
 800dcf0:	20000fb0 	.word	0x20000fb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dcf4:	bf00      	nop
 800dcf6:	bf00      	nop

0800dcf8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dcf8:	4808      	ldr	r0, [pc, #32]	; (800dd1c <prvPortStartFirstTask+0x24>)
 800dcfa:	6800      	ldr	r0, [r0, #0]
 800dcfc:	6800      	ldr	r0, [r0, #0]
 800dcfe:	f380 8808 	msr	MSP, r0
 800dd02:	f04f 0000 	mov.w	r0, #0
 800dd06:	f380 8814 	msr	CONTROL, r0
 800dd0a:	b662      	cpsie	i
 800dd0c:	b661      	cpsie	f
 800dd0e:	f3bf 8f4f 	dsb	sy
 800dd12:	f3bf 8f6f 	isb	sy
 800dd16:	df00      	svc	0
 800dd18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dd1a:	bf00      	nop
 800dd1c:	e000ed08 	.word	0xe000ed08

0800dd20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b086      	sub	sp, #24
 800dd24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dd26:	4b46      	ldr	r3, [pc, #280]	; (800de40 <xPortStartScheduler+0x120>)
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	4a46      	ldr	r2, [pc, #280]	; (800de44 <xPortStartScheduler+0x124>)
 800dd2c:	4293      	cmp	r3, r2
 800dd2e:	d10a      	bne.n	800dd46 <xPortStartScheduler+0x26>
	__asm volatile
 800dd30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd34:	f383 8811 	msr	BASEPRI, r3
 800dd38:	f3bf 8f6f 	isb	sy
 800dd3c:	f3bf 8f4f 	dsb	sy
 800dd40:	613b      	str	r3, [r7, #16]
}
 800dd42:	bf00      	nop
 800dd44:	e7fe      	b.n	800dd44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dd46:	4b3e      	ldr	r3, [pc, #248]	; (800de40 <xPortStartScheduler+0x120>)
 800dd48:	681b      	ldr	r3, [r3, #0]
 800dd4a:	4a3f      	ldr	r2, [pc, #252]	; (800de48 <xPortStartScheduler+0x128>)
 800dd4c:	4293      	cmp	r3, r2
 800dd4e:	d10a      	bne.n	800dd66 <xPortStartScheduler+0x46>
	__asm volatile
 800dd50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd54:	f383 8811 	msr	BASEPRI, r3
 800dd58:	f3bf 8f6f 	isb	sy
 800dd5c:	f3bf 8f4f 	dsb	sy
 800dd60:	60fb      	str	r3, [r7, #12]
}
 800dd62:	bf00      	nop
 800dd64:	e7fe      	b.n	800dd64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dd66:	4b39      	ldr	r3, [pc, #228]	; (800de4c <xPortStartScheduler+0x12c>)
 800dd68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dd6a:	697b      	ldr	r3, [r7, #20]
 800dd6c:	781b      	ldrb	r3, [r3, #0]
 800dd6e:	b2db      	uxtb	r3, r3
 800dd70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dd72:	697b      	ldr	r3, [r7, #20]
 800dd74:	22ff      	movs	r2, #255	; 0xff
 800dd76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dd78:	697b      	ldr	r3, [r7, #20]
 800dd7a:	781b      	ldrb	r3, [r3, #0]
 800dd7c:	b2db      	uxtb	r3, r3
 800dd7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dd80:	78fb      	ldrb	r3, [r7, #3]
 800dd82:	b2db      	uxtb	r3, r3
 800dd84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800dd88:	b2da      	uxtb	r2, r3
 800dd8a:	4b31      	ldr	r3, [pc, #196]	; (800de50 <xPortStartScheduler+0x130>)
 800dd8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dd8e:	4b31      	ldr	r3, [pc, #196]	; (800de54 <xPortStartScheduler+0x134>)
 800dd90:	2207      	movs	r2, #7
 800dd92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dd94:	e009      	b.n	800ddaa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800dd96:	4b2f      	ldr	r3, [pc, #188]	; (800de54 <xPortStartScheduler+0x134>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	3b01      	subs	r3, #1
 800dd9c:	4a2d      	ldr	r2, [pc, #180]	; (800de54 <xPortStartScheduler+0x134>)
 800dd9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dda0:	78fb      	ldrb	r3, [r7, #3]
 800dda2:	b2db      	uxtb	r3, r3
 800dda4:	005b      	lsls	r3, r3, #1
 800dda6:	b2db      	uxtb	r3, r3
 800dda8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ddaa:	78fb      	ldrb	r3, [r7, #3]
 800ddac:	b2db      	uxtb	r3, r3
 800ddae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ddb2:	2b80      	cmp	r3, #128	; 0x80
 800ddb4:	d0ef      	beq.n	800dd96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ddb6:	4b27      	ldr	r3, [pc, #156]	; (800de54 <xPortStartScheduler+0x134>)
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	f1c3 0307 	rsb	r3, r3, #7
 800ddbe:	2b04      	cmp	r3, #4
 800ddc0:	d00a      	beq.n	800ddd8 <xPortStartScheduler+0xb8>
	__asm volatile
 800ddc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddc6:	f383 8811 	msr	BASEPRI, r3
 800ddca:	f3bf 8f6f 	isb	sy
 800ddce:	f3bf 8f4f 	dsb	sy
 800ddd2:	60bb      	str	r3, [r7, #8]
}
 800ddd4:	bf00      	nop
 800ddd6:	e7fe      	b.n	800ddd6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ddd8:	4b1e      	ldr	r3, [pc, #120]	; (800de54 <xPortStartScheduler+0x134>)
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	021b      	lsls	r3, r3, #8
 800ddde:	4a1d      	ldr	r2, [pc, #116]	; (800de54 <xPortStartScheduler+0x134>)
 800dde0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dde2:	4b1c      	ldr	r3, [pc, #112]	; (800de54 <xPortStartScheduler+0x134>)
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ddea:	4a1a      	ldr	r2, [pc, #104]	; (800de54 <xPortStartScheduler+0x134>)
 800ddec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	b2da      	uxtb	r2, r3
 800ddf2:	697b      	ldr	r3, [r7, #20]
 800ddf4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ddf6:	4b18      	ldr	r3, [pc, #96]	; (800de58 <xPortStartScheduler+0x138>)
 800ddf8:	681b      	ldr	r3, [r3, #0]
 800ddfa:	4a17      	ldr	r2, [pc, #92]	; (800de58 <xPortStartScheduler+0x138>)
 800ddfc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800de00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800de02:	4b15      	ldr	r3, [pc, #84]	; (800de58 <xPortStartScheduler+0x138>)
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	4a14      	ldr	r2, [pc, #80]	; (800de58 <xPortStartScheduler+0x138>)
 800de08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800de0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800de0e:	f000 f8dd 	bl	800dfcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800de12:	4b12      	ldr	r3, [pc, #72]	; (800de5c <xPortStartScheduler+0x13c>)
 800de14:	2200      	movs	r2, #0
 800de16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800de18:	f000 f8fc 	bl	800e014 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800de1c:	4b10      	ldr	r3, [pc, #64]	; (800de60 <xPortStartScheduler+0x140>)
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4a0f      	ldr	r2, [pc, #60]	; (800de60 <xPortStartScheduler+0x140>)
 800de22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800de26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800de28:	f7ff ff66 	bl	800dcf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800de2c:	f7fe fe84 	bl	800cb38 <vTaskSwitchContext>
	prvTaskExitError();
 800de30:	f7ff ff22 	bl	800dc78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800de34:	2300      	movs	r3, #0
}
 800de36:	4618      	mov	r0, r3
 800de38:	3718      	adds	r7, #24
 800de3a:	46bd      	mov	sp, r7
 800de3c:	bd80      	pop	{r7, pc}
 800de3e:	bf00      	nop
 800de40:	e000ed00 	.word	0xe000ed00
 800de44:	410fc271 	.word	0x410fc271
 800de48:	410fc270 	.word	0x410fc270
 800de4c:	e000e400 	.word	0xe000e400
 800de50:	200015dc 	.word	0x200015dc
 800de54:	200015e0 	.word	0x200015e0
 800de58:	e000ed20 	.word	0xe000ed20
 800de5c:	20000010 	.word	0x20000010
 800de60:	e000ef34 	.word	0xe000ef34

0800de64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800de64:	b480      	push	{r7}
 800de66:	b083      	sub	sp, #12
 800de68:	af00      	add	r7, sp, #0
	__asm volatile
 800de6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de6e:	f383 8811 	msr	BASEPRI, r3
 800de72:	f3bf 8f6f 	isb	sy
 800de76:	f3bf 8f4f 	dsb	sy
 800de7a:	607b      	str	r3, [r7, #4]
}
 800de7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800de7e:	4b0f      	ldr	r3, [pc, #60]	; (800debc <vPortEnterCritical+0x58>)
 800de80:	681b      	ldr	r3, [r3, #0]
 800de82:	3301      	adds	r3, #1
 800de84:	4a0d      	ldr	r2, [pc, #52]	; (800debc <vPortEnterCritical+0x58>)
 800de86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800de88:	4b0c      	ldr	r3, [pc, #48]	; (800debc <vPortEnterCritical+0x58>)
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	2b01      	cmp	r3, #1
 800de8e:	d10f      	bne.n	800deb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800de90:	4b0b      	ldr	r3, [pc, #44]	; (800dec0 <vPortEnterCritical+0x5c>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	b2db      	uxtb	r3, r3
 800de96:	2b00      	cmp	r3, #0
 800de98:	d00a      	beq.n	800deb0 <vPortEnterCritical+0x4c>
	__asm volatile
 800de9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de9e:	f383 8811 	msr	BASEPRI, r3
 800dea2:	f3bf 8f6f 	isb	sy
 800dea6:	f3bf 8f4f 	dsb	sy
 800deaa:	603b      	str	r3, [r7, #0]
}
 800deac:	bf00      	nop
 800deae:	e7fe      	b.n	800deae <vPortEnterCritical+0x4a>
	}
}
 800deb0:	bf00      	nop
 800deb2:	370c      	adds	r7, #12
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr
 800debc:	20000010 	.word	0x20000010
 800dec0:	e000ed04 	.word	0xe000ed04

0800dec4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800dec4:	b480      	push	{r7}
 800dec6:	b083      	sub	sp, #12
 800dec8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800deca:	4b12      	ldr	r3, [pc, #72]	; (800df14 <vPortExitCritical+0x50>)
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d10a      	bne.n	800dee8 <vPortExitCritical+0x24>
	__asm volatile
 800ded2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ded6:	f383 8811 	msr	BASEPRI, r3
 800deda:	f3bf 8f6f 	isb	sy
 800dede:	f3bf 8f4f 	dsb	sy
 800dee2:	607b      	str	r3, [r7, #4]
}
 800dee4:	bf00      	nop
 800dee6:	e7fe      	b.n	800dee6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800dee8:	4b0a      	ldr	r3, [pc, #40]	; (800df14 <vPortExitCritical+0x50>)
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	3b01      	subs	r3, #1
 800deee:	4a09      	ldr	r2, [pc, #36]	; (800df14 <vPortExitCritical+0x50>)
 800def0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800def2:	4b08      	ldr	r3, [pc, #32]	; (800df14 <vPortExitCritical+0x50>)
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d105      	bne.n	800df06 <vPortExitCritical+0x42>
 800defa:	2300      	movs	r3, #0
 800defc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	f383 8811 	msr	BASEPRI, r3
}
 800df04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800df06:	bf00      	nop
 800df08:	370c      	adds	r7, #12
 800df0a:	46bd      	mov	sp, r7
 800df0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df10:	4770      	bx	lr
 800df12:	bf00      	nop
 800df14:	20000010 	.word	0x20000010
	...

0800df20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800df20:	f3ef 8009 	mrs	r0, PSP
 800df24:	f3bf 8f6f 	isb	sy
 800df28:	4b15      	ldr	r3, [pc, #84]	; (800df80 <pxCurrentTCBConst>)
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	f01e 0f10 	tst.w	lr, #16
 800df30:	bf08      	it	eq
 800df32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800df36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df3a:	6010      	str	r0, [r2, #0]
 800df3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800df40:	f04f 0050 	mov.w	r0, #80	; 0x50
 800df44:	f380 8811 	msr	BASEPRI, r0
 800df48:	f3bf 8f4f 	dsb	sy
 800df4c:	f3bf 8f6f 	isb	sy
 800df50:	f7fe fdf2 	bl	800cb38 <vTaskSwitchContext>
 800df54:	f04f 0000 	mov.w	r0, #0
 800df58:	f380 8811 	msr	BASEPRI, r0
 800df5c:	bc09      	pop	{r0, r3}
 800df5e:	6819      	ldr	r1, [r3, #0]
 800df60:	6808      	ldr	r0, [r1, #0]
 800df62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df66:	f01e 0f10 	tst.w	lr, #16
 800df6a:	bf08      	it	eq
 800df6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800df70:	f380 8809 	msr	PSP, r0
 800df74:	f3bf 8f6f 	isb	sy
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	f3af 8000 	nop.w

0800df80 <pxCurrentTCBConst>:
 800df80:	20000fb0 	.word	0x20000fb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800df84:	bf00      	nop
 800df86:	bf00      	nop

0800df88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	b082      	sub	sp, #8
 800df8c:	af00      	add	r7, sp, #0
	__asm volatile
 800df8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df92:	f383 8811 	msr	BASEPRI, r3
 800df96:	f3bf 8f6f 	isb	sy
 800df9a:	f3bf 8f4f 	dsb	sy
 800df9e:	607b      	str	r3, [r7, #4]
}
 800dfa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800dfa2:	f7fe fd0f 	bl	800c9c4 <xTaskIncrementTick>
 800dfa6:	4603      	mov	r3, r0
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d003      	beq.n	800dfb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800dfac:	4b06      	ldr	r3, [pc, #24]	; (800dfc8 <xPortSysTickHandler+0x40>)
 800dfae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfb2:	601a      	str	r2, [r3, #0]
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800dfb8:	683b      	ldr	r3, [r7, #0]
 800dfba:	f383 8811 	msr	BASEPRI, r3
}
 800dfbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800dfc0:	bf00      	nop
 800dfc2:	3708      	adds	r7, #8
 800dfc4:	46bd      	mov	sp, r7
 800dfc6:	bd80      	pop	{r7, pc}
 800dfc8:	e000ed04 	.word	0xe000ed04

0800dfcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800dfcc:	b480      	push	{r7}
 800dfce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800dfd0:	4b0b      	ldr	r3, [pc, #44]	; (800e000 <vPortSetupTimerInterrupt+0x34>)
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800dfd6:	4b0b      	ldr	r3, [pc, #44]	; (800e004 <vPortSetupTimerInterrupt+0x38>)
 800dfd8:	2200      	movs	r2, #0
 800dfda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800dfdc:	4b0a      	ldr	r3, [pc, #40]	; (800e008 <vPortSetupTimerInterrupt+0x3c>)
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	4a0a      	ldr	r2, [pc, #40]	; (800e00c <vPortSetupTimerInterrupt+0x40>)
 800dfe2:	fba2 2303 	umull	r2, r3, r2, r3
 800dfe6:	099b      	lsrs	r3, r3, #6
 800dfe8:	4a09      	ldr	r2, [pc, #36]	; (800e010 <vPortSetupTimerInterrupt+0x44>)
 800dfea:	3b01      	subs	r3, #1
 800dfec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800dfee:	4b04      	ldr	r3, [pc, #16]	; (800e000 <vPortSetupTimerInterrupt+0x34>)
 800dff0:	2207      	movs	r2, #7
 800dff2:	601a      	str	r2, [r3, #0]
}
 800dff4:	bf00      	nop
 800dff6:	46bd      	mov	sp, r7
 800dff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dffc:	4770      	bx	lr
 800dffe:	bf00      	nop
 800e000:	e000e010 	.word	0xe000e010
 800e004:	e000e018 	.word	0xe000e018
 800e008:	20000004 	.word	0x20000004
 800e00c:	10624dd3 	.word	0x10624dd3
 800e010:	e000e014 	.word	0xe000e014

0800e014 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e014:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e024 <vPortEnableVFP+0x10>
 800e018:	6801      	ldr	r1, [r0, #0]
 800e01a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e01e:	6001      	str	r1, [r0, #0]
 800e020:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e022:	bf00      	nop
 800e024:	e000ed88 	.word	0xe000ed88

0800e028 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e028:	b480      	push	{r7}
 800e02a:	b085      	sub	sp, #20
 800e02c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e02e:	f3ef 8305 	mrs	r3, IPSR
 800e032:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	2b0f      	cmp	r3, #15
 800e038:	d914      	bls.n	800e064 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e03a:	4a17      	ldr	r2, [pc, #92]	; (800e098 <vPortValidateInterruptPriority+0x70>)
 800e03c:	68fb      	ldr	r3, [r7, #12]
 800e03e:	4413      	add	r3, r2
 800e040:	781b      	ldrb	r3, [r3, #0]
 800e042:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e044:	4b15      	ldr	r3, [pc, #84]	; (800e09c <vPortValidateInterruptPriority+0x74>)
 800e046:	781b      	ldrb	r3, [r3, #0]
 800e048:	7afa      	ldrb	r2, [r7, #11]
 800e04a:	429a      	cmp	r2, r3
 800e04c:	d20a      	bcs.n	800e064 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e052:	f383 8811 	msr	BASEPRI, r3
 800e056:	f3bf 8f6f 	isb	sy
 800e05a:	f3bf 8f4f 	dsb	sy
 800e05e:	607b      	str	r3, [r7, #4]
}
 800e060:	bf00      	nop
 800e062:	e7fe      	b.n	800e062 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e064:	4b0e      	ldr	r3, [pc, #56]	; (800e0a0 <vPortValidateInterruptPriority+0x78>)
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e06c:	4b0d      	ldr	r3, [pc, #52]	; (800e0a4 <vPortValidateInterruptPriority+0x7c>)
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	429a      	cmp	r2, r3
 800e072:	d90a      	bls.n	800e08a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e078:	f383 8811 	msr	BASEPRI, r3
 800e07c:	f3bf 8f6f 	isb	sy
 800e080:	f3bf 8f4f 	dsb	sy
 800e084:	603b      	str	r3, [r7, #0]
}
 800e086:	bf00      	nop
 800e088:	e7fe      	b.n	800e088 <vPortValidateInterruptPriority+0x60>
	}
 800e08a:	bf00      	nop
 800e08c:	3714      	adds	r7, #20
 800e08e:	46bd      	mov	sp, r7
 800e090:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e094:	4770      	bx	lr
 800e096:	bf00      	nop
 800e098:	e000e3f0 	.word	0xe000e3f0
 800e09c:	200015dc 	.word	0x200015dc
 800e0a0:	e000ed0c 	.word	0xe000ed0c
 800e0a4:	200015e0 	.word	0x200015e0

0800e0a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b08a      	sub	sp, #40	; 0x28
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e0b4:	f7fe fbb8 	bl	800c828 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e0b8:	4b5b      	ldr	r3, [pc, #364]	; (800e228 <pvPortMalloc+0x180>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d101      	bne.n	800e0c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e0c0:	f000 f920 	bl	800e304 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e0c4:	4b59      	ldr	r3, [pc, #356]	; (800e22c <pvPortMalloc+0x184>)
 800e0c6:	681a      	ldr	r2, [r3, #0]
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	4013      	ands	r3, r2
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	f040 8093 	bne.w	800e1f8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d01d      	beq.n	800e114 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e0d8:	2208      	movs	r2, #8
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	4413      	add	r3, r2
 800e0de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f003 0307 	and.w	r3, r3, #7
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d014      	beq.n	800e114 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f023 0307 	bic.w	r3, r3, #7
 800e0f0:	3308      	adds	r3, #8
 800e0f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	f003 0307 	and.w	r3, r3, #7
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d00a      	beq.n	800e114 <pvPortMalloc+0x6c>
	__asm volatile
 800e0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e102:	f383 8811 	msr	BASEPRI, r3
 800e106:	f3bf 8f6f 	isb	sy
 800e10a:	f3bf 8f4f 	dsb	sy
 800e10e:	617b      	str	r3, [r7, #20]
}
 800e110:	bf00      	nop
 800e112:	e7fe      	b.n	800e112 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	2b00      	cmp	r3, #0
 800e118:	d06e      	beq.n	800e1f8 <pvPortMalloc+0x150>
 800e11a:	4b45      	ldr	r3, [pc, #276]	; (800e230 <pvPortMalloc+0x188>)
 800e11c:	681b      	ldr	r3, [r3, #0]
 800e11e:	687a      	ldr	r2, [r7, #4]
 800e120:	429a      	cmp	r2, r3
 800e122:	d869      	bhi.n	800e1f8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e124:	4b43      	ldr	r3, [pc, #268]	; (800e234 <pvPortMalloc+0x18c>)
 800e126:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e128:	4b42      	ldr	r3, [pc, #264]	; (800e234 <pvPortMalloc+0x18c>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e12e:	e004      	b.n	800e13a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e132:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13c:	685b      	ldr	r3, [r3, #4]
 800e13e:	687a      	ldr	r2, [r7, #4]
 800e140:	429a      	cmp	r2, r3
 800e142:	d903      	bls.n	800e14c <pvPortMalloc+0xa4>
 800e144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d1f1      	bne.n	800e130 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e14c:	4b36      	ldr	r3, [pc, #216]	; (800e228 <pvPortMalloc+0x180>)
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e152:	429a      	cmp	r2, r3
 800e154:	d050      	beq.n	800e1f8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e156:	6a3b      	ldr	r3, [r7, #32]
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	2208      	movs	r2, #8
 800e15c:	4413      	add	r3, r2
 800e15e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e162:	681a      	ldr	r2, [r3, #0]
 800e164:	6a3b      	ldr	r3, [r7, #32]
 800e166:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e16a:	685a      	ldr	r2, [r3, #4]
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	1ad2      	subs	r2, r2, r3
 800e170:	2308      	movs	r3, #8
 800e172:	005b      	lsls	r3, r3, #1
 800e174:	429a      	cmp	r2, r3
 800e176:	d91f      	bls.n	800e1b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	4413      	add	r3, r2
 800e17e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e180:	69bb      	ldr	r3, [r7, #24]
 800e182:	f003 0307 	and.w	r3, r3, #7
 800e186:	2b00      	cmp	r3, #0
 800e188:	d00a      	beq.n	800e1a0 <pvPortMalloc+0xf8>
	__asm volatile
 800e18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e18e:	f383 8811 	msr	BASEPRI, r3
 800e192:	f3bf 8f6f 	isb	sy
 800e196:	f3bf 8f4f 	dsb	sy
 800e19a:	613b      	str	r3, [r7, #16]
}
 800e19c:	bf00      	nop
 800e19e:	e7fe      	b.n	800e19e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1a2:	685a      	ldr	r2, [r3, #4]
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	1ad2      	subs	r2, r2, r3
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e1b2:	69b8      	ldr	r0, [r7, #24]
 800e1b4:	f000 f908 	bl	800e3c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e1b8:	4b1d      	ldr	r3, [pc, #116]	; (800e230 <pvPortMalloc+0x188>)
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1be:	685b      	ldr	r3, [r3, #4]
 800e1c0:	1ad3      	subs	r3, r2, r3
 800e1c2:	4a1b      	ldr	r2, [pc, #108]	; (800e230 <pvPortMalloc+0x188>)
 800e1c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e1c6:	4b1a      	ldr	r3, [pc, #104]	; (800e230 <pvPortMalloc+0x188>)
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	4b1b      	ldr	r3, [pc, #108]	; (800e238 <pvPortMalloc+0x190>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d203      	bcs.n	800e1da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e1d2:	4b17      	ldr	r3, [pc, #92]	; (800e230 <pvPortMalloc+0x188>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	4a18      	ldr	r2, [pc, #96]	; (800e238 <pvPortMalloc+0x190>)
 800e1d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e1da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1dc:	685a      	ldr	r2, [r3, #4]
 800e1de:	4b13      	ldr	r3, [pc, #76]	; (800e22c <pvPortMalloc+0x184>)
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	431a      	orrs	r2, r3
 800e1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e1ee:	4b13      	ldr	r3, [pc, #76]	; (800e23c <pvPortMalloc+0x194>)
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	3301      	adds	r3, #1
 800e1f4:	4a11      	ldr	r2, [pc, #68]	; (800e23c <pvPortMalloc+0x194>)
 800e1f6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e1f8:	f7fe fb24 	bl	800c844 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e1fc:	69fb      	ldr	r3, [r7, #28]
 800e1fe:	f003 0307 	and.w	r3, r3, #7
 800e202:	2b00      	cmp	r3, #0
 800e204:	d00a      	beq.n	800e21c <pvPortMalloc+0x174>
	__asm volatile
 800e206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e20a:	f383 8811 	msr	BASEPRI, r3
 800e20e:	f3bf 8f6f 	isb	sy
 800e212:	f3bf 8f4f 	dsb	sy
 800e216:	60fb      	str	r3, [r7, #12]
}
 800e218:	bf00      	nop
 800e21a:	e7fe      	b.n	800e21a <pvPortMalloc+0x172>
	return pvReturn;
 800e21c:	69fb      	ldr	r3, [r7, #28]
}
 800e21e:	4618      	mov	r0, r3
 800e220:	3728      	adds	r7, #40	; 0x28
 800e222:	46bd      	mov	sp, r7
 800e224:	bd80      	pop	{r7, pc}
 800e226:	bf00      	nop
 800e228:	200051ec 	.word	0x200051ec
 800e22c:	20005200 	.word	0x20005200
 800e230:	200051f0 	.word	0x200051f0
 800e234:	200051e4 	.word	0x200051e4
 800e238:	200051f4 	.word	0x200051f4
 800e23c:	200051f8 	.word	0x200051f8

0800e240 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b086      	sub	sp, #24
 800e244:	af00      	add	r7, sp, #0
 800e246:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d04d      	beq.n	800e2ee <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e252:	2308      	movs	r3, #8
 800e254:	425b      	negs	r3, r3
 800e256:	697a      	ldr	r2, [r7, #20]
 800e258:	4413      	add	r3, r2
 800e25a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e25c:	697b      	ldr	r3, [r7, #20]
 800e25e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e260:	693b      	ldr	r3, [r7, #16]
 800e262:	685a      	ldr	r2, [r3, #4]
 800e264:	4b24      	ldr	r3, [pc, #144]	; (800e2f8 <vPortFree+0xb8>)
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	4013      	ands	r3, r2
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d10a      	bne.n	800e284 <vPortFree+0x44>
	__asm volatile
 800e26e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e272:	f383 8811 	msr	BASEPRI, r3
 800e276:	f3bf 8f6f 	isb	sy
 800e27a:	f3bf 8f4f 	dsb	sy
 800e27e:	60fb      	str	r3, [r7, #12]
}
 800e280:	bf00      	nop
 800e282:	e7fe      	b.n	800e282 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d00a      	beq.n	800e2a2 <vPortFree+0x62>
	__asm volatile
 800e28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e290:	f383 8811 	msr	BASEPRI, r3
 800e294:	f3bf 8f6f 	isb	sy
 800e298:	f3bf 8f4f 	dsb	sy
 800e29c:	60bb      	str	r3, [r7, #8]
}
 800e29e:	bf00      	nop
 800e2a0:	e7fe      	b.n	800e2a0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	685a      	ldr	r2, [r3, #4]
 800e2a6:	4b14      	ldr	r3, [pc, #80]	; (800e2f8 <vPortFree+0xb8>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	4013      	ands	r3, r2
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d01e      	beq.n	800e2ee <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e2b0:	693b      	ldr	r3, [r7, #16]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d11a      	bne.n	800e2ee <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e2b8:	693b      	ldr	r3, [r7, #16]
 800e2ba:	685a      	ldr	r2, [r3, #4]
 800e2bc:	4b0e      	ldr	r3, [pc, #56]	; (800e2f8 <vPortFree+0xb8>)
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	43db      	mvns	r3, r3
 800e2c2:	401a      	ands	r2, r3
 800e2c4:	693b      	ldr	r3, [r7, #16]
 800e2c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e2c8:	f7fe faae 	bl	800c828 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e2cc:	693b      	ldr	r3, [r7, #16]
 800e2ce:	685a      	ldr	r2, [r3, #4]
 800e2d0:	4b0a      	ldr	r3, [pc, #40]	; (800e2fc <vPortFree+0xbc>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	4413      	add	r3, r2
 800e2d6:	4a09      	ldr	r2, [pc, #36]	; (800e2fc <vPortFree+0xbc>)
 800e2d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e2da:	6938      	ldr	r0, [r7, #16]
 800e2dc:	f000 f874 	bl	800e3c8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e2e0:	4b07      	ldr	r3, [pc, #28]	; (800e300 <vPortFree+0xc0>)
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	3301      	adds	r3, #1
 800e2e6:	4a06      	ldr	r2, [pc, #24]	; (800e300 <vPortFree+0xc0>)
 800e2e8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e2ea:	f7fe faab 	bl	800c844 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e2ee:	bf00      	nop
 800e2f0:	3718      	adds	r7, #24
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	bd80      	pop	{r7, pc}
 800e2f6:	bf00      	nop
 800e2f8:	20005200 	.word	0x20005200
 800e2fc:	200051f0 	.word	0x200051f0
 800e300:	200051fc 	.word	0x200051fc

0800e304 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e304:	b480      	push	{r7}
 800e306:	b085      	sub	sp, #20
 800e308:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e30a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800e30e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e310:	4b27      	ldr	r3, [pc, #156]	; (800e3b0 <prvHeapInit+0xac>)
 800e312:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	f003 0307 	and.w	r3, r3, #7
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d00c      	beq.n	800e338 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	3307      	adds	r3, #7
 800e322:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	f023 0307 	bic.w	r3, r3, #7
 800e32a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e32c:	68ba      	ldr	r2, [r7, #8]
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	1ad3      	subs	r3, r2, r3
 800e332:	4a1f      	ldr	r2, [pc, #124]	; (800e3b0 <prvHeapInit+0xac>)
 800e334:	4413      	add	r3, r2
 800e336:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e338:	68fb      	ldr	r3, [r7, #12]
 800e33a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e33c:	4a1d      	ldr	r2, [pc, #116]	; (800e3b4 <prvHeapInit+0xb0>)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e342:	4b1c      	ldr	r3, [pc, #112]	; (800e3b4 <prvHeapInit+0xb0>)
 800e344:	2200      	movs	r2, #0
 800e346:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	68ba      	ldr	r2, [r7, #8]
 800e34c:	4413      	add	r3, r2
 800e34e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e350:	2208      	movs	r2, #8
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	1a9b      	subs	r3, r3, r2
 800e356:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	f023 0307 	bic.w	r3, r3, #7
 800e35e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	4a15      	ldr	r2, [pc, #84]	; (800e3b8 <prvHeapInit+0xb4>)
 800e364:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e366:	4b14      	ldr	r3, [pc, #80]	; (800e3b8 <prvHeapInit+0xb4>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	2200      	movs	r2, #0
 800e36c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e36e:	4b12      	ldr	r3, [pc, #72]	; (800e3b8 <prvHeapInit+0xb4>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	2200      	movs	r2, #0
 800e374:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	68fa      	ldr	r2, [r7, #12]
 800e37e:	1ad2      	subs	r2, r2, r3
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e384:	4b0c      	ldr	r3, [pc, #48]	; (800e3b8 <prvHeapInit+0xb4>)
 800e386:	681a      	ldr	r2, [r3, #0]
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	685b      	ldr	r3, [r3, #4]
 800e390:	4a0a      	ldr	r2, [pc, #40]	; (800e3bc <prvHeapInit+0xb8>)
 800e392:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e394:	683b      	ldr	r3, [r7, #0]
 800e396:	685b      	ldr	r3, [r3, #4]
 800e398:	4a09      	ldr	r2, [pc, #36]	; (800e3c0 <prvHeapInit+0xbc>)
 800e39a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e39c:	4b09      	ldr	r3, [pc, #36]	; (800e3c4 <prvHeapInit+0xc0>)
 800e39e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e3a2:	601a      	str	r2, [r3, #0]
}
 800e3a4:	bf00      	nop
 800e3a6:	3714      	adds	r7, #20
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ae:	4770      	bx	lr
 800e3b0:	200015e4 	.word	0x200015e4
 800e3b4:	200051e4 	.word	0x200051e4
 800e3b8:	200051ec 	.word	0x200051ec
 800e3bc:	200051f4 	.word	0x200051f4
 800e3c0:	200051f0 	.word	0x200051f0
 800e3c4:	20005200 	.word	0x20005200

0800e3c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e3c8:	b480      	push	{r7}
 800e3ca:	b085      	sub	sp, #20
 800e3cc:	af00      	add	r7, sp, #0
 800e3ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e3d0:	4b28      	ldr	r3, [pc, #160]	; (800e474 <prvInsertBlockIntoFreeList+0xac>)
 800e3d2:	60fb      	str	r3, [r7, #12]
 800e3d4:	e002      	b.n	800e3dc <prvInsertBlockIntoFreeList+0x14>
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	60fb      	str	r3, [r7, #12]
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	687a      	ldr	r2, [r7, #4]
 800e3e2:	429a      	cmp	r2, r3
 800e3e4:	d8f7      	bhi.n	800e3d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	685b      	ldr	r3, [r3, #4]
 800e3ee:	68ba      	ldr	r2, [r7, #8]
 800e3f0:	4413      	add	r3, r2
 800e3f2:	687a      	ldr	r2, [r7, #4]
 800e3f4:	429a      	cmp	r2, r3
 800e3f6:	d108      	bne.n	800e40a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	685a      	ldr	r2, [r3, #4]
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	685b      	ldr	r3, [r3, #4]
 800e400:	441a      	add	r2, r3
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e406:	68fb      	ldr	r3, [r7, #12]
 800e408:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	685b      	ldr	r3, [r3, #4]
 800e412:	68ba      	ldr	r2, [r7, #8]
 800e414:	441a      	add	r2, r3
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	429a      	cmp	r2, r3
 800e41c:	d118      	bne.n	800e450 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	681a      	ldr	r2, [r3, #0]
 800e422:	4b15      	ldr	r3, [pc, #84]	; (800e478 <prvInsertBlockIntoFreeList+0xb0>)
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	429a      	cmp	r2, r3
 800e428:	d00d      	beq.n	800e446 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	685a      	ldr	r2, [r3, #4]
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	685b      	ldr	r3, [r3, #4]
 800e434:	441a      	add	r2, r3
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	681a      	ldr	r2, [r3, #0]
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	601a      	str	r2, [r3, #0]
 800e444:	e008      	b.n	800e458 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e446:	4b0c      	ldr	r3, [pc, #48]	; (800e478 <prvInsertBlockIntoFreeList+0xb0>)
 800e448:	681a      	ldr	r2, [r3, #0]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	601a      	str	r2, [r3, #0]
 800e44e:	e003      	b.n	800e458 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681a      	ldr	r2, [r3, #0]
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e458:	68fa      	ldr	r2, [r7, #12]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d002      	beq.n	800e466 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e466:	bf00      	nop
 800e468:	3714      	adds	r7, #20
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	200051e4 	.word	0x200051e4
 800e478:	200051ec 	.word	0x200051ec

0800e47c <__cvt>:
 800e47c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e480:	ec55 4b10 	vmov	r4, r5, d0
 800e484:	2d00      	cmp	r5, #0
 800e486:	460e      	mov	r6, r1
 800e488:	4619      	mov	r1, r3
 800e48a:	462b      	mov	r3, r5
 800e48c:	bfbb      	ittet	lt
 800e48e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e492:	461d      	movlt	r5, r3
 800e494:	2300      	movge	r3, #0
 800e496:	232d      	movlt	r3, #45	; 0x2d
 800e498:	700b      	strb	r3, [r1, #0]
 800e49a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e49c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e4a0:	4691      	mov	r9, r2
 800e4a2:	f023 0820 	bic.w	r8, r3, #32
 800e4a6:	bfbc      	itt	lt
 800e4a8:	4622      	movlt	r2, r4
 800e4aa:	4614      	movlt	r4, r2
 800e4ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e4b0:	d005      	beq.n	800e4be <__cvt+0x42>
 800e4b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800e4b6:	d100      	bne.n	800e4ba <__cvt+0x3e>
 800e4b8:	3601      	adds	r6, #1
 800e4ba:	2102      	movs	r1, #2
 800e4bc:	e000      	b.n	800e4c0 <__cvt+0x44>
 800e4be:	2103      	movs	r1, #3
 800e4c0:	ab03      	add	r3, sp, #12
 800e4c2:	9301      	str	r3, [sp, #4]
 800e4c4:	ab02      	add	r3, sp, #8
 800e4c6:	9300      	str	r3, [sp, #0]
 800e4c8:	ec45 4b10 	vmov	d0, r4, r5
 800e4cc:	4653      	mov	r3, sl
 800e4ce:	4632      	mov	r2, r6
 800e4d0:	f000 fe9a 	bl	800f208 <_dtoa_r>
 800e4d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e4d8:	4607      	mov	r7, r0
 800e4da:	d102      	bne.n	800e4e2 <__cvt+0x66>
 800e4dc:	f019 0f01 	tst.w	r9, #1
 800e4e0:	d022      	beq.n	800e528 <__cvt+0xac>
 800e4e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800e4e6:	eb07 0906 	add.w	r9, r7, r6
 800e4ea:	d110      	bne.n	800e50e <__cvt+0x92>
 800e4ec:	783b      	ldrb	r3, [r7, #0]
 800e4ee:	2b30      	cmp	r3, #48	; 0x30
 800e4f0:	d10a      	bne.n	800e508 <__cvt+0x8c>
 800e4f2:	2200      	movs	r2, #0
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	4620      	mov	r0, r4
 800e4f8:	4629      	mov	r1, r5
 800e4fa:	f7f2 fb05 	bl	8000b08 <__aeabi_dcmpeq>
 800e4fe:	b918      	cbnz	r0, 800e508 <__cvt+0x8c>
 800e500:	f1c6 0601 	rsb	r6, r6, #1
 800e504:	f8ca 6000 	str.w	r6, [sl]
 800e508:	f8da 3000 	ldr.w	r3, [sl]
 800e50c:	4499      	add	r9, r3
 800e50e:	2200      	movs	r2, #0
 800e510:	2300      	movs	r3, #0
 800e512:	4620      	mov	r0, r4
 800e514:	4629      	mov	r1, r5
 800e516:	f7f2 faf7 	bl	8000b08 <__aeabi_dcmpeq>
 800e51a:	b108      	cbz	r0, 800e520 <__cvt+0xa4>
 800e51c:	f8cd 900c 	str.w	r9, [sp, #12]
 800e520:	2230      	movs	r2, #48	; 0x30
 800e522:	9b03      	ldr	r3, [sp, #12]
 800e524:	454b      	cmp	r3, r9
 800e526:	d307      	bcc.n	800e538 <__cvt+0xbc>
 800e528:	9b03      	ldr	r3, [sp, #12]
 800e52a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e52c:	1bdb      	subs	r3, r3, r7
 800e52e:	4638      	mov	r0, r7
 800e530:	6013      	str	r3, [r2, #0]
 800e532:	b004      	add	sp, #16
 800e534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e538:	1c59      	adds	r1, r3, #1
 800e53a:	9103      	str	r1, [sp, #12]
 800e53c:	701a      	strb	r2, [r3, #0]
 800e53e:	e7f0      	b.n	800e522 <__cvt+0xa6>

0800e540 <__exponent>:
 800e540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e542:	4603      	mov	r3, r0
 800e544:	2900      	cmp	r1, #0
 800e546:	bfb8      	it	lt
 800e548:	4249      	neglt	r1, r1
 800e54a:	f803 2b02 	strb.w	r2, [r3], #2
 800e54e:	bfb4      	ite	lt
 800e550:	222d      	movlt	r2, #45	; 0x2d
 800e552:	222b      	movge	r2, #43	; 0x2b
 800e554:	2909      	cmp	r1, #9
 800e556:	7042      	strb	r2, [r0, #1]
 800e558:	dd2a      	ble.n	800e5b0 <__exponent+0x70>
 800e55a:	f10d 0207 	add.w	r2, sp, #7
 800e55e:	4617      	mov	r7, r2
 800e560:	260a      	movs	r6, #10
 800e562:	4694      	mov	ip, r2
 800e564:	fb91 f5f6 	sdiv	r5, r1, r6
 800e568:	fb06 1415 	mls	r4, r6, r5, r1
 800e56c:	3430      	adds	r4, #48	; 0x30
 800e56e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800e572:	460c      	mov	r4, r1
 800e574:	2c63      	cmp	r4, #99	; 0x63
 800e576:	f102 32ff 	add.w	r2, r2, #4294967295
 800e57a:	4629      	mov	r1, r5
 800e57c:	dcf1      	bgt.n	800e562 <__exponent+0x22>
 800e57e:	3130      	adds	r1, #48	; 0x30
 800e580:	f1ac 0402 	sub.w	r4, ip, #2
 800e584:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e588:	1c41      	adds	r1, r0, #1
 800e58a:	4622      	mov	r2, r4
 800e58c:	42ba      	cmp	r2, r7
 800e58e:	d30a      	bcc.n	800e5a6 <__exponent+0x66>
 800e590:	f10d 0209 	add.w	r2, sp, #9
 800e594:	eba2 020c 	sub.w	r2, r2, ip
 800e598:	42bc      	cmp	r4, r7
 800e59a:	bf88      	it	hi
 800e59c:	2200      	movhi	r2, #0
 800e59e:	4413      	add	r3, r2
 800e5a0:	1a18      	subs	r0, r3, r0
 800e5a2:	b003      	add	sp, #12
 800e5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e5aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 800e5ae:	e7ed      	b.n	800e58c <__exponent+0x4c>
 800e5b0:	2330      	movs	r3, #48	; 0x30
 800e5b2:	3130      	adds	r1, #48	; 0x30
 800e5b4:	7083      	strb	r3, [r0, #2]
 800e5b6:	70c1      	strb	r1, [r0, #3]
 800e5b8:	1d03      	adds	r3, r0, #4
 800e5ba:	e7f1      	b.n	800e5a0 <__exponent+0x60>

0800e5bc <_printf_float>:
 800e5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c0:	ed2d 8b02 	vpush	{d8}
 800e5c4:	b08d      	sub	sp, #52	; 0x34
 800e5c6:	460c      	mov	r4, r1
 800e5c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e5cc:	4616      	mov	r6, r2
 800e5ce:	461f      	mov	r7, r3
 800e5d0:	4605      	mov	r5, r0
 800e5d2:	f000 fcb5 	bl	800ef40 <_localeconv_r>
 800e5d6:	f8d0 a000 	ldr.w	sl, [r0]
 800e5da:	4650      	mov	r0, sl
 800e5dc:	f7f1 fe68 	bl	80002b0 <strlen>
 800e5e0:	2300      	movs	r3, #0
 800e5e2:	930a      	str	r3, [sp, #40]	; 0x28
 800e5e4:	6823      	ldr	r3, [r4, #0]
 800e5e6:	9305      	str	r3, [sp, #20]
 800e5e8:	f8d8 3000 	ldr.w	r3, [r8]
 800e5ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e5f0:	3307      	adds	r3, #7
 800e5f2:	f023 0307 	bic.w	r3, r3, #7
 800e5f6:	f103 0208 	add.w	r2, r3, #8
 800e5fa:	f8c8 2000 	str.w	r2, [r8]
 800e5fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e602:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e606:	9307      	str	r3, [sp, #28]
 800e608:	f8cd 8018 	str.w	r8, [sp, #24]
 800e60c:	ee08 0a10 	vmov	s16, r0
 800e610:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800e614:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e618:	4b9e      	ldr	r3, [pc, #632]	; (800e894 <_printf_float+0x2d8>)
 800e61a:	f04f 32ff 	mov.w	r2, #4294967295
 800e61e:	f7f2 faa5 	bl	8000b6c <__aeabi_dcmpun>
 800e622:	bb88      	cbnz	r0, 800e688 <_printf_float+0xcc>
 800e624:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e628:	4b9a      	ldr	r3, [pc, #616]	; (800e894 <_printf_float+0x2d8>)
 800e62a:	f04f 32ff 	mov.w	r2, #4294967295
 800e62e:	f7f2 fa7f 	bl	8000b30 <__aeabi_dcmple>
 800e632:	bb48      	cbnz	r0, 800e688 <_printf_float+0xcc>
 800e634:	2200      	movs	r2, #0
 800e636:	2300      	movs	r3, #0
 800e638:	4640      	mov	r0, r8
 800e63a:	4649      	mov	r1, r9
 800e63c:	f7f2 fa6e 	bl	8000b1c <__aeabi_dcmplt>
 800e640:	b110      	cbz	r0, 800e648 <_printf_float+0x8c>
 800e642:	232d      	movs	r3, #45	; 0x2d
 800e644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e648:	4a93      	ldr	r2, [pc, #588]	; (800e898 <_printf_float+0x2dc>)
 800e64a:	4b94      	ldr	r3, [pc, #592]	; (800e89c <_printf_float+0x2e0>)
 800e64c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e650:	bf94      	ite	ls
 800e652:	4690      	movls	r8, r2
 800e654:	4698      	movhi	r8, r3
 800e656:	2303      	movs	r3, #3
 800e658:	6123      	str	r3, [r4, #16]
 800e65a:	9b05      	ldr	r3, [sp, #20]
 800e65c:	f023 0304 	bic.w	r3, r3, #4
 800e660:	6023      	str	r3, [r4, #0]
 800e662:	f04f 0900 	mov.w	r9, #0
 800e666:	9700      	str	r7, [sp, #0]
 800e668:	4633      	mov	r3, r6
 800e66a:	aa0b      	add	r2, sp, #44	; 0x2c
 800e66c:	4621      	mov	r1, r4
 800e66e:	4628      	mov	r0, r5
 800e670:	f000 f9da 	bl	800ea28 <_printf_common>
 800e674:	3001      	adds	r0, #1
 800e676:	f040 8090 	bne.w	800e79a <_printf_float+0x1de>
 800e67a:	f04f 30ff 	mov.w	r0, #4294967295
 800e67e:	b00d      	add	sp, #52	; 0x34
 800e680:	ecbd 8b02 	vpop	{d8}
 800e684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e688:	4642      	mov	r2, r8
 800e68a:	464b      	mov	r3, r9
 800e68c:	4640      	mov	r0, r8
 800e68e:	4649      	mov	r1, r9
 800e690:	f7f2 fa6c 	bl	8000b6c <__aeabi_dcmpun>
 800e694:	b140      	cbz	r0, 800e6a8 <_printf_float+0xec>
 800e696:	464b      	mov	r3, r9
 800e698:	2b00      	cmp	r3, #0
 800e69a:	bfbc      	itt	lt
 800e69c:	232d      	movlt	r3, #45	; 0x2d
 800e69e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e6a2:	4a7f      	ldr	r2, [pc, #508]	; (800e8a0 <_printf_float+0x2e4>)
 800e6a4:	4b7f      	ldr	r3, [pc, #508]	; (800e8a4 <_printf_float+0x2e8>)
 800e6a6:	e7d1      	b.n	800e64c <_printf_float+0x90>
 800e6a8:	6863      	ldr	r3, [r4, #4]
 800e6aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e6ae:	9206      	str	r2, [sp, #24]
 800e6b0:	1c5a      	adds	r2, r3, #1
 800e6b2:	d13f      	bne.n	800e734 <_printf_float+0x178>
 800e6b4:	2306      	movs	r3, #6
 800e6b6:	6063      	str	r3, [r4, #4]
 800e6b8:	9b05      	ldr	r3, [sp, #20]
 800e6ba:	6861      	ldr	r1, [r4, #4]
 800e6bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	9303      	str	r3, [sp, #12]
 800e6c4:	ab0a      	add	r3, sp, #40	; 0x28
 800e6c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e6ca:	ab09      	add	r3, sp, #36	; 0x24
 800e6cc:	ec49 8b10 	vmov	d0, r8, r9
 800e6d0:	9300      	str	r3, [sp, #0]
 800e6d2:	6022      	str	r2, [r4, #0]
 800e6d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e6d8:	4628      	mov	r0, r5
 800e6da:	f7ff fecf 	bl	800e47c <__cvt>
 800e6de:	9b06      	ldr	r3, [sp, #24]
 800e6e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e6e2:	2b47      	cmp	r3, #71	; 0x47
 800e6e4:	4680      	mov	r8, r0
 800e6e6:	d108      	bne.n	800e6fa <_printf_float+0x13e>
 800e6e8:	1cc8      	adds	r0, r1, #3
 800e6ea:	db02      	blt.n	800e6f2 <_printf_float+0x136>
 800e6ec:	6863      	ldr	r3, [r4, #4]
 800e6ee:	4299      	cmp	r1, r3
 800e6f0:	dd41      	ble.n	800e776 <_printf_float+0x1ba>
 800e6f2:	f1ab 0302 	sub.w	r3, fp, #2
 800e6f6:	fa5f fb83 	uxtb.w	fp, r3
 800e6fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e6fe:	d820      	bhi.n	800e742 <_printf_float+0x186>
 800e700:	3901      	subs	r1, #1
 800e702:	465a      	mov	r2, fp
 800e704:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e708:	9109      	str	r1, [sp, #36]	; 0x24
 800e70a:	f7ff ff19 	bl	800e540 <__exponent>
 800e70e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e710:	1813      	adds	r3, r2, r0
 800e712:	2a01      	cmp	r2, #1
 800e714:	4681      	mov	r9, r0
 800e716:	6123      	str	r3, [r4, #16]
 800e718:	dc02      	bgt.n	800e720 <_printf_float+0x164>
 800e71a:	6822      	ldr	r2, [r4, #0]
 800e71c:	07d2      	lsls	r2, r2, #31
 800e71e:	d501      	bpl.n	800e724 <_printf_float+0x168>
 800e720:	3301      	adds	r3, #1
 800e722:	6123      	str	r3, [r4, #16]
 800e724:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d09c      	beq.n	800e666 <_printf_float+0xaa>
 800e72c:	232d      	movs	r3, #45	; 0x2d
 800e72e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e732:	e798      	b.n	800e666 <_printf_float+0xaa>
 800e734:	9a06      	ldr	r2, [sp, #24]
 800e736:	2a47      	cmp	r2, #71	; 0x47
 800e738:	d1be      	bne.n	800e6b8 <_printf_float+0xfc>
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d1bc      	bne.n	800e6b8 <_printf_float+0xfc>
 800e73e:	2301      	movs	r3, #1
 800e740:	e7b9      	b.n	800e6b6 <_printf_float+0xfa>
 800e742:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e746:	d118      	bne.n	800e77a <_printf_float+0x1be>
 800e748:	2900      	cmp	r1, #0
 800e74a:	6863      	ldr	r3, [r4, #4]
 800e74c:	dd0b      	ble.n	800e766 <_printf_float+0x1aa>
 800e74e:	6121      	str	r1, [r4, #16]
 800e750:	b913      	cbnz	r3, 800e758 <_printf_float+0x19c>
 800e752:	6822      	ldr	r2, [r4, #0]
 800e754:	07d0      	lsls	r0, r2, #31
 800e756:	d502      	bpl.n	800e75e <_printf_float+0x1a2>
 800e758:	3301      	adds	r3, #1
 800e75a:	440b      	add	r3, r1
 800e75c:	6123      	str	r3, [r4, #16]
 800e75e:	65a1      	str	r1, [r4, #88]	; 0x58
 800e760:	f04f 0900 	mov.w	r9, #0
 800e764:	e7de      	b.n	800e724 <_printf_float+0x168>
 800e766:	b913      	cbnz	r3, 800e76e <_printf_float+0x1b2>
 800e768:	6822      	ldr	r2, [r4, #0]
 800e76a:	07d2      	lsls	r2, r2, #31
 800e76c:	d501      	bpl.n	800e772 <_printf_float+0x1b6>
 800e76e:	3302      	adds	r3, #2
 800e770:	e7f4      	b.n	800e75c <_printf_float+0x1a0>
 800e772:	2301      	movs	r3, #1
 800e774:	e7f2      	b.n	800e75c <_printf_float+0x1a0>
 800e776:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e77a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e77c:	4299      	cmp	r1, r3
 800e77e:	db05      	blt.n	800e78c <_printf_float+0x1d0>
 800e780:	6823      	ldr	r3, [r4, #0]
 800e782:	6121      	str	r1, [r4, #16]
 800e784:	07d8      	lsls	r0, r3, #31
 800e786:	d5ea      	bpl.n	800e75e <_printf_float+0x1a2>
 800e788:	1c4b      	adds	r3, r1, #1
 800e78a:	e7e7      	b.n	800e75c <_printf_float+0x1a0>
 800e78c:	2900      	cmp	r1, #0
 800e78e:	bfd4      	ite	le
 800e790:	f1c1 0202 	rsble	r2, r1, #2
 800e794:	2201      	movgt	r2, #1
 800e796:	4413      	add	r3, r2
 800e798:	e7e0      	b.n	800e75c <_printf_float+0x1a0>
 800e79a:	6823      	ldr	r3, [r4, #0]
 800e79c:	055a      	lsls	r2, r3, #21
 800e79e:	d407      	bmi.n	800e7b0 <_printf_float+0x1f4>
 800e7a0:	6923      	ldr	r3, [r4, #16]
 800e7a2:	4642      	mov	r2, r8
 800e7a4:	4631      	mov	r1, r6
 800e7a6:	4628      	mov	r0, r5
 800e7a8:	47b8      	blx	r7
 800e7aa:	3001      	adds	r0, #1
 800e7ac:	d12c      	bne.n	800e808 <_printf_float+0x24c>
 800e7ae:	e764      	b.n	800e67a <_printf_float+0xbe>
 800e7b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e7b4:	f240 80e0 	bls.w	800e978 <_printf_float+0x3bc>
 800e7b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e7bc:	2200      	movs	r2, #0
 800e7be:	2300      	movs	r3, #0
 800e7c0:	f7f2 f9a2 	bl	8000b08 <__aeabi_dcmpeq>
 800e7c4:	2800      	cmp	r0, #0
 800e7c6:	d034      	beq.n	800e832 <_printf_float+0x276>
 800e7c8:	4a37      	ldr	r2, [pc, #220]	; (800e8a8 <_printf_float+0x2ec>)
 800e7ca:	2301      	movs	r3, #1
 800e7cc:	4631      	mov	r1, r6
 800e7ce:	4628      	mov	r0, r5
 800e7d0:	47b8      	blx	r7
 800e7d2:	3001      	adds	r0, #1
 800e7d4:	f43f af51 	beq.w	800e67a <_printf_float+0xbe>
 800e7d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7dc:	429a      	cmp	r2, r3
 800e7de:	db02      	blt.n	800e7e6 <_printf_float+0x22a>
 800e7e0:	6823      	ldr	r3, [r4, #0]
 800e7e2:	07d8      	lsls	r0, r3, #31
 800e7e4:	d510      	bpl.n	800e808 <_printf_float+0x24c>
 800e7e6:	ee18 3a10 	vmov	r3, s16
 800e7ea:	4652      	mov	r2, sl
 800e7ec:	4631      	mov	r1, r6
 800e7ee:	4628      	mov	r0, r5
 800e7f0:	47b8      	blx	r7
 800e7f2:	3001      	adds	r0, #1
 800e7f4:	f43f af41 	beq.w	800e67a <_printf_float+0xbe>
 800e7f8:	f04f 0800 	mov.w	r8, #0
 800e7fc:	f104 091a 	add.w	r9, r4, #26
 800e800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e802:	3b01      	subs	r3, #1
 800e804:	4543      	cmp	r3, r8
 800e806:	dc09      	bgt.n	800e81c <_printf_float+0x260>
 800e808:	6823      	ldr	r3, [r4, #0]
 800e80a:	079b      	lsls	r3, r3, #30
 800e80c:	f100 8107 	bmi.w	800ea1e <_printf_float+0x462>
 800e810:	68e0      	ldr	r0, [r4, #12]
 800e812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e814:	4298      	cmp	r0, r3
 800e816:	bfb8      	it	lt
 800e818:	4618      	movlt	r0, r3
 800e81a:	e730      	b.n	800e67e <_printf_float+0xc2>
 800e81c:	2301      	movs	r3, #1
 800e81e:	464a      	mov	r2, r9
 800e820:	4631      	mov	r1, r6
 800e822:	4628      	mov	r0, r5
 800e824:	47b8      	blx	r7
 800e826:	3001      	adds	r0, #1
 800e828:	f43f af27 	beq.w	800e67a <_printf_float+0xbe>
 800e82c:	f108 0801 	add.w	r8, r8, #1
 800e830:	e7e6      	b.n	800e800 <_printf_float+0x244>
 800e832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e834:	2b00      	cmp	r3, #0
 800e836:	dc39      	bgt.n	800e8ac <_printf_float+0x2f0>
 800e838:	4a1b      	ldr	r2, [pc, #108]	; (800e8a8 <_printf_float+0x2ec>)
 800e83a:	2301      	movs	r3, #1
 800e83c:	4631      	mov	r1, r6
 800e83e:	4628      	mov	r0, r5
 800e840:	47b8      	blx	r7
 800e842:	3001      	adds	r0, #1
 800e844:	f43f af19 	beq.w	800e67a <_printf_float+0xbe>
 800e848:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e84c:	4313      	orrs	r3, r2
 800e84e:	d102      	bne.n	800e856 <_printf_float+0x29a>
 800e850:	6823      	ldr	r3, [r4, #0]
 800e852:	07d9      	lsls	r1, r3, #31
 800e854:	d5d8      	bpl.n	800e808 <_printf_float+0x24c>
 800e856:	ee18 3a10 	vmov	r3, s16
 800e85a:	4652      	mov	r2, sl
 800e85c:	4631      	mov	r1, r6
 800e85e:	4628      	mov	r0, r5
 800e860:	47b8      	blx	r7
 800e862:	3001      	adds	r0, #1
 800e864:	f43f af09 	beq.w	800e67a <_printf_float+0xbe>
 800e868:	f04f 0900 	mov.w	r9, #0
 800e86c:	f104 0a1a 	add.w	sl, r4, #26
 800e870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e872:	425b      	negs	r3, r3
 800e874:	454b      	cmp	r3, r9
 800e876:	dc01      	bgt.n	800e87c <_printf_float+0x2c0>
 800e878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e87a:	e792      	b.n	800e7a2 <_printf_float+0x1e6>
 800e87c:	2301      	movs	r3, #1
 800e87e:	4652      	mov	r2, sl
 800e880:	4631      	mov	r1, r6
 800e882:	4628      	mov	r0, r5
 800e884:	47b8      	blx	r7
 800e886:	3001      	adds	r0, #1
 800e888:	f43f aef7 	beq.w	800e67a <_printf_float+0xbe>
 800e88c:	f109 0901 	add.w	r9, r9, #1
 800e890:	e7ee      	b.n	800e870 <_printf_float+0x2b4>
 800e892:	bf00      	nop
 800e894:	7fefffff 	.word	0x7fefffff
 800e898:	08011460 	.word	0x08011460
 800e89c:	08011464 	.word	0x08011464
 800e8a0:	08011468 	.word	0x08011468
 800e8a4:	0801146c 	.word	0x0801146c
 800e8a8:	08011470 	.word	0x08011470
 800e8ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e8ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e8b0:	429a      	cmp	r2, r3
 800e8b2:	bfa8      	it	ge
 800e8b4:	461a      	movge	r2, r3
 800e8b6:	2a00      	cmp	r2, #0
 800e8b8:	4691      	mov	r9, r2
 800e8ba:	dc37      	bgt.n	800e92c <_printf_float+0x370>
 800e8bc:	f04f 0b00 	mov.w	fp, #0
 800e8c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e8c4:	f104 021a 	add.w	r2, r4, #26
 800e8c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e8ca:	9305      	str	r3, [sp, #20]
 800e8cc:	eba3 0309 	sub.w	r3, r3, r9
 800e8d0:	455b      	cmp	r3, fp
 800e8d2:	dc33      	bgt.n	800e93c <_printf_float+0x380>
 800e8d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e8d8:	429a      	cmp	r2, r3
 800e8da:	db3b      	blt.n	800e954 <_printf_float+0x398>
 800e8dc:	6823      	ldr	r3, [r4, #0]
 800e8de:	07da      	lsls	r2, r3, #31
 800e8e0:	d438      	bmi.n	800e954 <_printf_float+0x398>
 800e8e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e8e6:	eba2 0903 	sub.w	r9, r2, r3
 800e8ea:	9b05      	ldr	r3, [sp, #20]
 800e8ec:	1ad2      	subs	r2, r2, r3
 800e8ee:	4591      	cmp	r9, r2
 800e8f0:	bfa8      	it	ge
 800e8f2:	4691      	movge	r9, r2
 800e8f4:	f1b9 0f00 	cmp.w	r9, #0
 800e8f8:	dc35      	bgt.n	800e966 <_printf_float+0x3aa>
 800e8fa:	f04f 0800 	mov.w	r8, #0
 800e8fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e902:	f104 0a1a 	add.w	sl, r4, #26
 800e906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e90a:	1a9b      	subs	r3, r3, r2
 800e90c:	eba3 0309 	sub.w	r3, r3, r9
 800e910:	4543      	cmp	r3, r8
 800e912:	f77f af79 	ble.w	800e808 <_printf_float+0x24c>
 800e916:	2301      	movs	r3, #1
 800e918:	4652      	mov	r2, sl
 800e91a:	4631      	mov	r1, r6
 800e91c:	4628      	mov	r0, r5
 800e91e:	47b8      	blx	r7
 800e920:	3001      	adds	r0, #1
 800e922:	f43f aeaa 	beq.w	800e67a <_printf_float+0xbe>
 800e926:	f108 0801 	add.w	r8, r8, #1
 800e92a:	e7ec      	b.n	800e906 <_printf_float+0x34a>
 800e92c:	4613      	mov	r3, r2
 800e92e:	4631      	mov	r1, r6
 800e930:	4642      	mov	r2, r8
 800e932:	4628      	mov	r0, r5
 800e934:	47b8      	blx	r7
 800e936:	3001      	adds	r0, #1
 800e938:	d1c0      	bne.n	800e8bc <_printf_float+0x300>
 800e93a:	e69e      	b.n	800e67a <_printf_float+0xbe>
 800e93c:	2301      	movs	r3, #1
 800e93e:	4631      	mov	r1, r6
 800e940:	4628      	mov	r0, r5
 800e942:	9205      	str	r2, [sp, #20]
 800e944:	47b8      	blx	r7
 800e946:	3001      	adds	r0, #1
 800e948:	f43f ae97 	beq.w	800e67a <_printf_float+0xbe>
 800e94c:	9a05      	ldr	r2, [sp, #20]
 800e94e:	f10b 0b01 	add.w	fp, fp, #1
 800e952:	e7b9      	b.n	800e8c8 <_printf_float+0x30c>
 800e954:	ee18 3a10 	vmov	r3, s16
 800e958:	4652      	mov	r2, sl
 800e95a:	4631      	mov	r1, r6
 800e95c:	4628      	mov	r0, r5
 800e95e:	47b8      	blx	r7
 800e960:	3001      	adds	r0, #1
 800e962:	d1be      	bne.n	800e8e2 <_printf_float+0x326>
 800e964:	e689      	b.n	800e67a <_printf_float+0xbe>
 800e966:	9a05      	ldr	r2, [sp, #20]
 800e968:	464b      	mov	r3, r9
 800e96a:	4442      	add	r2, r8
 800e96c:	4631      	mov	r1, r6
 800e96e:	4628      	mov	r0, r5
 800e970:	47b8      	blx	r7
 800e972:	3001      	adds	r0, #1
 800e974:	d1c1      	bne.n	800e8fa <_printf_float+0x33e>
 800e976:	e680      	b.n	800e67a <_printf_float+0xbe>
 800e978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e97a:	2a01      	cmp	r2, #1
 800e97c:	dc01      	bgt.n	800e982 <_printf_float+0x3c6>
 800e97e:	07db      	lsls	r3, r3, #31
 800e980:	d53a      	bpl.n	800e9f8 <_printf_float+0x43c>
 800e982:	2301      	movs	r3, #1
 800e984:	4642      	mov	r2, r8
 800e986:	4631      	mov	r1, r6
 800e988:	4628      	mov	r0, r5
 800e98a:	47b8      	blx	r7
 800e98c:	3001      	adds	r0, #1
 800e98e:	f43f ae74 	beq.w	800e67a <_printf_float+0xbe>
 800e992:	ee18 3a10 	vmov	r3, s16
 800e996:	4652      	mov	r2, sl
 800e998:	4631      	mov	r1, r6
 800e99a:	4628      	mov	r0, r5
 800e99c:	47b8      	blx	r7
 800e99e:	3001      	adds	r0, #1
 800e9a0:	f43f ae6b 	beq.w	800e67a <_printf_float+0xbe>
 800e9a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800e9b0:	f7f2 f8aa 	bl	8000b08 <__aeabi_dcmpeq>
 800e9b4:	b9d8      	cbnz	r0, 800e9ee <_printf_float+0x432>
 800e9b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 800e9ba:	f108 0201 	add.w	r2, r8, #1
 800e9be:	4631      	mov	r1, r6
 800e9c0:	4628      	mov	r0, r5
 800e9c2:	47b8      	blx	r7
 800e9c4:	3001      	adds	r0, #1
 800e9c6:	d10e      	bne.n	800e9e6 <_printf_float+0x42a>
 800e9c8:	e657      	b.n	800e67a <_printf_float+0xbe>
 800e9ca:	2301      	movs	r3, #1
 800e9cc:	4652      	mov	r2, sl
 800e9ce:	4631      	mov	r1, r6
 800e9d0:	4628      	mov	r0, r5
 800e9d2:	47b8      	blx	r7
 800e9d4:	3001      	adds	r0, #1
 800e9d6:	f43f ae50 	beq.w	800e67a <_printf_float+0xbe>
 800e9da:	f108 0801 	add.w	r8, r8, #1
 800e9de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9e0:	3b01      	subs	r3, #1
 800e9e2:	4543      	cmp	r3, r8
 800e9e4:	dcf1      	bgt.n	800e9ca <_printf_float+0x40e>
 800e9e6:	464b      	mov	r3, r9
 800e9e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e9ec:	e6da      	b.n	800e7a4 <_printf_float+0x1e8>
 800e9ee:	f04f 0800 	mov.w	r8, #0
 800e9f2:	f104 0a1a 	add.w	sl, r4, #26
 800e9f6:	e7f2      	b.n	800e9de <_printf_float+0x422>
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	4642      	mov	r2, r8
 800e9fc:	e7df      	b.n	800e9be <_printf_float+0x402>
 800e9fe:	2301      	movs	r3, #1
 800ea00:	464a      	mov	r2, r9
 800ea02:	4631      	mov	r1, r6
 800ea04:	4628      	mov	r0, r5
 800ea06:	47b8      	blx	r7
 800ea08:	3001      	adds	r0, #1
 800ea0a:	f43f ae36 	beq.w	800e67a <_printf_float+0xbe>
 800ea0e:	f108 0801 	add.w	r8, r8, #1
 800ea12:	68e3      	ldr	r3, [r4, #12]
 800ea14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ea16:	1a5b      	subs	r3, r3, r1
 800ea18:	4543      	cmp	r3, r8
 800ea1a:	dcf0      	bgt.n	800e9fe <_printf_float+0x442>
 800ea1c:	e6f8      	b.n	800e810 <_printf_float+0x254>
 800ea1e:	f04f 0800 	mov.w	r8, #0
 800ea22:	f104 0919 	add.w	r9, r4, #25
 800ea26:	e7f4      	b.n	800ea12 <_printf_float+0x456>

0800ea28 <_printf_common>:
 800ea28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea2c:	4616      	mov	r6, r2
 800ea2e:	4699      	mov	r9, r3
 800ea30:	688a      	ldr	r2, [r1, #8]
 800ea32:	690b      	ldr	r3, [r1, #16]
 800ea34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	bfb8      	it	lt
 800ea3c:	4613      	movlt	r3, r2
 800ea3e:	6033      	str	r3, [r6, #0]
 800ea40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ea44:	4607      	mov	r7, r0
 800ea46:	460c      	mov	r4, r1
 800ea48:	b10a      	cbz	r2, 800ea4e <_printf_common+0x26>
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	6033      	str	r3, [r6, #0]
 800ea4e:	6823      	ldr	r3, [r4, #0]
 800ea50:	0699      	lsls	r1, r3, #26
 800ea52:	bf42      	ittt	mi
 800ea54:	6833      	ldrmi	r3, [r6, #0]
 800ea56:	3302      	addmi	r3, #2
 800ea58:	6033      	strmi	r3, [r6, #0]
 800ea5a:	6825      	ldr	r5, [r4, #0]
 800ea5c:	f015 0506 	ands.w	r5, r5, #6
 800ea60:	d106      	bne.n	800ea70 <_printf_common+0x48>
 800ea62:	f104 0a19 	add.w	sl, r4, #25
 800ea66:	68e3      	ldr	r3, [r4, #12]
 800ea68:	6832      	ldr	r2, [r6, #0]
 800ea6a:	1a9b      	subs	r3, r3, r2
 800ea6c:	42ab      	cmp	r3, r5
 800ea6e:	dc26      	bgt.n	800eabe <_printf_common+0x96>
 800ea70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ea74:	1e13      	subs	r3, r2, #0
 800ea76:	6822      	ldr	r2, [r4, #0]
 800ea78:	bf18      	it	ne
 800ea7a:	2301      	movne	r3, #1
 800ea7c:	0692      	lsls	r2, r2, #26
 800ea7e:	d42b      	bmi.n	800ead8 <_printf_common+0xb0>
 800ea80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ea84:	4649      	mov	r1, r9
 800ea86:	4638      	mov	r0, r7
 800ea88:	47c0      	blx	r8
 800ea8a:	3001      	adds	r0, #1
 800ea8c:	d01e      	beq.n	800eacc <_printf_common+0xa4>
 800ea8e:	6823      	ldr	r3, [r4, #0]
 800ea90:	6922      	ldr	r2, [r4, #16]
 800ea92:	f003 0306 	and.w	r3, r3, #6
 800ea96:	2b04      	cmp	r3, #4
 800ea98:	bf02      	ittt	eq
 800ea9a:	68e5      	ldreq	r5, [r4, #12]
 800ea9c:	6833      	ldreq	r3, [r6, #0]
 800ea9e:	1aed      	subeq	r5, r5, r3
 800eaa0:	68a3      	ldr	r3, [r4, #8]
 800eaa2:	bf0c      	ite	eq
 800eaa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eaa8:	2500      	movne	r5, #0
 800eaaa:	4293      	cmp	r3, r2
 800eaac:	bfc4      	itt	gt
 800eaae:	1a9b      	subgt	r3, r3, r2
 800eab0:	18ed      	addgt	r5, r5, r3
 800eab2:	2600      	movs	r6, #0
 800eab4:	341a      	adds	r4, #26
 800eab6:	42b5      	cmp	r5, r6
 800eab8:	d11a      	bne.n	800eaf0 <_printf_common+0xc8>
 800eaba:	2000      	movs	r0, #0
 800eabc:	e008      	b.n	800ead0 <_printf_common+0xa8>
 800eabe:	2301      	movs	r3, #1
 800eac0:	4652      	mov	r2, sl
 800eac2:	4649      	mov	r1, r9
 800eac4:	4638      	mov	r0, r7
 800eac6:	47c0      	blx	r8
 800eac8:	3001      	adds	r0, #1
 800eaca:	d103      	bne.n	800ead4 <_printf_common+0xac>
 800eacc:	f04f 30ff 	mov.w	r0, #4294967295
 800ead0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ead4:	3501      	adds	r5, #1
 800ead6:	e7c6      	b.n	800ea66 <_printf_common+0x3e>
 800ead8:	18e1      	adds	r1, r4, r3
 800eada:	1c5a      	adds	r2, r3, #1
 800eadc:	2030      	movs	r0, #48	; 0x30
 800eade:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eae2:	4422      	add	r2, r4
 800eae4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eae8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eaec:	3302      	adds	r3, #2
 800eaee:	e7c7      	b.n	800ea80 <_printf_common+0x58>
 800eaf0:	2301      	movs	r3, #1
 800eaf2:	4622      	mov	r2, r4
 800eaf4:	4649      	mov	r1, r9
 800eaf6:	4638      	mov	r0, r7
 800eaf8:	47c0      	blx	r8
 800eafa:	3001      	adds	r0, #1
 800eafc:	d0e6      	beq.n	800eacc <_printf_common+0xa4>
 800eafe:	3601      	adds	r6, #1
 800eb00:	e7d9      	b.n	800eab6 <_printf_common+0x8e>
	...

0800eb04 <_printf_i>:
 800eb04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eb08:	7e0f      	ldrb	r7, [r1, #24]
 800eb0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800eb0c:	2f78      	cmp	r7, #120	; 0x78
 800eb0e:	4691      	mov	r9, r2
 800eb10:	4680      	mov	r8, r0
 800eb12:	460c      	mov	r4, r1
 800eb14:	469a      	mov	sl, r3
 800eb16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800eb1a:	d807      	bhi.n	800eb2c <_printf_i+0x28>
 800eb1c:	2f62      	cmp	r7, #98	; 0x62
 800eb1e:	d80a      	bhi.n	800eb36 <_printf_i+0x32>
 800eb20:	2f00      	cmp	r7, #0
 800eb22:	f000 80d4 	beq.w	800ecce <_printf_i+0x1ca>
 800eb26:	2f58      	cmp	r7, #88	; 0x58
 800eb28:	f000 80c0 	beq.w	800ecac <_printf_i+0x1a8>
 800eb2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800eb34:	e03a      	b.n	800ebac <_printf_i+0xa8>
 800eb36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800eb3a:	2b15      	cmp	r3, #21
 800eb3c:	d8f6      	bhi.n	800eb2c <_printf_i+0x28>
 800eb3e:	a101      	add	r1, pc, #4	; (adr r1, 800eb44 <_printf_i+0x40>)
 800eb40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800eb44:	0800eb9d 	.word	0x0800eb9d
 800eb48:	0800ebb1 	.word	0x0800ebb1
 800eb4c:	0800eb2d 	.word	0x0800eb2d
 800eb50:	0800eb2d 	.word	0x0800eb2d
 800eb54:	0800eb2d 	.word	0x0800eb2d
 800eb58:	0800eb2d 	.word	0x0800eb2d
 800eb5c:	0800ebb1 	.word	0x0800ebb1
 800eb60:	0800eb2d 	.word	0x0800eb2d
 800eb64:	0800eb2d 	.word	0x0800eb2d
 800eb68:	0800eb2d 	.word	0x0800eb2d
 800eb6c:	0800eb2d 	.word	0x0800eb2d
 800eb70:	0800ecb5 	.word	0x0800ecb5
 800eb74:	0800ebdd 	.word	0x0800ebdd
 800eb78:	0800ec6f 	.word	0x0800ec6f
 800eb7c:	0800eb2d 	.word	0x0800eb2d
 800eb80:	0800eb2d 	.word	0x0800eb2d
 800eb84:	0800ecd7 	.word	0x0800ecd7
 800eb88:	0800eb2d 	.word	0x0800eb2d
 800eb8c:	0800ebdd 	.word	0x0800ebdd
 800eb90:	0800eb2d 	.word	0x0800eb2d
 800eb94:	0800eb2d 	.word	0x0800eb2d
 800eb98:	0800ec77 	.word	0x0800ec77
 800eb9c:	682b      	ldr	r3, [r5, #0]
 800eb9e:	1d1a      	adds	r2, r3, #4
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	602a      	str	r2, [r5, #0]
 800eba4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eba8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ebac:	2301      	movs	r3, #1
 800ebae:	e09f      	b.n	800ecf0 <_printf_i+0x1ec>
 800ebb0:	6820      	ldr	r0, [r4, #0]
 800ebb2:	682b      	ldr	r3, [r5, #0]
 800ebb4:	0607      	lsls	r7, r0, #24
 800ebb6:	f103 0104 	add.w	r1, r3, #4
 800ebba:	6029      	str	r1, [r5, #0]
 800ebbc:	d501      	bpl.n	800ebc2 <_printf_i+0xbe>
 800ebbe:	681e      	ldr	r6, [r3, #0]
 800ebc0:	e003      	b.n	800ebca <_printf_i+0xc6>
 800ebc2:	0646      	lsls	r6, r0, #25
 800ebc4:	d5fb      	bpl.n	800ebbe <_printf_i+0xba>
 800ebc6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ebca:	2e00      	cmp	r6, #0
 800ebcc:	da03      	bge.n	800ebd6 <_printf_i+0xd2>
 800ebce:	232d      	movs	r3, #45	; 0x2d
 800ebd0:	4276      	negs	r6, r6
 800ebd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ebd6:	485a      	ldr	r0, [pc, #360]	; (800ed40 <_printf_i+0x23c>)
 800ebd8:	230a      	movs	r3, #10
 800ebda:	e012      	b.n	800ec02 <_printf_i+0xfe>
 800ebdc:	682b      	ldr	r3, [r5, #0]
 800ebde:	6820      	ldr	r0, [r4, #0]
 800ebe0:	1d19      	adds	r1, r3, #4
 800ebe2:	6029      	str	r1, [r5, #0]
 800ebe4:	0605      	lsls	r5, r0, #24
 800ebe6:	d501      	bpl.n	800ebec <_printf_i+0xe8>
 800ebe8:	681e      	ldr	r6, [r3, #0]
 800ebea:	e002      	b.n	800ebf2 <_printf_i+0xee>
 800ebec:	0641      	lsls	r1, r0, #25
 800ebee:	d5fb      	bpl.n	800ebe8 <_printf_i+0xe4>
 800ebf0:	881e      	ldrh	r6, [r3, #0]
 800ebf2:	4853      	ldr	r0, [pc, #332]	; (800ed40 <_printf_i+0x23c>)
 800ebf4:	2f6f      	cmp	r7, #111	; 0x6f
 800ebf6:	bf0c      	ite	eq
 800ebf8:	2308      	moveq	r3, #8
 800ebfa:	230a      	movne	r3, #10
 800ebfc:	2100      	movs	r1, #0
 800ebfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ec02:	6865      	ldr	r5, [r4, #4]
 800ec04:	60a5      	str	r5, [r4, #8]
 800ec06:	2d00      	cmp	r5, #0
 800ec08:	bfa2      	ittt	ge
 800ec0a:	6821      	ldrge	r1, [r4, #0]
 800ec0c:	f021 0104 	bicge.w	r1, r1, #4
 800ec10:	6021      	strge	r1, [r4, #0]
 800ec12:	b90e      	cbnz	r6, 800ec18 <_printf_i+0x114>
 800ec14:	2d00      	cmp	r5, #0
 800ec16:	d04b      	beq.n	800ecb0 <_printf_i+0x1ac>
 800ec18:	4615      	mov	r5, r2
 800ec1a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ec1e:	fb03 6711 	mls	r7, r3, r1, r6
 800ec22:	5dc7      	ldrb	r7, [r0, r7]
 800ec24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ec28:	4637      	mov	r7, r6
 800ec2a:	42bb      	cmp	r3, r7
 800ec2c:	460e      	mov	r6, r1
 800ec2e:	d9f4      	bls.n	800ec1a <_printf_i+0x116>
 800ec30:	2b08      	cmp	r3, #8
 800ec32:	d10b      	bne.n	800ec4c <_printf_i+0x148>
 800ec34:	6823      	ldr	r3, [r4, #0]
 800ec36:	07de      	lsls	r6, r3, #31
 800ec38:	d508      	bpl.n	800ec4c <_printf_i+0x148>
 800ec3a:	6923      	ldr	r3, [r4, #16]
 800ec3c:	6861      	ldr	r1, [r4, #4]
 800ec3e:	4299      	cmp	r1, r3
 800ec40:	bfde      	ittt	le
 800ec42:	2330      	movle	r3, #48	; 0x30
 800ec44:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ec48:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ec4c:	1b52      	subs	r2, r2, r5
 800ec4e:	6122      	str	r2, [r4, #16]
 800ec50:	f8cd a000 	str.w	sl, [sp]
 800ec54:	464b      	mov	r3, r9
 800ec56:	aa03      	add	r2, sp, #12
 800ec58:	4621      	mov	r1, r4
 800ec5a:	4640      	mov	r0, r8
 800ec5c:	f7ff fee4 	bl	800ea28 <_printf_common>
 800ec60:	3001      	adds	r0, #1
 800ec62:	d14a      	bne.n	800ecfa <_printf_i+0x1f6>
 800ec64:	f04f 30ff 	mov.w	r0, #4294967295
 800ec68:	b004      	add	sp, #16
 800ec6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec6e:	6823      	ldr	r3, [r4, #0]
 800ec70:	f043 0320 	orr.w	r3, r3, #32
 800ec74:	6023      	str	r3, [r4, #0]
 800ec76:	4833      	ldr	r0, [pc, #204]	; (800ed44 <_printf_i+0x240>)
 800ec78:	2778      	movs	r7, #120	; 0x78
 800ec7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ec7e:	6823      	ldr	r3, [r4, #0]
 800ec80:	6829      	ldr	r1, [r5, #0]
 800ec82:	061f      	lsls	r7, r3, #24
 800ec84:	f851 6b04 	ldr.w	r6, [r1], #4
 800ec88:	d402      	bmi.n	800ec90 <_printf_i+0x18c>
 800ec8a:	065f      	lsls	r7, r3, #25
 800ec8c:	bf48      	it	mi
 800ec8e:	b2b6      	uxthmi	r6, r6
 800ec90:	07df      	lsls	r7, r3, #31
 800ec92:	bf48      	it	mi
 800ec94:	f043 0320 	orrmi.w	r3, r3, #32
 800ec98:	6029      	str	r1, [r5, #0]
 800ec9a:	bf48      	it	mi
 800ec9c:	6023      	strmi	r3, [r4, #0]
 800ec9e:	b91e      	cbnz	r6, 800eca8 <_printf_i+0x1a4>
 800eca0:	6823      	ldr	r3, [r4, #0]
 800eca2:	f023 0320 	bic.w	r3, r3, #32
 800eca6:	6023      	str	r3, [r4, #0]
 800eca8:	2310      	movs	r3, #16
 800ecaa:	e7a7      	b.n	800ebfc <_printf_i+0xf8>
 800ecac:	4824      	ldr	r0, [pc, #144]	; (800ed40 <_printf_i+0x23c>)
 800ecae:	e7e4      	b.n	800ec7a <_printf_i+0x176>
 800ecb0:	4615      	mov	r5, r2
 800ecb2:	e7bd      	b.n	800ec30 <_printf_i+0x12c>
 800ecb4:	682b      	ldr	r3, [r5, #0]
 800ecb6:	6826      	ldr	r6, [r4, #0]
 800ecb8:	6961      	ldr	r1, [r4, #20]
 800ecba:	1d18      	adds	r0, r3, #4
 800ecbc:	6028      	str	r0, [r5, #0]
 800ecbe:	0635      	lsls	r5, r6, #24
 800ecc0:	681b      	ldr	r3, [r3, #0]
 800ecc2:	d501      	bpl.n	800ecc8 <_printf_i+0x1c4>
 800ecc4:	6019      	str	r1, [r3, #0]
 800ecc6:	e002      	b.n	800ecce <_printf_i+0x1ca>
 800ecc8:	0670      	lsls	r0, r6, #25
 800ecca:	d5fb      	bpl.n	800ecc4 <_printf_i+0x1c0>
 800eccc:	8019      	strh	r1, [r3, #0]
 800ecce:	2300      	movs	r3, #0
 800ecd0:	6123      	str	r3, [r4, #16]
 800ecd2:	4615      	mov	r5, r2
 800ecd4:	e7bc      	b.n	800ec50 <_printf_i+0x14c>
 800ecd6:	682b      	ldr	r3, [r5, #0]
 800ecd8:	1d1a      	adds	r2, r3, #4
 800ecda:	602a      	str	r2, [r5, #0]
 800ecdc:	681d      	ldr	r5, [r3, #0]
 800ecde:	6862      	ldr	r2, [r4, #4]
 800ece0:	2100      	movs	r1, #0
 800ece2:	4628      	mov	r0, r5
 800ece4:	f7f1 fa94 	bl	8000210 <memchr>
 800ece8:	b108      	cbz	r0, 800ecee <_printf_i+0x1ea>
 800ecea:	1b40      	subs	r0, r0, r5
 800ecec:	6060      	str	r0, [r4, #4]
 800ecee:	6863      	ldr	r3, [r4, #4]
 800ecf0:	6123      	str	r3, [r4, #16]
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecf8:	e7aa      	b.n	800ec50 <_printf_i+0x14c>
 800ecfa:	6923      	ldr	r3, [r4, #16]
 800ecfc:	462a      	mov	r2, r5
 800ecfe:	4649      	mov	r1, r9
 800ed00:	4640      	mov	r0, r8
 800ed02:	47d0      	blx	sl
 800ed04:	3001      	adds	r0, #1
 800ed06:	d0ad      	beq.n	800ec64 <_printf_i+0x160>
 800ed08:	6823      	ldr	r3, [r4, #0]
 800ed0a:	079b      	lsls	r3, r3, #30
 800ed0c:	d413      	bmi.n	800ed36 <_printf_i+0x232>
 800ed0e:	68e0      	ldr	r0, [r4, #12]
 800ed10:	9b03      	ldr	r3, [sp, #12]
 800ed12:	4298      	cmp	r0, r3
 800ed14:	bfb8      	it	lt
 800ed16:	4618      	movlt	r0, r3
 800ed18:	e7a6      	b.n	800ec68 <_printf_i+0x164>
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	4632      	mov	r2, r6
 800ed1e:	4649      	mov	r1, r9
 800ed20:	4640      	mov	r0, r8
 800ed22:	47d0      	blx	sl
 800ed24:	3001      	adds	r0, #1
 800ed26:	d09d      	beq.n	800ec64 <_printf_i+0x160>
 800ed28:	3501      	adds	r5, #1
 800ed2a:	68e3      	ldr	r3, [r4, #12]
 800ed2c:	9903      	ldr	r1, [sp, #12]
 800ed2e:	1a5b      	subs	r3, r3, r1
 800ed30:	42ab      	cmp	r3, r5
 800ed32:	dcf2      	bgt.n	800ed1a <_printf_i+0x216>
 800ed34:	e7eb      	b.n	800ed0e <_printf_i+0x20a>
 800ed36:	2500      	movs	r5, #0
 800ed38:	f104 0619 	add.w	r6, r4, #25
 800ed3c:	e7f5      	b.n	800ed2a <_printf_i+0x226>
 800ed3e:	bf00      	nop
 800ed40:	08011472 	.word	0x08011472
 800ed44:	08011483 	.word	0x08011483

0800ed48 <std>:
 800ed48:	2300      	movs	r3, #0
 800ed4a:	b510      	push	{r4, lr}
 800ed4c:	4604      	mov	r4, r0
 800ed4e:	e9c0 3300 	strd	r3, r3, [r0]
 800ed52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ed56:	6083      	str	r3, [r0, #8]
 800ed58:	8181      	strh	r1, [r0, #12]
 800ed5a:	6643      	str	r3, [r0, #100]	; 0x64
 800ed5c:	81c2      	strh	r2, [r0, #14]
 800ed5e:	6183      	str	r3, [r0, #24]
 800ed60:	4619      	mov	r1, r3
 800ed62:	2208      	movs	r2, #8
 800ed64:	305c      	adds	r0, #92	; 0x5c
 800ed66:	f000 f8e2 	bl	800ef2e <memset>
 800ed6a:	4b05      	ldr	r3, [pc, #20]	; (800ed80 <std+0x38>)
 800ed6c:	6263      	str	r3, [r4, #36]	; 0x24
 800ed6e:	4b05      	ldr	r3, [pc, #20]	; (800ed84 <std+0x3c>)
 800ed70:	62a3      	str	r3, [r4, #40]	; 0x28
 800ed72:	4b05      	ldr	r3, [pc, #20]	; (800ed88 <std+0x40>)
 800ed74:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ed76:	4b05      	ldr	r3, [pc, #20]	; (800ed8c <std+0x44>)
 800ed78:	6224      	str	r4, [r4, #32]
 800ed7a:	6323      	str	r3, [r4, #48]	; 0x30
 800ed7c:	bd10      	pop	{r4, pc}
 800ed7e:	bf00      	nop
 800ed80:	0800eea9 	.word	0x0800eea9
 800ed84:	0800eecb 	.word	0x0800eecb
 800ed88:	0800ef03 	.word	0x0800ef03
 800ed8c:	0800ef27 	.word	0x0800ef27

0800ed90 <stdio_exit_handler>:
 800ed90:	4a02      	ldr	r2, [pc, #8]	; (800ed9c <stdio_exit_handler+0xc>)
 800ed92:	4903      	ldr	r1, [pc, #12]	; (800eda0 <stdio_exit_handler+0x10>)
 800ed94:	4803      	ldr	r0, [pc, #12]	; (800eda4 <stdio_exit_handler+0x14>)
 800ed96:	f000 b869 	b.w	800ee6c <_fwalk_sglue>
 800ed9a:	bf00      	nop
 800ed9c:	20000014 	.word	0x20000014
 800eda0:	080107f1 	.word	0x080107f1
 800eda4:	20000020 	.word	0x20000020

0800eda8 <cleanup_stdio>:
 800eda8:	6841      	ldr	r1, [r0, #4]
 800edaa:	4b0c      	ldr	r3, [pc, #48]	; (800eddc <cleanup_stdio+0x34>)
 800edac:	4299      	cmp	r1, r3
 800edae:	b510      	push	{r4, lr}
 800edb0:	4604      	mov	r4, r0
 800edb2:	d001      	beq.n	800edb8 <cleanup_stdio+0x10>
 800edb4:	f001 fd1c 	bl	80107f0 <_fflush_r>
 800edb8:	68a1      	ldr	r1, [r4, #8]
 800edba:	4b09      	ldr	r3, [pc, #36]	; (800ede0 <cleanup_stdio+0x38>)
 800edbc:	4299      	cmp	r1, r3
 800edbe:	d002      	beq.n	800edc6 <cleanup_stdio+0x1e>
 800edc0:	4620      	mov	r0, r4
 800edc2:	f001 fd15 	bl	80107f0 <_fflush_r>
 800edc6:	68e1      	ldr	r1, [r4, #12]
 800edc8:	4b06      	ldr	r3, [pc, #24]	; (800ede4 <cleanup_stdio+0x3c>)
 800edca:	4299      	cmp	r1, r3
 800edcc:	d004      	beq.n	800edd8 <cleanup_stdio+0x30>
 800edce:	4620      	mov	r0, r4
 800edd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800edd4:	f001 bd0c 	b.w	80107f0 <_fflush_r>
 800edd8:	bd10      	pop	{r4, pc}
 800edda:	bf00      	nop
 800eddc:	20005204 	.word	0x20005204
 800ede0:	2000526c 	.word	0x2000526c
 800ede4:	200052d4 	.word	0x200052d4

0800ede8 <global_stdio_init.part.0>:
 800ede8:	b510      	push	{r4, lr}
 800edea:	4b0b      	ldr	r3, [pc, #44]	; (800ee18 <global_stdio_init.part.0+0x30>)
 800edec:	4c0b      	ldr	r4, [pc, #44]	; (800ee1c <global_stdio_init.part.0+0x34>)
 800edee:	4a0c      	ldr	r2, [pc, #48]	; (800ee20 <global_stdio_init.part.0+0x38>)
 800edf0:	601a      	str	r2, [r3, #0]
 800edf2:	4620      	mov	r0, r4
 800edf4:	2200      	movs	r2, #0
 800edf6:	2104      	movs	r1, #4
 800edf8:	f7ff ffa6 	bl	800ed48 <std>
 800edfc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ee00:	2201      	movs	r2, #1
 800ee02:	2109      	movs	r1, #9
 800ee04:	f7ff ffa0 	bl	800ed48 <std>
 800ee08:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ee0c:	2202      	movs	r2, #2
 800ee0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee12:	2112      	movs	r1, #18
 800ee14:	f7ff bf98 	b.w	800ed48 <std>
 800ee18:	2000533c 	.word	0x2000533c
 800ee1c:	20005204 	.word	0x20005204
 800ee20:	0800ed91 	.word	0x0800ed91

0800ee24 <__sfp_lock_acquire>:
 800ee24:	4801      	ldr	r0, [pc, #4]	; (800ee2c <__sfp_lock_acquire+0x8>)
 800ee26:	f000 b955 	b.w	800f0d4 <__retarget_lock_acquire_recursive>
 800ee2a:	bf00      	nop
 800ee2c:	20005345 	.word	0x20005345

0800ee30 <__sfp_lock_release>:
 800ee30:	4801      	ldr	r0, [pc, #4]	; (800ee38 <__sfp_lock_release+0x8>)
 800ee32:	f000 b950 	b.w	800f0d6 <__retarget_lock_release_recursive>
 800ee36:	bf00      	nop
 800ee38:	20005345 	.word	0x20005345

0800ee3c <__sinit>:
 800ee3c:	b510      	push	{r4, lr}
 800ee3e:	4604      	mov	r4, r0
 800ee40:	f7ff fff0 	bl	800ee24 <__sfp_lock_acquire>
 800ee44:	6a23      	ldr	r3, [r4, #32]
 800ee46:	b11b      	cbz	r3, 800ee50 <__sinit+0x14>
 800ee48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee4c:	f7ff bff0 	b.w	800ee30 <__sfp_lock_release>
 800ee50:	4b04      	ldr	r3, [pc, #16]	; (800ee64 <__sinit+0x28>)
 800ee52:	6223      	str	r3, [r4, #32]
 800ee54:	4b04      	ldr	r3, [pc, #16]	; (800ee68 <__sinit+0x2c>)
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d1f5      	bne.n	800ee48 <__sinit+0xc>
 800ee5c:	f7ff ffc4 	bl	800ede8 <global_stdio_init.part.0>
 800ee60:	e7f2      	b.n	800ee48 <__sinit+0xc>
 800ee62:	bf00      	nop
 800ee64:	0800eda9 	.word	0x0800eda9
 800ee68:	2000533c 	.word	0x2000533c

0800ee6c <_fwalk_sglue>:
 800ee6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee70:	4607      	mov	r7, r0
 800ee72:	4688      	mov	r8, r1
 800ee74:	4614      	mov	r4, r2
 800ee76:	2600      	movs	r6, #0
 800ee78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ee7c:	f1b9 0901 	subs.w	r9, r9, #1
 800ee80:	d505      	bpl.n	800ee8e <_fwalk_sglue+0x22>
 800ee82:	6824      	ldr	r4, [r4, #0]
 800ee84:	2c00      	cmp	r4, #0
 800ee86:	d1f7      	bne.n	800ee78 <_fwalk_sglue+0xc>
 800ee88:	4630      	mov	r0, r6
 800ee8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee8e:	89ab      	ldrh	r3, [r5, #12]
 800ee90:	2b01      	cmp	r3, #1
 800ee92:	d907      	bls.n	800eea4 <_fwalk_sglue+0x38>
 800ee94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ee98:	3301      	adds	r3, #1
 800ee9a:	d003      	beq.n	800eea4 <_fwalk_sglue+0x38>
 800ee9c:	4629      	mov	r1, r5
 800ee9e:	4638      	mov	r0, r7
 800eea0:	47c0      	blx	r8
 800eea2:	4306      	orrs	r6, r0
 800eea4:	3568      	adds	r5, #104	; 0x68
 800eea6:	e7e9      	b.n	800ee7c <_fwalk_sglue+0x10>

0800eea8 <__sread>:
 800eea8:	b510      	push	{r4, lr}
 800eeaa:	460c      	mov	r4, r1
 800eeac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eeb0:	f000 f8c2 	bl	800f038 <_read_r>
 800eeb4:	2800      	cmp	r0, #0
 800eeb6:	bfab      	itete	ge
 800eeb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eeba:	89a3      	ldrhlt	r3, [r4, #12]
 800eebc:	181b      	addge	r3, r3, r0
 800eebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eec2:	bfac      	ite	ge
 800eec4:	6563      	strge	r3, [r4, #84]	; 0x54
 800eec6:	81a3      	strhlt	r3, [r4, #12]
 800eec8:	bd10      	pop	{r4, pc}

0800eeca <__swrite>:
 800eeca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eece:	461f      	mov	r7, r3
 800eed0:	898b      	ldrh	r3, [r1, #12]
 800eed2:	05db      	lsls	r3, r3, #23
 800eed4:	4605      	mov	r5, r0
 800eed6:	460c      	mov	r4, r1
 800eed8:	4616      	mov	r6, r2
 800eeda:	d505      	bpl.n	800eee8 <__swrite+0x1e>
 800eedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eee0:	2302      	movs	r3, #2
 800eee2:	2200      	movs	r2, #0
 800eee4:	f000 f896 	bl	800f014 <_lseek_r>
 800eee8:	89a3      	ldrh	r3, [r4, #12]
 800eeea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eeee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eef2:	81a3      	strh	r3, [r4, #12]
 800eef4:	4632      	mov	r2, r6
 800eef6:	463b      	mov	r3, r7
 800eef8:	4628      	mov	r0, r5
 800eefa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eefe:	f000 b8ad 	b.w	800f05c <_write_r>

0800ef02 <__sseek>:
 800ef02:	b510      	push	{r4, lr}
 800ef04:	460c      	mov	r4, r1
 800ef06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef0a:	f000 f883 	bl	800f014 <_lseek_r>
 800ef0e:	1c43      	adds	r3, r0, #1
 800ef10:	89a3      	ldrh	r3, [r4, #12]
 800ef12:	bf15      	itete	ne
 800ef14:	6560      	strne	r0, [r4, #84]	; 0x54
 800ef16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ef1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ef1e:	81a3      	strheq	r3, [r4, #12]
 800ef20:	bf18      	it	ne
 800ef22:	81a3      	strhne	r3, [r4, #12]
 800ef24:	bd10      	pop	{r4, pc}

0800ef26 <__sclose>:
 800ef26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef2a:	f000 b80d 	b.w	800ef48 <_close_r>

0800ef2e <memset>:
 800ef2e:	4402      	add	r2, r0
 800ef30:	4603      	mov	r3, r0
 800ef32:	4293      	cmp	r3, r2
 800ef34:	d100      	bne.n	800ef38 <memset+0xa>
 800ef36:	4770      	bx	lr
 800ef38:	f803 1b01 	strb.w	r1, [r3], #1
 800ef3c:	e7f9      	b.n	800ef32 <memset+0x4>
	...

0800ef40 <_localeconv_r>:
 800ef40:	4800      	ldr	r0, [pc, #0]	; (800ef44 <_localeconv_r+0x4>)
 800ef42:	4770      	bx	lr
 800ef44:	20000160 	.word	0x20000160

0800ef48 <_close_r>:
 800ef48:	b538      	push	{r3, r4, r5, lr}
 800ef4a:	4d06      	ldr	r5, [pc, #24]	; (800ef64 <_close_r+0x1c>)
 800ef4c:	2300      	movs	r3, #0
 800ef4e:	4604      	mov	r4, r0
 800ef50:	4608      	mov	r0, r1
 800ef52:	602b      	str	r3, [r5, #0]
 800ef54:	f7f5 fee1 	bl	8004d1a <_close>
 800ef58:	1c43      	adds	r3, r0, #1
 800ef5a:	d102      	bne.n	800ef62 <_close_r+0x1a>
 800ef5c:	682b      	ldr	r3, [r5, #0]
 800ef5e:	b103      	cbz	r3, 800ef62 <_close_r+0x1a>
 800ef60:	6023      	str	r3, [r4, #0]
 800ef62:	bd38      	pop	{r3, r4, r5, pc}
 800ef64:	20005340 	.word	0x20005340

0800ef68 <_reclaim_reent>:
 800ef68:	4b29      	ldr	r3, [pc, #164]	; (800f010 <_reclaim_reent+0xa8>)
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	4283      	cmp	r3, r0
 800ef6e:	b570      	push	{r4, r5, r6, lr}
 800ef70:	4604      	mov	r4, r0
 800ef72:	d04b      	beq.n	800f00c <_reclaim_reent+0xa4>
 800ef74:	69c3      	ldr	r3, [r0, #28]
 800ef76:	b143      	cbz	r3, 800ef8a <_reclaim_reent+0x22>
 800ef78:	68db      	ldr	r3, [r3, #12]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d144      	bne.n	800f008 <_reclaim_reent+0xa0>
 800ef7e:	69e3      	ldr	r3, [r4, #28]
 800ef80:	6819      	ldr	r1, [r3, #0]
 800ef82:	b111      	cbz	r1, 800ef8a <_reclaim_reent+0x22>
 800ef84:	4620      	mov	r0, r4
 800ef86:	f000 ff31 	bl	800fdec <_free_r>
 800ef8a:	6961      	ldr	r1, [r4, #20]
 800ef8c:	b111      	cbz	r1, 800ef94 <_reclaim_reent+0x2c>
 800ef8e:	4620      	mov	r0, r4
 800ef90:	f000 ff2c 	bl	800fdec <_free_r>
 800ef94:	69e1      	ldr	r1, [r4, #28]
 800ef96:	b111      	cbz	r1, 800ef9e <_reclaim_reent+0x36>
 800ef98:	4620      	mov	r0, r4
 800ef9a:	f000 ff27 	bl	800fdec <_free_r>
 800ef9e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800efa0:	b111      	cbz	r1, 800efa8 <_reclaim_reent+0x40>
 800efa2:	4620      	mov	r0, r4
 800efa4:	f000 ff22 	bl	800fdec <_free_r>
 800efa8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800efaa:	b111      	cbz	r1, 800efb2 <_reclaim_reent+0x4a>
 800efac:	4620      	mov	r0, r4
 800efae:	f000 ff1d 	bl	800fdec <_free_r>
 800efb2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800efb4:	b111      	cbz	r1, 800efbc <_reclaim_reent+0x54>
 800efb6:	4620      	mov	r0, r4
 800efb8:	f000 ff18 	bl	800fdec <_free_r>
 800efbc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800efbe:	b111      	cbz	r1, 800efc6 <_reclaim_reent+0x5e>
 800efc0:	4620      	mov	r0, r4
 800efc2:	f000 ff13 	bl	800fdec <_free_r>
 800efc6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800efc8:	b111      	cbz	r1, 800efd0 <_reclaim_reent+0x68>
 800efca:	4620      	mov	r0, r4
 800efcc:	f000 ff0e 	bl	800fdec <_free_r>
 800efd0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800efd2:	b111      	cbz	r1, 800efda <_reclaim_reent+0x72>
 800efd4:	4620      	mov	r0, r4
 800efd6:	f000 ff09 	bl	800fdec <_free_r>
 800efda:	6a23      	ldr	r3, [r4, #32]
 800efdc:	b1b3      	cbz	r3, 800f00c <_reclaim_reent+0xa4>
 800efde:	4620      	mov	r0, r4
 800efe0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800efe4:	4718      	bx	r3
 800efe6:	5949      	ldr	r1, [r1, r5]
 800efe8:	b941      	cbnz	r1, 800effc <_reclaim_reent+0x94>
 800efea:	3504      	adds	r5, #4
 800efec:	69e3      	ldr	r3, [r4, #28]
 800efee:	2d80      	cmp	r5, #128	; 0x80
 800eff0:	68d9      	ldr	r1, [r3, #12]
 800eff2:	d1f8      	bne.n	800efe6 <_reclaim_reent+0x7e>
 800eff4:	4620      	mov	r0, r4
 800eff6:	f000 fef9 	bl	800fdec <_free_r>
 800effa:	e7c0      	b.n	800ef7e <_reclaim_reent+0x16>
 800effc:	680e      	ldr	r6, [r1, #0]
 800effe:	4620      	mov	r0, r4
 800f000:	f000 fef4 	bl	800fdec <_free_r>
 800f004:	4631      	mov	r1, r6
 800f006:	e7ef      	b.n	800efe8 <_reclaim_reent+0x80>
 800f008:	2500      	movs	r5, #0
 800f00a:	e7ef      	b.n	800efec <_reclaim_reent+0x84>
 800f00c:	bd70      	pop	{r4, r5, r6, pc}
 800f00e:	bf00      	nop
 800f010:	2000006c 	.word	0x2000006c

0800f014 <_lseek_r>:
 800f014:	b538      	push	{r3, r4, r5, lr}
 800f016:	4d07      	ldr	r5, [pc, #28]	; (800f034 <_lseek_r+0x20>)
 800f018:	4604      	mov	r4, r0
 800f01a:	4608      	mov	r0, r1
 800f01c:	4611      	mov	r1, r2
 800f01e:	2200      	movs	r2, #0
 800f020:	602a      	str	r2, [r5, #0]
 800f022:	461a      	mov	r2, r3
 800f024:	f7f5 fea0 	bl	8004d68 <_lseek>
 800f028:	1c43      	adds	r3, r0, #1
 800f02a:	d102      	bne.n	800f032 <_lseek_r+0x1e>
 800f02c:	682b      	ldr	r3, [r5, #0]
 800f02e:	b103      	cbz	r3, 800f032 <_lseek_r+0x1e>
 800f030:	6023      	str	r3, [r4, #0]
 800f032:	bd38      	pop	{r3, r4, r5, pc}
 800f034:	20005340 	.word	0x20005340

0800f038 <_read_r>:
 800f038:	b538      	push	{r3, r4, r5, lr}
 800f03a:	4d07      	ldr	r5, [pc, #28]	; (800f058 <_read_r+0x20>)
 800f03c:	4604      	mov	r4, r0
 800f03e:	4608      	mov	r0, r1
 800f040:	4611      	mov	r1, r2
 800f042:	2200      	movs	r2, #0
 800f044:	602a      	str	r2, [r5, #0]
 800f046:	461a      	mov	r2, r3
 800f048:	f7f5 fe2e 	bl	8004ca8 <_read>
 800f04c:	1c43      	adds	r3, r0, #1
 800f04e:	d102      	bne.n	800f056 <_read_r+0x1e>
 800f050:	682b      	ldr	r3, [r5, #0]
 800f052:	b103      	cbz	r3, 800f056 <_read_r+0x1e>
 800f054:	6023      	str	r3, [r4, #0]
 800f056:	bd38      	pop	{r3, r4, r5, pc}
 800f058:	20005340 	.word	0x20005340

0800f05c <_write_r>:
 800f05c:	b538      	push	{r3, r4, r5, lr}
 800f05e:	4d07      	ldr	r5, [pc, #28]	; (800f07c <_write_r+0x20>)
 800f060:	4604      	mov	r4, r0
 800f062:	4608      	mov	r0, r1
 800f064:	4611      	mov	r1, r2
 800f066:	2200      	movs	r2, #0
 800f068:	602a      	str	r2, [r5, #0]
 800f06a:	461a      	mov	r2, r3
 800f06c:	f7f5 fe39 	bl	8004ce2 <_write>
 800f070:	1c43      	adds	r3, r0, #1
 800f072:	d102      	bne.n	800f07a <_write_r+0x1e>
 800f074:	682b      	ldr	r3, [r5, #0]
 800f076:	b103      	cbz	r3, 800f07a <_write_r+0x1e>
 800f078:	6023      	str	r3, [r4, #0]
 800f07a:	bd38      	pop	{r3, r4, r5, pc}
 800f07c:	20005340 	.word	0x20005340

0800f080 <__errno>:
 800f080:	4b01      	ldr	r3, [pc, #4]	; (800f088 <__errno+0x8>)
 800f082:	6818      	ldr	r0, [r3, #0]
 800f084:	4770      	bx	lr
 800f086:	bf00      	nop
 800f088:	2000006c 	.word	0x2000006c

0800f08c <__libc_init_array>:
 800f08c:	b570      	push	{r4, r5, r6, lr}
 800f08e:	4d0d      	ldr	r5, [pc, #52]	; (800f0c4 <__libc_init_array+0x38>)
 800f090:	4c0d      	ldr	r4, [pc, #52]	; (800f0c8 <__libc_init_array+0x3c>)
 800f092:	1b64      	subs	r4, r4, r5
 800f094:	10a4      	asrs	r4, r4, #2
 800f096:	2600      	movs	r6, #0
 800f098:	42a6      	cmp	r6, r4
 800f09a:	d109      	bne.n	800f0b0 <__libc_init_array+0x24>
 800f09c:	4d0b      	ldr	r5, [pc, #44]	; (800f0cc <__libc_init_array+0x40>)
 800f09e:	4c0c      	ldr	r4, [pc, #48]	; (800f0d0 <__libc_init_array+0x44>)
 800f0a0:	f001 feec 	bl	8010e7c <_init>
 800f0a4:	1b64      	subs	r4, r4, r5
 800f0a6:	10a4      	asrs	r4, r4, #2
 800f0a8:	2600      	movs	r6, #0
 800f0aa:	42a6      	cmp	r6, r4
 800f0ac:	d105      	bne.n	800f0ba <__libc_init_array+0x2e>
 800f0ae:	bd70      	pop	{r4, r5, r6, pc}
 800f0b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0b4:	4798      	blx	r3
 800f0b6:	3601      	adds	r6, #1
 800f0b8:	e7ee      	b.n	800f098 <__libc_init_array+0xc>
 800f0ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0be:	4798      	blx	r3
 800f0c0:	3601      	adds	r6, #1
 800f0c2:	e7f2      	b.n	800f0aa <__libc_init_array+0x1e>
 800f0c4:	080117dc 	.word	0x080117dc
 800f0c8:	080117dc 	.word	0x080117dc
 800f0cc:	080117dc 	.word	0x080117dc
 800f0d0:	080117e0 	.word	0x080117e0

0800f0d4 <__retarget_lock_acquire_recursive>:
 800f0d4:	4770      	bx	lr

0800f0d6 <__retarget_lock_release_recursive>:
 800f0d6:	4770      	bx	lr

0800f0d8 <memcpy>:
 800f0d8:	440a      	add	r2, r1
 800f0da:	4291      	cmp	r1, r2
 800f0dc:	f100 33ff 	add.w	r3, r0, #4294967295
 800f0e0:	d100      	bne.n	800f0e4 <memcpy+0xc>
 800f0e2:	4770      	bx	lr
 800f0e4:	b510      	push	{r4, lr}
 800f0e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f0ee:	4291      	cmp	r1, r2
 800f0f0:	d1f9      	bne.n	800f0e6 <memcpy+0xe>
 800f0f2:	bd10      	pop	{r4, pc}

0800f0f4 <quorem>:
 800f0f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0f8:	6903      	ldr	r3, [r0, #16]
 800f0fa:	690c      	ldr	r4, [r1, #16]
 800f0fc:	42a3      	cmp	r3, r4
 800f0fe:	4607      	mov	r7, r0
 800f100:	db7e      	blt.n	800f200 <quorem+0x10c>
 800f102:	3c01      	subs	r4, #1
 800f104:	f101 0814 	add.w	r8, r1, #20
 800f108:	f100 0514 	add.w	r5, r0, #20
 800f10c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f110:	9301      	str	r3, [sp, #4]
 800f112:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f11a:	3301      	adds	r3, #1
 800f11c:	429a      	cmp	r2, r3
 800f11e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f122:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f126:	fbb2 f6f3 	udiv	r6, r2, r3
 800f12a:	d331      	bcc.n	800f190 <quorem+0x9c>
 800f12c:	f04f 0e00 	mov.w	lr, #0
 800f130:	4640      	mov	r0, r8
 800f132:	46ac      	mov	ip, r5
 800f134:	46f2      	mov	sl, lr
 800f136:	f850 2b04 	ldr.w	r2, [r0], #4
 800f13a:	b293      	uxth	r3, r2
 800f13c:	fb06 e303 	mla	r3, r6, r3, lr
 800f140:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f144:	0c1a      	lsrs	r2, r3, #16
 800f146:	b29b      	uxth	r3, r3
 800f148:	ebaa 0303 	sub.w	r3, sl, r3
 800f14c:	f8dc a000 	ldr.w	sl, [ip]
 800f150:	fa13 f38a 	uxtah	r3, r3, sl
 800f154:	fb06 220e 	mla	r2, r6, lr, r2
 800f158:	9300      	str	r3, [sp, #0]
 800f15a:	9b00      	ldr	r3, [sp, #0]
 800f15c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f160:	b292      	uxth	r2, r2
 800f162:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f166:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f16a:	f8bd 3000 	ldrh.w	r3, [sp]
 800f16e:	4581      	cmp	r9, r0
 800f170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f174:	f84c 3b04 	str.w	r3, [ip], #4
 800f178:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f17c:	d2db      	bcs.n	800f136 <quorem+0x42>
 800f17e:	f855 300b 	ldr.w	r3, [r5, fp]
 800f182:	b92b      	cbnz	r3, 800f190 <quorem+0x9c>
 800f184:	9b01      	ldr	r3, [sp, #4]
 800f186:	3b04      	subs	r3, #4
 800f188:	429d      	cmp	r5, r3
 800f18a:	461a      	mov	r2, r3
 800f18c:	d32c      	bcc.n	800f1e8 <quorem+0xf4>
 800f18e:	613c      	str	r4, [r7, #16]
 800f190:	4638      	mov	r0, r7
 800f192:	f001 f9a7 	bl	80104e4 <__mcmp>
 800f196:	2800      	cmp	r0, #0
 800f198:	db22      	blt.n	800f1e0 <quorem+0xec>
 800f19a:	3601      	adds	r6, #1
 800f19c:	4629      	mov	r1, r5
 800f19e:	2000      	movs	r0, #0
 800f1a0:	f858 2b04 	ldr.w	r2, [r8], #4
 800f1a4:	f8d1 c000 	ldr.w	ip, [r1]
 800f1a8:	b293      	uxth	r3, r2
 800f1aa:	1ac3      	subs	r3, r0, r3
 800f1ac:	0c12      	lsrs	r2, r2, #16
 800f1ae:	fa13 f38c 	uxtah	r3, r3, ip
 800f1b2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800f1b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f1ba:	b29b      	uxth	r3, r3
 800f1bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f1c0:	45c1      	cmp	r9, r8
 800f1c2:	f841 3b04 	str.w	r3, [r1], #4
 800f1c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f1ca:	d2e9      	bcs.n	800f1a0 <quorem+0xac>
 800f1cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f1d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f1d4:	b922      	cbnz	r2, 800f1e0 <quorem+0xec>
 800f1d6:	3b04      	subs	r3, #4
 800f1d8:	429d      	cmp	r5, r3
 800f1da:	461a      	mov	r2, r3
 800f1dc:	d30a      	bcc.n	800f1f4 <quorem+0x100>
 800f1de:	613c      	str	r4, [r7, #16]
 800f1e0:	4630      	mov	r0, r6
 800f1e2:	b003      	add	sp, #12
 800f1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1e8:	6812      	ldr	r2, [r2, #0]
 800f1ea:	3b04      	subs	r3, #4
 800f1ec:	2a00      	cmp	r2, #0
 800f1ee:	d1ce      	bne.n	800f18e <quorem+0x9a>
 800f1f0:	3c01      	subs	r4, #1
 800f1f2:	e7c9      	b.n	800f188 <quorem+0x94>
 800f1f4:	6812      	ldr	r2, [r2, #0]
 800f1f6:	3b04      	subs	r3, #4
 800f1f8:	2a00      	cmp	r2, #0
 800f1fa:	d1f0      	bne.n	800f1de <quorem+0xea>
 800f1fc:	3c01      	subs	r4, #1
 800f1fe:	e7eb      	b.n	800f1d8 <quorem+0xe4>
 800f200:	2000      	movs	r0, #0
 800f202:	e7ee      	b.n	800f1e2 <quorem+0xee>
 800f204:	0000      	movs	r0, r0
	...

0800f208 <_dtoa_r>:
 800f208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	ed2d 8b04 	vpush	{d8-d9}
 800f210:	69c5      	ldr	r5, [r0, #28]
 800f212:	b093      	sub	sp, #76	; 0x4c
 800f214:	ed8d 0b02 	vstr	d0, [sp, #8]
 800f218:	ec57 6b10 	vmov	r6, r7, d0
 800f21c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f220:	9107      	str	r1, [sp, #28]
 800f222:	4604      	mov	r4, r0
 800f224:	920a      	str	r2, [sp, #40]	; 0x28
 800f226:	930d      	str	r3, [sp, #52]	; 0x34
 800f228:	b975      	cbnz	r5, 800f248 <_dtoa_r+0x40>
 800f22a:	2010      	movs	r0, #16
 800f22c:	f000 fe2a 	bl	800fe84 <malloc>
 800f230:	4602      	mov	r2, r0
 800f232:	61e0      	str	r0, [r4, #28]
 800f234:	b920      	cbnz	r0, 800f240 <_dtoa_r+0x38>
 800f236:	4bae      	ldr	r3, [pc, #696]	; (800f4f0 <_dtoa_r+0x2e8>)
 800f238:	21ef      	movs	r1, #239	; 0xef
 800f23a:	48ae      	ldr	r0, [pc, #696]	; (800f4f4 <_dtoa_r+0x2ec>)
 800f23c:	f001 fb10 	bl	8010860 <__assert_func>
 800f240:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f244:	6005      	str	r5, [r0, #0]
 800f246:	60c5      	str	r5, [r0, #12]
 800f248:	69e3      	ldr	r3, [r4, #28]
 800f24a:	6819      	ldr	r1, [r3, #0]
 800f24c:	b151      	cbz	r1, 800f264 <_dtoa_r+0x5c>
 800f24e:	685a      	ldr	r2, [r3, #4]
 800f250:	604a      	str	r2, [r1, #4]
 800f252:	2301      	movs	r3, #1
 800f254:	4093      	lsls	r3, r2
 800f256:	608b      	str	r3, [r1, #8]
 800f258:	4620      	mov	r0, r4
 800f25a:	f000 ff07 	bl	801006c <_Bfree>
 800f25e:	69e3      	ldr	r3, [r4, #28]
 800f260:	2200      	movs	r2, #0
 800f262:	601a      	str	r2, [r3, #0]
 800f264:	1e3b      	subs	r3, r7, #0
 800f266:	bfbb      	ittet	lt
 800f268:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f26c:	9303      	strlt	r3, [sp, #12]
 800f26e:	2300      	movge	r3, #0
 800f270:	2201      	movlt	r2, #1
 800f272:	bfac      	ite	ge
 800f274:	f8c8 3000 	strge.w	r3, [r8]
 800f278:	f8c8 2000 	strlt.w	r2, [r8]
 800f27c:	4b9e      	ldr	r3, [pc, #632]	; (800f4f8 <_dtoa_r+0x2f0>)
 800f27e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f282:	ea33 0308 	bics.w	r3, r3, r8
 800f286:	d11b      	bne.n	800f2c0 <_dtoa_r+0xb8>
 800f288:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f28a:	f242 730f 	movw	r3, #9999	; 0x270f
 800f28e:	6013      	str	r3, [r2, #0]
 800f290:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800f294:	4333      	orrs	r3, r6
 800f296:	f000 8593 	beq.w	800fdc0 <_dtoa_r+0xbb8>
 800f29a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f29c:	b963      	cbnz	r3, 800f2b8 <_dtoa_r+0xb0>
 800f29e:	4b97      	ldr	r3, [pc, #604]	; (800f4fc <_dtoa_r+0x2f4>)
 800f2a0:	e027      	b.n	800f2f2 <_dtoa_r+0xea>
 800f2a2:	4b97      	ldr	r3, [pc, #604]	; (800f500 <_dtoa_r+0x2f8>)
 800f2a4:	9300      	str	r3, [sp, #0]
 800f2a6:	3308      	adds	r3, #8
 800f2a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f2aa:	6013      	str	r3, [r2, #0]
 800f2ac:	9800      	ldr	r0, [sp, #0]
 800f2ae:	b013      	add	sp, #76	; 0x4c
 800f2b0:	ecbd 8b04 	vpop	{d8-d9}
 800f2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2b8:	4b90      	ldr	r3, [pc, #576]	; (800f4fc <_dtoa_r+0x2f4>)
 800f2ba:	9300      	str	r3, [sp, #0]
 800f2bc:	3303      	adds	r3, #3
 800f2be:	e7f3      	b.n	800f2a8 <_dtoa_r+0xa0>
 800f2c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f2c4:	2200      	movs	r2, #0
 800f2c6:	ec51 0b17 	vmov	r0, r1, d7
 800f2ca:	eeb0 8a47 	vmov.f32	s16, s14
 800f2ce:	eef0 8a67 	vmov.f32	s17, s15
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	f7f1 fc18 	bl	8000b08 <__aeabi_dcmpeq>
 800f2d8:	4681      	mov	r9, r0
 800f2da:	b160      	cbz	r0, 800f2f6 <_dtoa_r+0xee>
 800f2dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f2de:	2301      	movs	r3, #1
 800f2e0:	6013      	str	r3, [r2, #0]
 800f2e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f000 8568 	beq.w	800fdba <_dtoa_r+0xbb2>
 800f2ea:	4b86      	ldr	r3, [pc, #536]	; (800f504 <_dtoa_r+0x2fc>)
 800f2ec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f2ee:	6013      	str	r3, [r2, #0]
 800f2f0:	3b01      	subs	r3, #1
 800f2f2:	9300      	str	r3, [sp, #0]
 800f2f4:	e7da      	b.n	800f2ac <_dtoa_r+0xa4>
 800f2f6:	aa10      	add	r2, sp, #64	; 0x40
 800f2f8:	a911      	add	r1, sp, #68	; 0x44
 800f2fa:	4620      	mov	r0, r4
 800f2fc:	eeb0 0a48 	vmov.f32	s0, s16
 800f300:	eef0 0a68 	vmov.f32	s1, s17
 800f304:	f001 f994 	bl	8010630 <__d2b>
 800f308:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f30c:	4682      	mov	sl, r0
 800f30e:	2d00      	cmp	r5, #0
 800f310:	d07f      	beq.n	800f412 <_dtoa_r+0x20a>
 800f312:	ee18 3a90 	vmov	r3, s17
 800f316:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f31a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800f31e:	ec51 0b18 	vmov	r0, r1, d8
 800f322:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800f326:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f32a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800f32e:	4619      	mov	r1, r3
 800f330:	2200      	movs	r2, #0
 800f332:	4b75      	ldr	r3, [pc, #468]	; (800f508 <_dtoa_r+0x300>)
 800f334:	f7f0 ffc8 	bl	80002c8 <__aeabi_dsub>
 800f338:	a367      	add	r3, pc, #412	; (adr r3, 800f4d8 <_dtoa_r+0x2d0>)
 800f33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33e:	f7f1 f97b 	bl	8000638 <__aeabi_dmul>
 800f342:	a367      	add	r3, pc, #412	; (adr r3, 800f4e0 <_dtoa_r+0x2d8>)
 800f344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f348:	f7f0 ffc0 	bl	80002cc <__adddf3>
 800f34c:	4606      	mov	r6, r0
 800f34e:	4628      	mov	r0, r5
 800f350:	460f      	mov	r7, r1
 800f352:	f7f1 f907 	bl	8000564 <__aeabi_i2d>
 800f356:	a364      	add	r3, pc, #400	; (adr r3, 800f4e8 <_dtoa_r+0x2e0>)
 800f358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35c:	f7f1 f96c 	bl	8000638 <__aeabi_dmul>
 800f360:	4602      	mov	r2, r0
 800f362:	460b      	mov	r3, r1
 800f364:	4630      	mov	r0, r6
 800f366:	4639      	mov	r1, r7
 800f368:	f7f0 ffb0 	bl	80002cc <__adddf3>
 800f36c:	4606      	mov	r6, r0
 800f36e:	460f      	mov	r7, r1
 800f370:	f7f1 fc12 	bl	8000b98 <__aeabi_d2iz>
 800f374:	2200      	movs	r2, #0
 800f376:	4683      	mov	fp, r0
 800f378:	2300      	movs	r3, #0
 800f37a:	4630      	mov	r0, r6
 800f37c:	4639      	mov	r1, r7
 800f37e:	f7f1 fbcd 	bl	8000b1c <__aeabi_dcmplt>
 800f382:	b148      	cbz	r0, 800f398 <_dtoa_r+0x190>
 800f384:	4658      	mov	r0, fp
 800f386:	f7f1 f8ed 	bl	8000564 <__aeabi_i2d>
 800f38a:	4632      	mov	r2, r6
 800f38c:	463b      	mov	r3, r7
 800f38e:	f7f1 fbbb 	bl	8000b08 <__aeabi_dcmpeq>
 800f392:	b908      	cbnz	r0, 800f398 <_dtoa_r+0x190>
 800f394:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f398:	f1bb 0f16 	cmp.w	fp, #22
 800f39c:	d857      	bhi.n	800f44e <_dtoa_r+0x246>
 800f39e:	4b5b      	ldr	r3, [pc, #364]	; (800f50c <_dtoa_r+0x304>)
 800f3a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a8:	ec51 0b18 	vmov	r0, r1, d8
 800f3ac:	f7f1 fbb6 	bl	8000b1c <__aeabi_dcmplt>
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d04e      	beq.n	800f452 <_dtoa_r+0x24a>
 800f3b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	930c      	str	r3, [sp, #48]	; 0x30
 800f3bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f3be:	1b5b      	subs	r3, r3, r5
 800f3c0:	1e5a      	subs	r2, r3, #1
 800f3c2:	bf45      	ittet	mi
 800f3c4:	f1c3 0301 	rsbmi	r3, r3, #1
 800f3c8:	9305      	strmi	r3, [sp, #20]
 800f3ca:	2300      	movpl	r3, #0
 800f3cc:	2300      	movmi	r3, #0
 800f3ce:	9206      	str	r2, [sp, #24]
 800f3d0:	bf54      	ite	pl
 800f3d2:	9305      	strpl	r3, [sp, #20]
 800f3d4:	9306      	strmi	r3, [sp, #24]
 800f3d6:	f1bb 0f00 	cmp.w	fp, #0
 800f3da:	db3c      	blt.n	800f456 <_dtoa_r+0x24e>
 800f3dc:	9b06      	ldr	r3, [sp, #24]
 800f3de:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800f3e2:	445b      	add	r3, fp
 800f3e4:	9306      	str	r3, [sp, #24]
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	9308      	str	r3, [sp, #32]
 800f3ea:	9b07      	ldr	r3, [sp, #28]
 800f3ec:	2b09      	cmp	r3, #9
 800f3ee:	d868      	bhi.n	800f4c2 <_dtoa_r+0x2ba>
 800f3f0:	2b05      	cmp	r3, #5
 800f3f2:	bfc4      	itt	gt
 800f3f4:	3b04      	subgt	r3, #4
 800f3f6:	9307      	strgt	r3, [sp, #28]
 800f3f8:	9b07      	ldr	r3, [sp, #28]
 800f3fa:	f1a3 0302 	sub.w	r3, r3, #2
 800f3fe:	bfcc      	ite	gt
 800f400:	2500      	movgt	r5, #0
 800f402:	2501      	movle	r5, #1
 800f404:	2b03      	cmp	r3, #3
 800f406:	f200 8085 	bhi.w	800f514 <_dtoa_r+0x30c>
 800f40a:	e8df f003 	tbb	[pc, r3]
 800f40e:	3b2e      	.short	0x3b2e
 800f410:	5839      	.short	0x5839
 800f412:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f416:	441d      	add	r5, r3
 800f418:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f41c:	2b20      	cmp	r3, #32
 800f41e:	bfc1      	itttt	gt
 800f420:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f424:	fa08 f803 	lslgt.w	r8, r8, r3
 800f428:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800f42c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800f430:	bfd6      	itet	le
 800f432:	f1c3 0320 	rsble	r3, r3, #32
 800f436:	ea48 0003 	orrgt.w	r0, r8, r3
 800f43a:	fa06 f003 	lslle.w	r0, r6, r3
 800f43e:	f7f1 f881 	bl	8000544 <__aeabi_ui2d>
 800f442:	2201      	movs	r2, #1
 800f444:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800f448:	3d01      	subs	r5, #1
 800f44a:	920e      	str	r2, [sp, #56]	; 0x38
 800f44c:	e76f      	b.n	800f32e <_dtoa_r+0x126>
 800f44e:	2301      	movs	r3, #1
 800f450:	e7b3      	b.n	800f3ba <_dtoa_r+0x1b2>
 800f452:	900c      	str	r0, [sp, #48]	; 0x30
 800f454:	e7b2      	b.n	800f3bc <_dtoa_r+0x1b4>
 800f456:	9b05      	ldr	r3, [sp, #20]
 800f458:	eba3 030b 	sub.w	r3, r3, fp
 800f45c:	9305      	str	r3, [sp, #20]
 800f45e:	f1cb 0300 	rsb	r3, fp, #0
 800f462:	9308      	str	r3, [sp, #32]
 800f464:	2300      	movs	r3, #0
 800f466:	930b      	str	r3, [sp, #44]	; 0x2c
 800f468:	e7bf      	b.n	800f3ea <_dtoa_r+0x1e2>
 800f46a:	2300      	movs	r3, #0
 800f46c:	9309      	str	r3, [sp, #36]	; 0x24
 800f46e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f470:	2b00      	cmp	r3, #0
 800f472:	dc52      	bgt.n	800f51a <_dtoa_r+0x312>
 800f474:	2301      	movs	r3, #1
 800f476:	9301      	str	r3, [sp, #4]
 800f478:	9304      	str	r3, [sp, #16]
 800f47a:	461a      	mov	r2, r3
 800f47c:	920a      	str	r2, [sp, #40]	; 0x28
 800f47e:	e00b      	b.n	800f498 <_dtoa_r+0x290>
 800f480:	2301      	movs	r3, #1
 800f482:	e7f3      	b.n	800f46c <_dtoa_r+0x264>
 800f484:	2300      	movs	r3, #0
 800f486:	9309      	str	r3, [sp, #36]	; 0x24
 800f488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f48a:	445b      	add	r3, fp
 800f48c:	9301      	str	r3, [sp, #4]
 800f48e:	3301      	adds	r3, #1
 800f490:	2b01      	cmp	r3, #1
 800f492:	9304      	str	r3, [sp, #16]
 800f494:	bfb8      	it	lt
 800f496:	2301      	movlt	r3, #1
 800f498:	69e0      	ldr	r0, [r4, #28]
 800f49a:	2100      	movs	r1, #0
 800f49c:	2204      	movs	r2, #4
 800f49e:	f102 0614 	add.w	r6, r2, #20
 800f4a2:	429e      	cmp	r6, r3
 800f4a4:	d93d      	bls.n	800f522 <_dtoa_r+0x31a>
 800f4a6:	6041      	str	r1, [r0, #4]
 800f4a8:	4620      	mov	r0, r4
 800f4aa:	f000 fd9f 	bl	800ffec <_Balloc>
 800f4ae:	9000      	str	r0, [sp, #0]
 800f4b0:	2800      	cmp	r0, #0
 800f4b2:	d139      	bne.n	800f528 <_dtoa_r+0x320>
 800f4b4:	4b16      	ldr	r3, [pc, #88]	; (800f510 <_dtoa_r+0x308>)
 800f4b6:	4602      	mov	r2, r0
 800f4b8:	f240 11af 	movw	r1, #431	; 0x1af
 800f4bc:	e6bd      	b.n	800f23a <_dtoa_r+0x32>
 800f4be:	2301      	movs	r3, #1
 800f4c0:	e7e1      	b.n	800f486 <_dtoa_r+0x27e>
 800f4c2:	2501      	movs	r5, #1
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	9307      	str	r3, [sp, #28]
 800f4c8:	9509      	str	r5, [sp, #36]	; 0x24
 800f4ca:	f04f 33ff 	mov.w	r3, #4294967295
 800f4ce:	9301      	str	r3, [sp, #4]
 800f4d0:	9304      	str	r3, [sp, #16]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	2312      	movs	r3, #18
 800f4d6:	e7d1      	b.n	800f47c <_dtoa_r+0x274>
 800f4d8:	636f4361 	.word	0x636f4361
 800f4dc:	3fd287a7 	.word	0x3fd287a7
 800f4e0:	8b60c8b3 	.word	0x8b60c8b3
 800f4e4:	3fc68a28 	.word	0x3fc68a28
 800f4e8:	509f79fb 	.word	0x509f79fb
 800f4ec:	3fd34413 	.word	0x3fd34413
 800f4f0:	080114a1 	.word	0x080114a1
 800f4f4:	080114b8 	.word	0x080114b8
 800f4f8:	7ff00000 	.word	0x7ff00000
 800f4fc:	0801149d 	.word	0x0801149d
 800f500:	08011494 	.word	0x08011494
 800f504:	08011471 	.word	0x08011471
 800f508:	3ff80000 	.word	0x3ff80000
 800f50c:	080115a8 	.word	0x080115a8
 800f510:	08011510 	.word	0x08011510
 800f514:	2301      	movs	r3, #1
 800f516:	9309      	str	r3, [sp, #36]	; 0x24
 800f518:	e7d7      	b.n	800f4ca <_dtoa_r+0x2c2>
 800f51a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f51c:	9301      	str	r3, [sp, #4]
 800f51e:	9304      	str	r3, [sp, #16]
 800f520:	e7ba      	b.n	800f498 <_dtoa_r+0x290>
 800f522:	3101      	adds	r1, #1
 800f524:	0052      	lsls	r2, r2, #1
 800f526:	e7ba      	b.n	800f49e <_dtoa_r+0x296>
 800f528:	69e3      	ldr	r3, [r4, #28]
 800f52a:	9a00      	ldr	r2, [sp, #0]
 800f52c:	601a      	str	r2, [r3, #0]
 800f52e:	9b04      	ldr	r3, [sp, #16]
 800f530:	2b0e      	cmp	r3, #14
 800f532:	f200 80a8 	bhi.w	800f686 <_dtoa_r+0x47e>
 800f536:	2d00      	cmp	r5, #0
 800f538:	f000 80a5 	beq.w	800f686 <_dtoa_r+0x47e>
 800f53c:	f1bb 0f00 	cmp.w	fp, #0
 800f540:	dd38      	ble.n	800f5b4 <_dtoa_r+0x3ac>
 800f542:	4bc0      	ldr	r3, [pc, #768]	; (800f844 <_dtoa_r+0x63c>)
 800f544:	f00b 020f 	and.w	r2, fp, #15
 800f548:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f54c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800f550:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f554:	ea4f 182b 	mov.w	r8, fp, asr #4
 800f558:	d019      	beq.n	800f58e <_dtoa_r+0x386>
 800f55a:	4bbb      	ldr	r3, [pc, #748]	; (800f848 <_dtoa_r+0x640>)
 800f55c:	ec51 0b18 	vmov	r0, r1, d8
 800f560:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f564:	f7f1 f992 	bl	800088c <__aeabi_ddiv>
 800f568:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f56c:	f008 080f 	and.w	r8, r8, #15
 800f570:	2503      	movs	r5, #3
 800f572:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f848 <_dtoa_r+0x640>
 800f576:	f1b8 0f00 	cmp.w	r8, #0
 800f57a:	d10a      	bne.n	800f592 <_dtoa_r+0x38a>
 800f57c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f580:	4632      	mov	r2, r6
 800f582:	463b      	mov	r3, r7
 800f584:	f7f1 f982 	bl	800088c <__aeabi_ddiv>
 800f588:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f58c:	e02b      	b.n	800f5e6 <_dtoa_r+0x3de>
 800f58e:	2502      	movs	r5, #2
 800f590:	e7ef      	b.n	800f572 <_dtoa_r+0x36a>
 800f592:	f018 0f01 	tst.w	r8, #1
 800f596:	d008      	beq.n	800f5aa <_dtoa_r+0x3a2>
 800f598:	4630      	mov	r0, r6
 800f59a:	4639      	mov	r1, r7
 800f59c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f5a0:	f7f1 f84a 	bl	8000638 <__aeabi_dmul>
 800f5a4:	3501      	adds	r5, #1
 800f5a6:	4606      	mov	r6, r0
 800f5a8:	460f      	mov	r7, r1
 800f5aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f5ae:	f109 0908 	add.w	r9, r9, #8
 800f5b2:	e7e0      	b.n	800f576 <_dtoa_r+0x36e>
 800f5b4:	f000 809f 	beq.w	800f6f6 <_dtoa_r+0x4ee>
 800f5b8:	f1cb 0600 	rsb	r6, fp, #0
 800f5bc:	4ba1      	ldr	r3, [pc, #644]	; (800f844 <_dtoa_r+0x63c>)
 800f5be:	4fa2      	ldr	r7, [pc, #648]	; (800f848 <_dtoa_r+0x640>)
 800f5c0:	f006 020f 	and.w	r2, r6, #15
 800f5c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5cc:	ec51 0b18 	vmov	r0, r1, d8
 800f5d0:	f7f1 f832 	bl	8000638 <__aeabi_dmul>
 800f5d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5d8:	1136      	asrs	r6, r6, #4
 800f5da:	2300      	movs	r3, #0
 800f5dc:	2502      	movs	r5, #2
 800f5de:	2e00      	cmp	r6, #0
 800f5e0:	d17e      	bne.n	800f6e0 <_dtoa_r+0x4d8>
 800f5e2:	2b00      	cmp	r3, #0
 800f5e4:	d1d0      	bne.n	800f588 <_dtoa_r+0x380>
 800f5e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f5e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	f000 8084 	beq.w	800f6fa <_dtoa_r+0x4f2>
 800f5f2:	4b96      	ldr	r3, [pc, #600]	; (800f84c <_dtoa_r+0x644>)
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	4640      	mov	r0, r8
 800f5f8:	4649      	mov	r1, r9
 800f5fa:	f7f1 fa8f 	bl	8000b1c <__aeabi_dcmplt>
 800f5fe:	2800      	cmp	r0, #0
 800f600:	d07b      	beq.n	800f6fa <_dtoa_r+0x4f2>
 800f602:	9b04      	ldr	r3, [sp, #16]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d078      	beq.n	800f6fa <_dtoa_r+0x4f2>
 800f608:	9b01      	ldr	r3, [sp, #4]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	dd39      	ble.n	800f682 <_dtoa_r+0x47a>
 800f60e:	4b90      	ldr	r3, [pc, #576]	; (800f850 <_dtoa_r+0x648>)
 800f610:	2200      	movs	r2, #0
 800f612:	4640      	mov	r0, r8
 800f614:	4649      	mov	r1, r9
 800f616:	f7f1 f80f 	bl	8000638 <__aeabi_dmul>
 800f61a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f61e:	9e01      	ldr	r6, [sp, #4]
 800f620:	f10b 37ff 	add.w	r7, fp, #4294967295
 800f624:	3501      	adds	r5, #1
 800f626:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f62a:	4628      	mov	r0, r5
 800f62c:	f7f0 ff9a 	bl	8000564 <__aeabi_i2d>
 800f630:	4642      	mov	r2, r8
 800f632:	464b      	mov	r3, r9
 800f634:	f7f1 f800 	bl	8000638 <__aeabi_dmul>
 800f638:	4b86      	ldr	r3, [pc, #536]	; (800f854 <_dtoa_r+0x64c>)
 800f63a:	2200      	movs	r2, #0
 800f63c:	f7f0 fe46 	bl	80002cc <__adddf3>
 800f640:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800f644:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f648:	9303      	str	r3, [sp, #12]
 800f64a:	2e00      	cmp	r6, #0
 800f64c:	d158      	bne.n	800f700 <_dtoa_r+0x4f8>
 800f64e:	4b82      	ldr	r3, [pc, #520]	; (800f858 <_dtoa_r+0x650>)
 800f650:	2200      	movs	r2, #0
 800f652:	4640      	mov	r0, r8
 800f654:	4649      	mov	r1, r9
 800f656:	f7f0 fe37 	bl	80002c8 <__aeabi_dsub>
 800f65a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f65e:	4680      	mov	r8, r0
 800f660:	4689      	mov	r9, r1
 800f662:	f7f1 fa79 	bl	8000b58 <__aeabi_dcmpgt>
 800f666:	2800      	cmp	r0, #0
 800f668:	f040 8296 	bne.w	800fb98 <_dtoa_r+0x990>
 800f66c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800f670:	4640      	mov	r0, r8
 800f672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f676:	4649      	mov	r1, r9
 800f678:	f7f1 fa50 	bl	8000b1c <__aeabi_dcmplt>
 800f67c:	2800      	cmp	r0, #0
 800f67e:	f040 8289 	bne.w	800fb94 <_dtoa_r+0x98c>
 800f682:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f686:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f688:	2b00      	cmp	r3, #0
 800f68a:	f2c0 814e 	blt.w	800f92a <_dtoa_r+0x722>
 800f68e:	f1bb 0f0e 	cmp.w	fp, #14
 800f692:	f300 814a 	bgt.w	800f92a <_dtoa_r+0x722>
 800f696:	4b6b      	ldr	r3, [pc, #428]	; (800f844 <_dtoa_r+0x63c>)
 800f698:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f69c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f6a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	f280 80dc 	bge.w	800f860 <_dtoa_r+0x658>
 800f6a8:	9b04      	ldr	r3, [sp, #16]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	f300 80d8 	bgt.w	800f860 <_dtoa_r+0x658>
 800f6b0:	f040 826f 	bne.w	800fb92 <_dtoa_r+0x98a>
 800f6b4:	4b68      	ldr	r3, [pc, #416]	; (800f858 <_dtoa_r+0x650>)
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	4640      	mov	r0, r8
 800f6ba:	4649      	mov	r1, r9
 800f6bc:	f7f0 ffbc 	bl	8000638 <__aeabi_dmul>
 800f6c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6c4:	f7f1 fa3e 	bl	8000b44 <__aeabi_dcmpge>
 800f6c8:	9e04      	ldr	r6, [sp, #16]
 800f6ca:	4637      	mov	r7, r6
 800f6cc:	2800      	cmp	r0, #0
 800f6ce:	f040 8245 	bne.w	800fb5c <_dtoa_r+0x954>
 800f6d2:	9d00      	ldr	r5, [sp, #0]
 800f6d4:	2331      	movs	r3, #49	; 0x31
 800f6d6:	f805 3b01 	strb.w	r3, [r5], #1
 800f6da:	f10b 0b01 	add.w	fp, fp, #1
 800f6de:	e241      	b.n	800fb64 <_dtoa_r+0x95c>
 800f6e0:	07f2      	lsls	r2, r6, #31
 800f6e2:	d505      	bpl.n	800f6f0 <_dtoa_r+0x4e8>
 800f6e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f6e8:	f7f0 ffa6 	bl	8000638 <__aeabi_dmul>
 800f6ec:	3501      	adds	r5, #1
 800f6ee:	2301      	movs	r3, #1
 800f6f0:	1076      	asrs	r6, r6, #1
 800f6f2:	3708      	adds	r7, #8
 800f6f4:	e773      	b.n	800f5de <_dtoa_r+0x3d6>
 800f6f6:	2502      	movs	r5, #2
 800f6f8:	e775      	b.n	800f5e6 <_dtoa_r+0x3de>
 800f6fa:	9e04      	ldr	r6, [sp, #16]
 800f6fc:	465f      	mov	r7, fp
 800f6fe:	e792      	b.n	800f626 <_dtoa_r+0x41e>
 800f700:	9900      	ldr	r1, [sp, #0]
 800f702:	4b50      	ldr	r3, [pc, #320]	; (800f844 <_dtoa_r+0x63c>)
 800f704:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f708:	4431      	add	r1, r6
 800f70a:	9102      	str	r1, [sp, #8]
 800f70c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f70e:	eeb0 9a47 	vmov.f32	s18, s14
 800f712:	eef0 9a67 	vmov.f32	s19, s15
 800f716:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f71a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f71e:	2900      	cmp	r1, #0
 800f720:	d044      	beq.n	800f7ac <_dtoa_r+0x5a4>
 800f722:	494e      	ldr	r1, [pc, #312]	; (800f85c <_dtoa_r+0x654>)
 800f724:	2000      	movs	r0, #0
 800f726:	f7f1 f8b1 	bl	800088c <__aeabi_ddiv>
 800f72a:	ec53 2b19 	vmov	r2, r3, d9
 800f72e:	f7f0 fdcb 	bl	80002c8 <__aeabi_dsub>
 800f732:	9d00      	ldr	r5, [sp, #0]
 800f734:	ec41 0b19 	vmov	d9, r0, r1
 800f738:	4649      	mov	r1, r9
 800f73a:	4640      	mov	r0, r8
 800f73c:	f7f1 fa2c 	bl	8000b98 <__aeabi_d2iz>
 800f740:	4606      	mov	r6, r0
 800f742:	f7f0 ff0f 	bl	8000564 <__aeabi_i2d>
 800f746:	4602      	mov	r2, r0
 800f748:	460b      	mov	r3, r1
 800f74a:	4640      	mov	r0, r8
 800f74c:	4649      	mov	r1, r9
 800f74e:	f7f0 fdbb 	bl	80002c8 <__aeabi_dsub>
 800f752:	3630      	adds	r6, #48	; 0x30
 800f754:	f805 6b01 	strb.w	r6, [r5], #1
 800f758:	ec53 2b19 	vmov	r2, r3, d9
 800f75c:	4680      	mov	r8, r0
 800f75e:	4689      	mov	r9, r1
 800f760:	f7f1 f9dc 	bl	8000b1c <__aeabi_dcmplt>
 800f764:	2800      	cmp	r0, #0
 800f766:	d164      	bne.n	800f832 <_dtoa_r+0x62a>
 800f768:	4642      	mov	r2, r8
 800f76a:	464b      	mov	r3, r9
 800f76c:	4937      	ldr	r1, [pc, #220]	; (800f84c <_dtoa_r+0x644>)
 800f76e:	2000      	movs	r0, #0
 800f770:	f7f0 fdaa 	bl	80002c8 <__aeabi_dsub>
 800f774:	ec53 2b19 	vmov	r2, r3, d9
 800f778:	f7f1 f9d0 	bl	8000b1c <__aeabi_dcmplt>
 800f77c:	2800      	cmp	r0, #0
 800f77e:	f040 80b6 	bne.w	800f8ee <_dtoa_r+0x6e6>
 800f782:	9b02      	ldr	r3, [sp, #8]
 800f784:	429d      	cmp	r5, r3
 800f786:	f43f af7c 	beq.w	800f682 <_dtoa_r+0x47a>
 800f78a:	4b31      	ldr	r3, [pc, #196]	; (800f850 <_dtoa_r+0x648>)
 800f78c:	ec51 0b19 	vmov	r0, r1, d9
 800f790:	2200      	movs	r2, #0
 800f792:	f7f0 ff51 	bl	8000638 <__aeabi_dmul>
 800f796:	4b2e      	ldr	r3, [pc, #184]	; (800f850 <_dtoa_r+0x648>)
 800f798:	ec41 0b19 	vmov	d9, r0, r1
 800f79c:	2200      	movs	r2, #0
 800f79e:	4640      	mov	r0, r8
 800f7a0:	4649      	mov	r1, r9
 800f7a2:	f7f0 ff49 	bl	8000638 <__aeabi_dmul>
 800f7a6:	4680      	mov	r8, r0
 800f7a8:	4689      	mov	r9, r1
 800f7aa:	e7c5      	b.n	800f738 <_dtoa_r+0x530>
 800f7ac:	ec51 0b17 	vmov	r0, r1, d7
 800f7b0:	f7f0 ff42 	bl	8000638 <__aeabi_dmul>
 800f7b4:	9b02      	ldr	r3, [sp, #8]
 800f7b6:	9d00      	ldr	r5, [sp, #0]
 800f7b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800f7ba:	ec41 0b19 	vmov	d9, r0, r1
 800f7be:	4649      	mov	r1, r9
 800f7c0:	4640      	mov	r0, r8
 800f7c2:	f7f1 f9e9 	bl	8000b98 <__aeabi_d2iz>
 800f7c6:	4606      	mov	r6, r0
 800f7c8:	f7f0 fecc 	bl	8000564 <__aeabi_i2d>
 800f7cc:	3630      	adds	r6, #48	; 0x30
 800f7ce:	4602      	mov	r2, r0
 800f7d0:	460b      	mov	r3, r1
 800f7d2:	4640      	mov	r0, r8
 800f7d4:	4649      	mov	r1, r9
 800f7d6:	f7f0 fd77 	bl	80002c8 <__aeabi_dsub>
 800f7da:	f805 6b01 	strb.w	r6, [r5], #1
 800f7de:	9b02      	ldr	r3, [sp, #8]
 800f7e0:	429d      	cmp	r5, r3
 800f7e2:	4680      	mov	r8, r0
 800f7e4:	4689      	mov	r9, r1
 800f7e6:	f04f 0200 	mov.w	r2, #0
 800f7ea:	d124      	bne.n	800f836 <_dtoa_r+0x62e>
 800f7ec:	4b1b      	ldr	r3, [pc, #108]	; (800f85c <_dtoa_r+0x654>)
 800f7ee:	ec51 0b19 	vmov	r0, r1, d9
 800f7f2:	f7f0 fd6b 	bl	80002cc <__adddf3>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	460b      	mov	r3, r1
 800f7fa:	4640      	mov	r0, r8
 800f7fc:	4649      	mov	r1, r9
 800f7fe:	f7f1 f9ab 	bl	8000b58 <__aeabi_dcmpgt>
 800f802:	2800      	cmp	r0, #0
 800f804:	d173      	bne.n	800f8ee <_dtoa_r+0x6e6>
 800f806:	ec53 2b19 	vmov	r2, r3, d9
 800f80a:	4914      	ldr	r1, [pc, #80]	; (800f85c <_dtoa_r+0x654>)
 800f80c:	2000      	movs	r0, #0
 800f80e:	f7f0 fd5b 	bl	80002c8 <__aeabi_dsub>
 800f812:	4602      	mov	r2, r0
 800f814:	460b      	mov	r3, r1
 800f816:	4640      	mov	r0, r8
 800f818:	4649      	mov	r1, r9
 800f81a:	f7f1 f97f 	bl	8000b1c <__aeabi_dcmplt>
 800f81e:	2800      	cmp	r0, #0
 800f820:	f43f af2f 	beq.w	800f682 <_dtoa_r+0x47a>
 800f824:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f826:	1e6b      	subs	r3, r5, #1
 800f828:	930f      	str	r3, [sp, #60]	; 0x3c
 800f82a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f82e:	2b30      	cmp	r3, #48	; 0x30
 800f830:	d0f8      	beq.n	800f824 <_dtoa_r+0x61c>
 800f832:	46bb      	mov	fp, r7
 800f834:	e04a      	b.n	800f8cc <_dtoa_r+0x6c4>
 800f836:	4b06      	ldr	r3, [pc, #24]	; (800f850 <_dtoa_r+0x648>)
 800f838:	f7f0 fefe 	bl	8000638 <__aeabi_dmul>
 800f83c:	4680      	mov	r8, r0
 800f83e:	4689      	mov	r9, r1
 800f840:	e7bd      	b.n	800f7be <_dtoa_r+0x5b6>
 800f842:	bf00      	nop
 800f844:	080115a8 	.word	0x080115a8
 800f848:	08011580 	.word	0x08011580
 800f84c:	3ff00000 	.word	0x3ff00000
 800f850:	40240000 	.word	0x40240000
 800f854:	401c0000 	.word	0x401c0000
 800f858:	40140000 	.word	0x40140000
 800f85c:	3fe00000 	.word	0x3fe00000
 800f860:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f864:	9d00      	ldr	r5, [sp, #0]
 800f866:	4642      	mov	r2, r8
 800f868:	464b      	mov	r3, r9
 800f86a:	4630      	mov	r0, r6
 800f86c:	4639      	mov	r1, r7
 800f86e:	f7f1 f80d 	bl	800088c <__aeabi_ddiv>
 800f872:	f7f1 f991 	bl	8000b98 <__aeabi_d2iz>
 800f876:	9001      	str	r0, [sp, #4]
 800f878:	f7f0 fe74 	bl	8000564 <__aeabi_i2d>
 800f87c:	4642      	mov	r2, r8
 800f87e:	464b      	mov	r3, r9
 800f880:	f7f0 feda 	bl	8000638 <__aeabi_dmul>
 800f884:	4602      	mov	r2, r0
 800f886:	460b      	mov	r3, r1
 800f888:	4630      	mov	r0, r6
 800f88a:	4639      	mov	r1, r7
 800f88c:	f7f0 fd1c 	bl	80002c8 <__aeabi_dsub>
 800f890:	9e01      	ldr	r6, [sp, #4]
 800f892:	9f04      	ldr	r7, [sp, #16]
 800f894:	3630      	adds	r6, #48	; 0x30
 800f896:	f805 6b01 	strb.w	r6, [r5], #1
 800f89a:	9e00      	ldr	r6, [sp, #0]
 800f89c:	1bae      	subs	r6, r5, r6
 800f89e:	42b7      	cmp	r7, r6
 800f8a0:	4602      	mov	r2, r0
 800f8a2:	460b      	mov	r3, r1
 800f8a4:	d134      	bne.n	800f910 <_dtoa_r+0x708>
 800f8a6:	f7f0 fd11 	bl	80002cc <__adddf3>
 800f8aa:	4642      	mov	r2, r8
 800f8ac:	464b      	mov	r3, r9
 800f8ae:	4606      	mov	r6, r0
 800f8b0:	460f      	mov	r7, r1
 800f8b2:	f7f1 f951 	bl	8000b58 <__aeabi_dcmpgt>
 800f8b6:	b9c8      	cbnz	r0, 800f8ec <_dtoa_r+0x6e4>
 800f8b8:	4642      	mov	r2, r8
 800f8ba:	464b      	mov	r3, r9
 800f8bc:	4630      	mov	r0, r6
 800f8be:	4639      	mov	r1, r7
 800f8c0:	f7f1 f922 	bl	8000b08 <__aeabi_dcmpeq>
 800f8c4:	b110      	cbz	r0, 800f8cc <_dtoa_r+0x6c4>
 800f8c6:	9b01      	ldr	r3, [sp, #4]
 800f8c8:	07db      	lsls	r3, r3, #31
 800f8ca:	d40f      	bmi.n	800f8ec <_dtoa_r+0x6e4>
 800f8cc:	4651      	mov	r1, sl
 800f8ce:	4620      	mov	r0, r4
 800f8d0:	f000 fbcc 	bl	801006c <_Bfree>
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f8d8:	702b      	strb	r3, [r5, #0]
 800f8da:	f10b 0301 	add.w	r3, fp, #1
 800f8de:	6013      	str	r3, [r2, #0]
 800f8e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	f43f ace2 	beq.w	800f2ac <_dtoa_r+0xa4>
 800f8e8:	601d      	str	r5, [r3, #0]
 800f8ea:	e4df      	b.n	800f2ac <_dtoa_r+0xa4>
 800f8ec:	465f      	mov	r7, fp
 800f8ee:	462b      	mov	r3, r5
 800f8f0:	461d      	mov	r5, r3
 800f8f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f8f6:	2a39      	cmp	r2, #57	; 0x39
 800f8f8:	d106      	bne.n	800f908 <_dtoa_r+0x700>
 800f8fa:	9a00      	ldr	r2, [sp, #0]
 800f8fc:	429a      	cmp	r2, r3
 800f8fe:	d1f7      	bne.n	800f8f0 <_dtoa_r+0x6e8>
 800f900:	9900      	ldr	r1, [sp, #0]
 800f902:	2230      	movs	r2, #48	; 0x30
 800f904:	3701      	adds	r7, #1
 800f906:	700a      	strb	r2, [r1, #0]
 800f908:	781a      	ldrb	r2, [r3, #0]
 800f90a:	3201      	adds	r2, #1
 800f90c:	701a      	strb	r2, [r3, #0]
 800f90e:	e790      	b.n	800f832 <_dtoa_r+0x62a>
 800f910:	4ba3      	ldr	r3, [pc, #652]	; (800fba0 <_dtoa_r+0x998>)
 800f912:	2200      	movs	r2, #0
 800f914:	f7f0 fe90 	bl	8000638 <__aeabi_dmul>
 800f918:	2200      	movs	r2, #0
 800f91a:	2300      	movs	r3, #0
 800f91c:	4606      	mov	r6, r0
 800f91e:	460f      	mov	r7, r1
 800f920:	f7f1 f8f2 	bl	8000b08 <__aeabi_dcmpeq>
 800f924:	2800      	cmp	r0, #0
 800f926:	d09e      	beq.n	800f866 <_dtoa_r+0x65e>
 800f928:	e7d0      	b.n	800f8cc <_dtoa_r+0x6c4>
 800f92a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f92c:	2a00      	cmp	r2, #0
 800f92e:	f000 80ca 	beq.w	800fac6 <_dtoa_r+0x8be>
 800f932:	9a07      	ldr	r2, [sp, #28]
 800f934:	2a01      	cmp	r2, #1
 800f936:	f300 80ad 	bgt.w	800fa94 <_dtoa_r+0x88c>
 800f93a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f93c:	2a00      	cmp	r2, #0
 800f93e:	f000 80a5 	beq.w	800fa8c <_dtoa_r+0x884>
 800f942:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f946:	9e08      	ldr	r6, [sp, #32]
 800f948:	9d05      	ldr	r5, [sp, #20]
 800f94a:	9a05      	ldr	r2, [sp, #20]
 800f94c:	441a      	add	r2, r3
 800f94e:	9205      	str	r2, [sp, #20]
 800f950:	9a06      	ldr	r2, [sp, #24]
 800f952:	2101      	movs	r1, #1
 800f954:	441a      	add	r2, r3
 800f956:	4620      	mov	r0, r4
 800f958:	9206      	str	r2, [sp, #24]
 800f95a:	f000 fc3d 	bl	80101d8 <__i2b>
 800f95e:	4607      	mov	r7, r0
 800f960:	b165      	cbz	r5, 800f97c <_dtoa_r+0x774>
 800f962:	9b06      	ldr	r3, [sp, #24]
 800f964:	2b00      	cmp	r3, #0
 800f966:	dd09      	ble.n	800f97c <_dtoa_r+0x774>
 800f968:	42ab      	cmp	r3, r5
 800f96a:	9a05      	ldr	r2, [sp, #20]
 800f96c:	bfa8      	it	ge
 800f96e:	462b      	movge	r3, r5
 800f970:	1ad2      	subs	r2, r2, r3
 800f972:	9205      	str	r2, [sp, #20]
 800f974:	9a06      	ldr	r2, [sp, #24]
 800f976:	1aed      	subs	r5, r5, r3
 800f978:	1ad3      	subs	r3, r2, r3
 800f97a:	9306      	str	r3, [sp, #24]
 800f97c:	9b08      	ldr	r3, [sp, #32]
 800f97e:	b1f3      	cbz	r3, 800f9be <_dtoa_r+0x7b6>
 800f980:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f982:	2b00      	cmp	r3, #0
 800f984:	f000 80a3 	beq.w	800face <_dtoa_r+0x8c6>
 800f988:	2e00      	cmp	r6, #0
 800f98a:	dd10      	ble.n	800f9ae <_dtoa_r+0x7a6>
 800f98c:	4639      	mov	r1, r7
 800f98e:	4632      	mov	r2, r6
 800f990:	4620      	mov	r0, r4
 800f992:	f000 fce1 	bl	8010358 <__pow5mult>
 800f996:	4652      	mov	r2, sl
 800f998:	4601      	mov	r1, r0
 800f99a:	4607      	mov	r7, r0
 800f99c:	4620      	mov	r0, r4
 800f99e:	f000 fc31 	bl	8010204 <__multiply>
 800f9a2:	4651      	mov	r1, sl
 800f9a4:	4680      	mov	r8, r0
 800f9a6:	4620      	mov	r0, r4
 800f9a8:	f000 fb60 	bl	801006c <_Bfree>
 800f9ac:	46c2      	mov	sl, r8
 800f9ae:	9b08      	ldr	r3, [sp, #32]
 800f9b0:	1b9a      	subs	r2, r3, r6
 800f9b2:	d004      	beq.n	800f9be <_dtoa_r+0x7b6>
 800f9b4:	4651      	mov	r1, sl
 800f9b6:	4620      	mov	r0, r4
 800f9b8:	f000 fcce 	bl	8010358 <__pow5mult>
 800f9bc:	4682      	mov	sl, r0
 800f9be:	2101      	movs	r1, #1
 800f9c0:	4620      	mov	r0, r4
 800f9c2:	f000 fc09 	bl	80101d8 <__i2b>
 800f9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	4606      	mov	r6, r0
 800f9cc:	f340 8081 	ble.w	800fad2 <_dtoa_r+0x8ca>
 800f9d0:	461a      	mov	r2, r3
 800f9d2:	4601      	mov	r1, r0
 800f9d4:	4620      	mov	r0, r4
 800f9d6:	f000 fcbf 	bl	8010358 <__pow5mult>
 800f9da:	9b07      	ldr	r3, [sp, #28]
 800f9dc:	2b01      	cmp	r3, #1
 800f9de:	4606      	mov	r6, r0
 800f9e0:	dd7a      	ble.n	800fad8 <_dtoa_r+0x8d0>
 800f9e2:	f04f 0800 	mov.w	r8, #0
 800f9e6:	6933      	ldr	r3, [r6, #16]
 800f9e8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f9ec:	6918      	ldr	r0, [r3, #16]
 800f9ee:	f000 fba5 	bl	801013c <__hi0bits>
 800f9f2:	f1c0 0020 	rsb	r0, r0, #32
 800f9f6:	9b06      	ldr	r3, [sp, #24]
 800f9f8:	4418      	add	r0, r3
 800f9fa:	f010 001f 	ands.w	r0, r0, #31
 800f9fe:	f000 8094 	beq.w	800fb2a <_dtoa_r+0x922>
 800fa02:	f1c0 0320 	rsb	r3, r0, #32
 800fa06:	2b04      	cmp	r3, #4
 800fa08:	f340 8085 	ble.w	800fb16 <_dtoa_r+0x90e>
 800fa0c:	9b05      	ldr	r3, [sp, #20]
 800fa0e:	f1c0 001c 	rsb	r0, r0, #28
 800fa12:	4403      	add	r3, r0
 800fa14:	9305      	str	r3, [sp, #20]
 800fa16:	9b06      	ldr	r3, [sp, #24]
 800fa18:	4403      	add	r3, r0
 800fa1a:	4405      	add	r5, r0
 800fa1c:	9306      	str	r3, [sp, #24]
 800fa1e:	9b05      	ldr	r3, [sp, #20]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	dd05      	ble.n	800fa30 <_dtoa_r+0x828>
 800fa24:	4651      	mov	r1, sl
 800fa26:	461a      	mov	r2, r3
 800fa28:	4620      	mov	r0, r4
 800fa2a:	f000 fcef 	bl	801040c <__lshift>
 800fa2e:	4682      	mov	sl, r0
 800fa30:	9b06      	ldr	r3, [sp, #24]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	dd05      	ble.n	800fa42 <_dtoa_r+0x83a>
 800fa36:	4631      	mov	r1, r6
 800fa38:	461a      	mov	r2, r3
 800fa3a:	4620      	mov	r0, r4
 800fa3c:	f000 fce6 	bl	801040c <__lshift>
 800fa40:	4606      	mov	r6, r0
 800fa42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d072      	beq.n	800fb2e <_dtoa_r+0x926>
 800fa48:	4631      	mov	r1, r6
 800fa4a:	4650      	mov	r0, sl
 800fa4c:	f000 fd4a 	bl	80104e4 <__mcmp>
 800fa50:	2800      	cmp	r0, #0
 800fa52:	da6c      	bge.n	800fb2e <_dtoa_r+0x926>
 800fa54:	2300      	movs	r3, #0
 800fa56:	4651      	mov	r1, sl
 800fa58:	220a      	movs	r2, #10
 800fa5a:	4620      	mov	r0, r4
 800fa5c:	f000 fb28 	bl	80100b0 <__multadd>
 800fa60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa62:	f10b 3bff 	add.w	fp, fp, #4294967295
 800fa66:	4682      	mov	sl, r0
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	f000 81b0 	beq.w	800fdce <_dtoa_r+0xbc6>
 800fa6e:	2300      	movs	r3, #0
 800fa70:	4639      	mov	r1, r7
 800fa72:	220a      	movs	r2, #10
 800fa74:	4620      	mov	r0, r4
 800fa76:	f000 fb1b 	bl	80100b0 <__multadd>
 800fa7a:	9b01      	ldr	r3, [sp, #4]
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	4607      	mov	r7, r0
 800fa80:	f300 8096 	bgt.w	800fbb0 <_dtoa_r+0x9a8>
 800fa84:	9b07      	ldr	r3, [sp, #28]
 800fa86:	2b02      	cmp	r3, #2
 800fa88:	dc59      	bgt.n	800fb3e <_dtoa_r+0x936>
 800fa8a:	e091      	b.n	800fbb0 <_dtoa_r+0x9a8>
 800fa8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fa8e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fa92:	e758      	b.n	800f946 <_dtoa_r+0x73e>
 800fa94:	9b04      	ldr	r3, [sp, #16]
 800fa96:	1e5e      	subs	r6, r3, #1
 800fa98:	9b08      	ldr	r3, [sp, #32]
 800fa9a:	42b3      	cmp	r3, r6
 800fa9c:	bfbf      	itttt	lt
 800fa9e:	9b08      	ldrlt	r3, [sp, #32]
 800faa0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800faa2:	9608      	strlt	r6, [sp, #32]
 800faa4:	1af3      	sublt	r3, r6, r3
 800faa6:	bfb4      	ite	lt
 800faa8:	18d2      	addlt	r2, r2, r3
 800faaa:	1b9e      	subge	r6, r3, r6
 800faac:	9b04      	ldr	r3, [sp, #16]
 800faae:	bfbc      	itt	lt
 800fab0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800fab2:	2600      	movlt	r6, #0
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	bfb7      	itett	lt
 800fab8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800fabc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800fac0:	1a9d      	sublt	r5, r3, r2
 800fac2:	2300      	movlt	r3, #0
 800fac4:	e741      	b.n	800f94a <_dtoa_r+0x742>
 800fac6:	9e08      	ldr	r6, [sp, #32]
 800fac8:	9d05      	ldr	r5, [sp, #20]
 800faca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800facc:	e748      	b.n	800f960 <_dtoa_r+0x758>
 800face:	9a08      	ldr	r2, [sp, #32]
 800fad0:	e770      	b.n	800f9b4 <_dtoa_r+0x7ac>
 800fad2:	9b07      	ldr	r3, [sp, #28]
 800fad4:	2b01      	cmp	r3, #1
 800fad6:	dc19      	bgt.n	800fb0c <_dtoa_r+0x904>
 800fad8:	9b02      	ldr	r3, [sp, #8]
 800fada:	b9bb      	cbnz	r3, 800fb0c <_dtoa_r+0x904>
 800fadc:	9b03      	ldr	r3, [sp, #12]
 800fade:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fae2:	b99b      	cbnz	r3, 800fb0c <_dtoa_r+0x904>
 800fae4:	9b03      	ldr	r3, [sp, #12]
 800fae6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800faea:	0d1b      	lsrs	r3, r3, #20
 800faec:	051b      	lsls	r3, r3, #20
 800faee:	b183      	cbz	r3, 800fb12 <_dtoa_r+0x90a>
 800faf0:	9b05      	ldr	r3, [sp, #20]
 800faf2:	3301      	adds	r3, #1
 800faf4:	9305      	str	r3, [sp, #20]
 800faf6:	9b06      	ldr	r3, [sp, #24]
 800faf8:	3301      	adds	r3, #1
 800fafa:	9306      	str	r3, [sp, #24]
 800fafc:	f04f 0801 	mov.w	r8, #1
 800fb00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	f47f af6f 	bne.w	800f9e6 <_dtoa_r+0x7de>
 800fb08:	2001      	movs	r0, #1
 800fb0a:	e774      	b.n	800f9f6 <_dtoa_r+0x7ee>
 800fb0c:	f04f 0800 	mov.w	r8, #0
 800fb10:	e7f6      	b.n	800fb00 <_dtoa_r+0x8f8>
 800fb12:	4698      	mov	r8, r3
 800fb14:	e7f4      	b.n	800fb00 <_dtoa_r+0x8f8>
 800fb16:	d082      	beq.n	800fa1e <_dtoa_r+0x816>
 800fb18:	9a05      	ldr	r2, [sp, #20]
 800fb1a:	331c      	adds	r3, #28
 800fb1c:	441a      	add	r2, r3
 800fb1e:	9205      	str	r2, [sp, #20]
 800fb20:	9a06      	ldr	r2, [sp, #24]
 800fb22:	441a      	add	r2, r3
 800fb24:	441d      	add	r5, r3
 800fb26:	9206      	str	r2, [sp, #24]
 800fb28:	e779      	b.n	800fa1e <_dtoa_r+0x816>
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	e7f4      	b.n	800fb18 <_dtoa_r+0x910>
 800fb2e:	9b04      	ldr	r3, [sp, #16]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	dc37      	bgt.n	800fba4 <_dtoa_r+0x99c>
 800fb34:	9b07      	ldr	r3, [sp, #28]
 800fb36:	2b02      	cmp	r3, #2
 800fb38:	dd34      	ble.n	800fba4 <_dtoa_r+0x99c>
 800fb3a:	9b04      	ldr	r3, [sp, #16]
 800fb3c:	9301      	str	r3, [sp, #4]
 800fb3e:	9b01      	ldr	r3, [sp, #4]
 800fb40:	b963      	cbnz	r3, 800fb5c <_dtoa_r+0x954>
 800fb42:	4631      	mov	r1, r6
 800fb44:	2205      	movs	r2, #5
 800fb46:	4620      	mov	r0, r4
 800fb48:	f000 fab2 	bl	80100b0 <__multadd>
 800fb4c:	4601      	mov	r1, r0
 800fb4e:	4606      	mov	r6, r0
 800fb50:	4650      	mov	r0, sl
 800fb52:	f000 fcc7 	bl	80104e4 <__mcmp>
 800fb56:	2800      	cmp	r0, #0
 800fb58:	f73f adbb 	bgt.w	800f6d2 <_dtoa_r+0x4ca>
 800fb5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb5e:	9d00      	ldr	r5, [sp, #0]
 800fb60:	ea6f 0b03 	mvn.w	fp, r3
 800fb64:	f04f 0800 	mov.w	r8, #0
 800fb68:	4631      	mov	r1, r6
 800fb6a:	4620      	mov	r0, r4
 800fb6c:	f000 fa7e 	bl	801006c <_Bfree>
 800fb70:	2f00      	cmp	r7, #0
 800fb72:	f43f aeab 	beq.w	800f8cc <_dtoa_r+0x6c4>
 800fb76:	f1b8 0f00 	cmp.w	r8, #0
 800fb7a:	d005      	beq.n	800fb88 <_dtoa_r+0x980>
 800fb7c:	45b8      	cmp	r8, r7
 800fb7e:	d003      	beq.n	800fb88 <_dtoa_r+0x980>
 800fb80:	4641      	mov	r1, r8
 800fb82:	4620      	mov	r0, r4
 800fb84:	f000 fa72 	bl	801006c <_Bfree>
 800fb88:	4639      	mov	r1, r7
 800fb8a:	4620      	mov	r0, r4
 800fb8c:	f000 fa6e 	bl	801006c <_Bfree>
 800fb90:	e69c      	b.n	800f8cc <_dtoa_r+0x6c4>
 800fb92:	2600      	movs	r6, #0
 800fb94:	4637      	mov	r7, r6
 800fb96:	e7e1      	b.n	800fb5c <_dtoa_r+0x954>
 800fb98:	46bb      	mov	fp, r7
 800fb9a:	4637      	mov	r7, r6
 800fb9c:	e599      	b.n	800f6d2 <_dtoa_r+0x4ca>
 800fb9e:	bf00      	nop
 800fba0:	40240000 	.word	0x40240000
 800fba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	f000 80c8 	beq.w	800fd3c <_dtoa_r+0xb34>
 800fbac:	9b04      	ldr	r3, [sp, #16]
 800fbae:	9301      	str	r3, [sp, #4]
 800fbb0:	2d00      	cmp	r5, #0
 800fbb2:	dd05      	ble.n	800fbc0 <_dtoa_r+0x9b8>
 800fbb4:	4639      	mov	r1, r7
 800fbb6:	462a      	mov	r2, r5
 800fbb8:	4620      	mov	r0, r4
 800fbba:	f000 fc27 	bl	801040c <__lshift>
 800fbbe:	4607      	mov	r7, r0
 800fbc0:	f1b8 0f00 	cmp.w	r8, #0
 800fbc4:	d05b      	beq.n	800fc7e <_dtoa_r+0xa76>
 800fbc6:	6879      	ldr	r1, [r7, #4]
 800fbc8:	4620      	mov	r0, r4
 800fbca:	f000 fa0f 	bl	800ffec <_Balloc>
 800fbce:	4605      	mov	r5, r0
 800fbd0:	b928      	cbnz	r0, 800fbde <_dtoa_r+0x9d6>
 800fbd2:	4b83      	ldr	r3, [pc, #524]	; (800fde0 <_dtoa_r+0xbd8>)
 800fbd4:	4602      	mov	r2, r0
 800fbd6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800fbda:	f7ff bb2e 	b.w	800f23a <_dtoa_r+0x32>
 800fbde:	693a      	ldr	r2, [r7, #16]
 800fbe0:	3202      	adds	r2, #2
 800fbe2:	0092      	lsls	r2, r2, #2
 800fbe4:	f107 010c 	add.w	r1, r7, #12
 800fbe8:	300c      	adds	r0, #12
 800fbea:	f7ff fa75 	bl	800f0d8 <memcpy>
 800fbee:	2201      	movs	r2, #1
 800fbf0:	4629      	mov	r1, r5
 800fbf2:	4620      	mov	r0, r4
 800fbf4:	f000 fc0a 	bl	801040c <__lshift>
 800fbf8:	9b00      	ldr	r3, [sp, #0]
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	9304      	str	r3, [sp, #16]
 800fbfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fc02:	4413      	add	r3, r2
 800fc04:	9308      	str	r3, [sp, #32]
 800fc06:	9b02      	ldr	r3, [sp, #8]
 800fc08:	f003 0301 	and.w	r3, r3, #1
 800fc0c:	46b8      	mov	r8, r7
 800fc0e:	9306      	str	r3, [sp, #24]
 800fc10:	4607      	mov	r7, r0
 800fc12:	9b04      	ldr	r3, [sp, #16]
 800fc14:	4631      	mov	r1, r6
 800fc16:	3b01      	subs	r3, #1
 800fc18:	4650      	mov	r0, sl
 800fc1a:	9301      	str	r3, [sp, #4]
 800fc1c:	f7ff fa6a 	bl	800f0f4 <quorem>
 800fc20:	4641      	mov	r1, r8
 800fc22:	9002      	str	r0, [sp, #8]
 800fc24:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fc28:	4650      	mov	r0, sl
 800fc2a:	f000 fc5b 	bl	80104e4 <__mcmp>
 800fc2e:	463a      	mov	r2, r7
 800fc30:	9005      	str	r0, [sp, #20]
 800fc32:	4631      	mov	r1, r6
 800fc34:	4620      	mov	r0, r4
 800fc36:	f000 fc71 	bl	801051c <__mdiff>
 800fc3a:	68c2      	ldr	r2, [r0, #12]
 800fc3c:	4605      	mov	r5, r0
 800fc3e:	bb02      	cbnz	r2, 800fc82 <_dtoa_r+0xa7a>
 800fc40:	4601      	mov	r1, r0
 800fc42:	4650      	mov	r0, sl
 800fc44:	f000 fc4e 	bl	80104e4 <__mcmp>
 800fc48:	4602      	mov	r2, r0
 800fc4a:	4629      	mov	r1, r5
 800fc4c:	4620      	mov	r0, r4
 800fc4e:	9209      	str	r2, [sp, #36]	; 0x24
 800fc50:	f000 fa0c 	bl	801006c <_Bfree>
 800fc54:	9b07      	ldr	r3, [sp, #28]
 800fc56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fc58:	9d04      	ldr	r5, [sp, #16]
 800fc5a:	ea43 0102 	orr.w	r1, r3, r2
 800fc5e:	9b06      	ldr	r3, [sp, #24]
 800fc60:	4319      	orrs	r1, r3
 800fc62:	d110      	bne.n	800fc86 <_dtoa_r+0xa7e>
 800fc64:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fc68:	d029      	beq.n	800fcbe <_dtoa_r+0xab6>
 800fc6a:	9b05      	ldr	r3, [sp, #20]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	dd02      	ble.n	800fc76 <_dtoa_r+0xa6e>
 800fc70:	9b02      	ldr	r3, [sp, #8]
 800fc72:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800fc76:	9b01      	ldr	r3, [sp, #4]
 800fc78:	f883 9000 	strb.w	r9, [r3]
 800fc7c:	e774      	b.n	800fb68 <_dtoa_r+0x960>
 800fc7e:	4638      	mov	r0, r7
 800fc80:	e7ba      	b.n	800fbf8 <_dtoa_r+0x9f0>
 800fc82:	2201      	movs	r2, #1
 800fc84:	e7e1      	b.n	800fc4a <_dtoa_r+0xa42>
 800fc86:	9b05      	ldr	r3, [sp, #20]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	db04      	blt.n	800fc96 <_dtoa_r+0xa8e>
 800fc8c:	9907      	ldr	r1, [sp, #28]
 800fc8e:	430b      	orrs	r3, r1
 800fc90:	9906      	ldr	r1, [sp, #24]
 800fc92:	430b      	orrs	r3, r1
 800fc94:	d120      	bne.n	800fcd8 <_dtoa_r+0xad0>
 800fc96:	2a00      	cmp	r2, #0
 800fc98:	dded      	ble.n	800fc76 <_dtoa_r+0xa6e>
 800fc9a:	4651      	mov	r1, sl
 800fc9c:	2201      	movs	r2, #1
 800fc9e:	4620      	mov	r0, r4
 800fca0:	f000 fbb4 	bl	801040c <__lshift>
 800fca4:	4631      	mov	r1, r6
 800fca6:	4682      	mov	sl, r0
 800fca8:	f000 fc1c 	bl	80104e4 <__mcmp>
 800fcac:	2800      	cmp	r0, #0
 800fcae:	dc03      	bgt.n	800fcb8 <_dtoa_r+0xab0>
 800fcb0:	d1e1      	bne.n	800fc76 <_dtoa_r+0xa6e>
 800fcb2:	f019 0f01 	tst.w	r9, #1
 800fcb6:	d0de      	beq.n	800fc76 <_dtoa_r+0xa6e>
 800fcb8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fcbc:	d1d8      	bne.n	800fc70 <_dtoa_r+0xa68>
 800fcbe:	9a01      	ldr	r2, [sp, #4]
 800fcc0:	2339      	movs	r3, #57	; 0x39
 800fcc2:	7013      	strb	r3, [r2, #0]
 800fcc4:	462b      	mov	r3, r5
 800fcc6:	461d      	mov	r5, r3
 800fcc8:	3b01      	subs	r3, #1
 800fcca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fcce:	2a39      	cmp	r2, #57	; 0x39
 800fcd0:	d06c      	beq.n	800fdac <_dtoa_r+0xba4>
 800fcd2:	3201      	adds	r2, #1
 800fcd4:	701a      	strb	r2, [r3, #0]
 800fcd6:	e747      	b.n	800fb68 <_dtoa_r+0x960>
 800fcd8:	2a00      	cmp	r2, #0
 800fcda:	dd07      	ble.n	800fcec <_dtoa_r+0xae4>
 800fcdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800fce0:	d0ed      	beq.n	800fcbe <_dtoa_r+0xab6>
 800fce2:	9a01      	ldr	r2, [sp, #4]
 800fce4:	f109 0301 	add.w	r3, r9, #1
 800fce8:	7013      	strb	r3, [r2, #0]
 800fcea:	e73d      	b.n	800fb68 <_dtoa_r+0x960>
 800fcec:	9b04      	ldr	r3, [sp, #16]
 800fcee:	9a08      	ldr	r2, [sp, #32]
 800fcf0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800fcf4:	4293      	cmp	r3, r2
 800fcf6:	d043      	beq.n	800fd80 <_dtoa_r+0xb78>
 800fcf8:	4651      	mov	r1, sl
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	220a      	movs	r2, #10
 800fcfe:	4620      	mov	r0, r4
 800fd00:	f000 f9d6 	bl	80100b0 <__multadd>
 800fd04:	45b8      	cmp	r8, r7
 800fd06:	4682      	mov	sl, r0
 800fd08:	f04f 0300 	mov.w	r3, #0
 800fd0c:	f04f 020a 	mov.w	r2, #10
 800fd10:	4641      	mov	r1, r8
 800fd12:	4620      	mov	r0, r4
 800fd14:	d107      	bne.n	800fd26 <_dtoa_r+0xb1e>
 800fd16:	f000 f9cb 	bl	80100b0 <__multadd>
 800fd1a:	4680      	mov	r8, r0
 800fd1c:	4607      	mov	r7, r0
 800fd1e:	9b04      	ldr	r3, [sp, #16]
 800fd20:	3301      	adds	r3, #1
 800fd22:	9304      	str	r3, [sp, #16]
 800fd24:	e775      	b.n	800fc12 <_dtoa_r+0xa0a>
 800fd26:	f000 f9c3 	bl	80100b0 <__multadd>
 800fd2a:	4639      	mov	r1, r7
 800fd2c:	4680      	mov	r8, r0
 800fd2e:	2300      	movs	r3, #0
 800fd30:	220a      	movs	r2, #10
 800fd32:	4620      	mov	r0, r4
 800fd34:	f000 f9bc 	bl	80100b0 <__multadd>
 800fd38:	4607      	mov	r7, r0
 800fd3a:	e7f0      	b.n	800fd1e <_dtoa_r+0xb16>
 800fd3c:	9b04      	ldr	r3, [sp, #16]
 800fd3e:	9301      	str	r3, [sp, #4]
 800fd40:	9d00      	ldr	r5, [sp, #0]
 800fd42:	4631      	mov	r1, r6
 800fd44:	4650      	mov	r0, sl
 800fd46:	f7ff f9d5 	bl	800f0f4 <quorem>
 800fd4a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800fd4e:	9b00      	ldr	r3, [sp, #0]
 800fd50:	f805 9b01 	strb.w	r9, [r5], #1
 800fd54:	1aea      	subs	r2, r5, r3
 800fd56:	9b01      	ldr	r3, [sp, #4]
 800fd58:	4293      	cmp	r3, r2
 800fd5a:	dd07      	ble.n	800fd6c <_dtoa_r+0xb64>
 800fd5c:	4651      	mov	r1, sl
 800fd5e:	2300      	movs	r3, #0
 800fd60:	220a      	movs	r2, #10
 800fd62:	4620      	mov	r0, r4
 800fd64:	f000 f9a4 	bl	80100b0 <__multadd>
 800fd68:	4682      	mov	sl, r0
 800fd6a:	e7ea      	b.n	800fd42 <_dtoa_r+0xb3a>
 800fd6c:	9b01      	ldr	r3, [sp, #4]
 800fd6e:	2b00      	cmp	r3, #0
 800fd70:	bfc8      	it	gt
 800fd72:	461d      	movgt	r5, r3
 800fd74:	9b00      	ldr	r3, [sp, #0]
 800fd76:	bfd8      	it	le
 800fd78:	2501      	movle	r5, #1
 800fd7a:	441d      	add	r5, r3
 800fd7c:	f04f 0800 	mov.w	r8, #0
 800fd80:	4651      	mov	r1, sl
 800fd82:	2201      	movs	r2, #1
 800fd84:	4620      	mov	r0, r4
 800fd86:	f000 fb41 	bl	801040c <__lshift>
 800fd8a:	4631      	mov	r1, r6
 800fd8c:	4682      	mov	sl, r0
 800fd8e:	f000 fba9 	bl	80104e4 <__mcmp>
 800fd92:	2800      	cmp	r0, #0
 800fd94:	dc96      	bgt.n	800fcc4 <_dtoa_r+0xabc>
 800fd96:	d102      	bne.n	800fd9e <_dtoa_r+0xb96>
 800fd98:	f019 0f01 	tst.w	r9, #1
 800fd9c:	d192      	bne.n	800fcc4 <_dtoa_r+0xabc>
 800fd9e:	462b      	mov	r3, r5
 800fda0:	461d      	mov	r5, r3
 800fda2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fda6:	2a30      	cmp	r2, #48	; 0x30
 800fda8:	d0fa      	beq.n	800fda0 <_dtoa_r+0xb98>
 800fdaa:	e6dd      	b.n	800fb68 <_dtoa_r+0x960>
 800fdac:	9a00      	ldr	r2, [sp, #0]
 800fdae:	429a      	cmp	r2, r3
 800fdb0:	d189      	bne.n	800fcc6 <_dtoa_r+0xabe>
 800fdb2:	f10b 0b01 	add.w	fp, fp, #1
 800fdb6:	2331      	movs	r3, #49	; 0x31
 800fdb8:	e796      	b.n	800fce8 <_dtoa_r+0xae0>
 800fdba:	4b0a      	ldr	r3, [pc, #40]	; (800fde4 <_dtoa_r+0xbdc>)
 800fdbc:	f7ff ba99 	b.w	800f2f2 <_dtoa_r+0xea>
 800fdc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	f47f aa6d 	bne.w	800f2a2 <_dtoa_r+0x9a>
 800fdc8:	4b07      	ldr	r3, [pc, #28]	; (800fde8 <_dtoa_r+0xbe0>)
 800fdca:	f7ff ba92 	b.w	800f2f2 <_dtoa_r+0xea>
 800fdce:	9b01      	ldr	r3, [sp, #4]
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	dcb5      	bgt.n	800fd40 <_dtoa_r+0xb38>
 800fdd4:	9b07      	ldr	r3, [sp, #28]
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	f73f aeb1 	bgt.w	800fb3e <_dtoa_r+0x936>
 800fddc:	e7b0      	b.n	800fd40 <_dtoa_r+0xb38>
 800fdde:	bf00      	nop
 800fde0:	08011510 	.word	0x08011510
 800fde4:	08011470 	.word	0x08011470
 800fde8:	08011494 	.word	0x08011494

0800fdec <_free_r>:
 800fdec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fdee:	2900      	cmp	r1, #0
 800fdf0:	d044      	beq.n	800fe7c <_free_r+0x90>
 800fdf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fdf6:	9001      	str	r0, [sp, #4]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	f1a1 0404 	sub.w	r4, r1, #4
 800fdfe:	bfb8      	it	lt
 800fe00:	18e4      	addlt	r4, r4, r3
 800fe02:	f000 f8e7 	bl	800ffd4 <__malloc_lock>
 800fe06:	4a1e      	ldr	r2, [pc, #120]	; (800fe80 <_free_r+0x94>)
 800fe08:	9801      	ldr	r0, [sp, #4]
 800fe0a:	6813      	ldr	r3, [r2, #0]
 800fe0c:	b933      	cbnz	r3, 800fe1c <_free_r+0x30>
 800fe0e:	6063      	str	r3, [r4, #4]
 800fe10:	6014      	str	r4, [r2, #0]
 800fe12:	b003      	add	sp, #12
 800fe14:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fe18:	f000 b8e2 	b.w	800ffe0 <__malloc_unlock>
 800fe1c:	42a3      	cmp	r3, r4
 800fe1e:	d908      	bls.n	800fe32 <_free_r+0x46>
 800fe20:	6825      	ldr	r5, [r4, #0]
 800fe22:	1961      	adds	r1, r4, r5
 800fe24:	428b      	cmp	r3, r1
 800fe26:	bf01      	itttt	eq
 800fe28:	6819      	ldreq	r1, [r3, #0]
 800fe2a:	685b      	ldreq	r3, [r3, #4]
 800fe2c:	1949      	addeq	r1, r1, r5
 800fe2e:	6021      	streq	r1, [r4, #0]
 800fe30:	e7ed      	b.n	800fe0e <_free_r+0x22>
 800fe32:	461a      	mov	r2, r3
 800fe34:	685b      	ldr	r3, [r3, #4]
 800fe36:	b10b      	cbz	r3, 800fe3c <_free_r+0x50>
 800fe38:	42a3      	cmp	r3, r4
 800fe3a:	d9fa      	bls.n	800fe32 <_free_r+0x46>
 800fe3c:	6811      	ldr	r1, [r2, #0]
 800fe3e:	1855      	adds	r5, r2, r1
 800fe40:	42a5      	cmp	r5, r4
 800fe42:	d10b      	bne.n	800fe5c <_free_r+0x70>
 800fe44:	6824      	ldr	r4, [r4, #0]
 800fe46:	4421      	add	r1, r4
 800fe48:	1854      	adds	r4, r2, r1
 800fe4a:	42a3      	cmp	r3, r4
 800fe4c:	6011      	str	r1, [r2, #0]
 800fe4e:	d1e0      	bne.n	800fe12 <_free_r+0x26>
 800fe50:	681c      	ldr	r4, [r3, #0]
 800fe52:	685b      	ldr	r3, [r3, #4]
 800fe54:	6053      	str	r3, [r2, #4]
 800fe56:	440c      	add	r4, r1
 800fe58:	6014      	str	r4, [r2, #0]
 800fe5a:	e7da      	b.n	800fe12 <_free_r+0x26>
 800fe5c:	d902      	bls.n	800fe64 <_free_r+0x78>
 800fe5e:	230c      	movs	r3, #12
 800fe60:	6003      	str	r3, [r0, #0]
 800fe62:	e7d6      	b.n	800fe12 <_free_r+0x26>
 800fe64:	6825      	ldr	r5, [r4, #0]
 800fe66:	1961      	adds	r1, r4, r5
 800fe68:	428b      	cmp	r3, r1
 800fe6a:	bf04      	itt	eq
 800fe6c:	6819      	ldreq	r1, [r3, #0]
 800fe6e:	685b      	ldreq	r3, [r3, #4]
 800fe70:	6063      	str	r3, [r4, #4]
 800fe72:	bf04      	itt	eq
 800fe74:	1949      	addeq	r1, r1, r5
 800fe76:	6021      	streq	r1, [r4, #0]
 800fe78:	6054      	str	r4, [r2, #4]
 800fe7a:	e7ca      	b.n	800fe12 <_free_r+0x26>
 800fe7c:	b003      	add	sp, #12
 800fe7e:	bd30      	pop	{r4, r5, pc}
 800fe80:	20005348 	.word	0x20005348

0800fe84 <malloc>:
 800fe84:	4b02      	ldr	r3, [pc, #8]	; (800fe90 <malloc+0xc>)
 800fe86:	4601      	mov	r1, r0
 800fe88:	6818      	ldr	r0, [r3, #0]
 800fe8a:	f000 b823 	b.w	800fed4 <_malloc_r>
 800fe8e:	bf00      	nop
 800fe90:	2000006c 	.word	0x2000006c

0800fe94 <sbrk_aligned>:
 800fe94:	b570      	push	{r4, r5, r6, lr}
 800fe96:	4e0e      	ldr	r6, [pc, #56]	; (800fed0 <sbrk_aligned+0x3c>)
 800fe98:	460c      	mov	r4, r1
 800fe9a:	6831      	ldr	r1, [r6, #0]
 800fe9c:	4605      	mov	r5, r0
 800fe9e:	b911      	cbnz	r1, 800fea6 <sbrk_aligned+0x12>
 800fea0:	f000 fcce 	bl	8010840 <_sbrk_r>
 800fea4:	6030      	str	r0, [r6, #0]
 800fea6:	4621      	mov	r1, r4
 800fea8:	4628      	mov	r0, r5
 800feaa:	f000 fcc9 	bl	8010840 <_sbrk_r>
 800feae:	1c43      	adds	r3, r0, #1
 800feb0:	d00a      	beq.n	800fec8 <sbrk_aligned+0x34>
 800feb2:	1cc4      	adds	r4, r0, #3
 800feb4:	f024 0403 	bic.w	r4, r4, #3
 800feb8:	42a0      	cmp	r0, r4
 800feba:	d007      	beq.n	800fecc <sbrk_aligned+0x38>
 800febc:	1a21      	subs	r1, r4, r0
 800febe:	4628      	mov	r0, r5
 800fec0:	f000 fcbe 	bl	8010840 <_sbrk_r>
 800fec4:	3001      	adds	r0, #1
 800fec6:	d101      	bne.n	800fecc <sbrk_aligned+0x38>
 800fec8:	f04f 34ff 	mov.w	r4, #4294967295
 800fecc:	4620      	mov	r0, r4
 800fece:	bd70      	pop	{r4, r5, r6, pc}
 800fed0:	2000534c 	.word	0x2000534c

0800fed4 <_malloc_r>:
 800fed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fed8:	1ccd      	adds	r5, r1, #3
 800feda:	f025 0503 	bic.w	r5, r5, #3
 800fede:	3508      	adds	r5, #8
 800fee0:	2d0c      	cmp	r5, #12
 800fee2:	bf38      	it	cc
 800fee4:	250c      	movcc	r5, #12
 800fee6:	2d00      	cmp	r5, #0
 800fee8:	4607      	mov	r7, r0
 800feea:	db01      	blt.n	800fef0 <_malloc_r+0x1c>
 800feec:	42a9      	cmp	r1, r5
 800feee:	d905      	bls.n	800fefc <_malloc_r+0x28>
 800fef0:	230c      	movs	r3, #12
 800fef2:	603b      	str	r3, [r7, #0]
 800fef4:	2600      	movs	r6, #0
 800fef6:	4630      	mov	r0, r6
 800fef8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fefc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800ffd0 <_malloc_r+0xfc>
 800ff00:	f000 f868 	bl	800ffd4 <__malloc_lock>
 800ff04:	f8d8 3000 	ldr.w	r3, [r8]
 800ff08:	461c      	mov	r4, r3
 800ff0a:	bb5c      	cbnz	r4, 800ff64 <_malloc_r+0x90>
 800ff0c:	4629      	mov	r1, r5
 800ff0e:	4638      	mov	r0, r7
 800ff10:	f7ff ffc0 	bl	800fe94 <sbrk_aligned>
 800ff14:	1c43      	adds	r3, r0, #1
 800ff16:	4604      	mov	r4, r0
 800ff18:	d155      	bne.n	800ffc6 <_malloc_r+0xf2>
 800ff1a:	f8d8 4000 	ldr.w	r4, [r8]
 800ff1e:	4626      	mov	r6, r4
 800ff20:	2e00      	cmp	r6, #0
 800ff22:	d145      	bne.n	800ffb0 <_malloc_r+0xdc>
 800ff24:	2c00      	cmp	r4, #0
 800ff26:	d048      	beq.n	800ffba <_malloc_r+0xe6>
 800ff28:	6823      	ldr	r3, [r4, #0]
 800ff2a:	4631      	mov	r1, r6
 800ff2c:	4638      	mov	r0, r7
 800ff2e:	eb04 0903 	add.w	r9, r4, r3
 800ff32:	f000 fc85 	bl	8010840 <_sbrk_r>
 800ff36:	4581      	cmp	r9, r0
 800ff38:	d13f      	bne.n	800ffba <_malloc_r+0xe6>
 800ff3a:	6821      	ldr	r1, [r4, #0]
 800ff3c:	1a6d      	subs	r5, r5, r1
 800ff3e:	4629      	mov	r1, r5
 800ff40:	4638      	mov	r0, r7
 800ff42:	f7ff ffa7 	bl	800fe94 <sbrk_aligned>
 800ff46:	3001      	adds	r0, #1
 800ff48:	d037      	beq.n	800ffba <_malloc_r+0xe6>
 800ff4a:	6823      	ldr	r3, [r4, #0]
 800ff4c:	442b      	add	r3, r5
 800ff4e:	6023      	str	r3, [r4, #0]
 800ff50:	f8d8 3000 	ldr.w	r3, [r8]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d038      	beq.n	800ffca <_malloc_r+0xf6>
 800ff58:	685a      	ldr	r2, [r3, #4]
 800ff5a:	42a2      	cmp	r2, r4
 800ff5c:	d12b      	bne.n	800ffb6 <_malloc_r+0xe2>
 800ff5e:	2200      	movs	r2, #0
 800ff60:	605a      	str	r2, [r3, #4]
 800ff62:	e00f      	b.n	800ff84 <_malloc_r+0xb0>
 800ff64:	6822      	ldr	r2, [r4, #0]
 800ff66:	1b52      	subs	r2, r2, r5
 800ff68:	d41f      	bmi.n	800ffaa <_malloc_r+0xd6>
 800ff6a:	2a0b      	cmp	r2, #11
 800ff6c:	d917      	bls.n	800ff9e <_malloc_r+0xca>
 800ff6e:	1961      	adds	r1, r4, r5
 800ff70:	42a3      	cmp	r3, r4
 800ff72:	6025      	str	r5, [r4, #0]
 800ff74:	bf18      	it	ne
 800ff76:	6059      	strne	r1, [r3, #4]
 800ff78:	6863      	ldr	r3, [r4, #4]
 800ff7a:	bf08      	it	eq
 800ff7c:	f8c8 1000 	streq.w	r1, [r8]
 800ff80:	5162      	str	r2, [r4, r5]
 800ff82:	604b      	str	r3, [r1, #4]
 800ff84:	4638      	mov	r0, r7
 800ff86:	f104 060b 	add.w	r6, r4, #11
 800ff8a:	f000 f829 	bl	800ffe0 <__malloc_unlock>
 800ff8e:	f026 0607 	bic.w	r6, r6, #7
 800ff92:	1d23      	adds	r3, r4, #4
 800ff94:	1af2      	subs	r2, r6, r3
 800ff96:	d0ae      	beq.n	800fef6 <_malloc_r+0x22>
 800ff98:	1b9b      	subs	r3, r3, r6
 800ff9a:	50a3      	str	r3, [r4, r2]
 800ff9c:	e7ab      	b.n	800fef6 <_malloc_r+0x22>
 800ff9e:	42a3      	cmp	r3, r4
 800ffa0:	6862      	ldr	r2, [r4, #4]
 800ffa2:	d1dd      	bne.n	800ff60 <_malloc_r+0x8c>
 800ffa4:	f8c8 2000 	str.w	r2, [r8]
 800ffa8:	e7ec      	b.n	800ff84 <_malloc_r+0xb0>
 800ffaa:	4623      	mov	r3, r4
 800ffac:	6864      	ldr	r4, [r4, #4]
 800ffae:	e7ac      	b.n	800ff0a <_malloc_r+0x36>
 800ffb0:	4634      	mov	r4, r6
 800ffb2:	6876      	ldr	r6, [r6, #4]
 800ffb4:	e7b4      	b.n	800ff20 <_malloc_r+0x4c>
 800ffb6:	4613      	mov	r3, r2
 800ffb8:	e7cc      	b.n	800ff54 <_malloc_r+0x80>
 800ffba:	230c      	movs	r3, #12
 800ffbc:	603b      	str	r3, [r7, #0]
 800ffbe:	4638      	mov	r0, r7
 800ffc0:	f000 f80e 	bl	800ffe0 <__malloc_unlock>
 800ffc4:	e797      	b.n	800fef6 <_malloc_r+0x22>
 800ffc6:	6025      	str	r5, [r4, #0]
 800ffc8:	e7dc      	b.n	800ff84 <_malloc_r+0xb0>
 800ffca:	605b      	str	r3, [r3, #4]
 800ffcc:	deff      	udf	#255	; 0xff
 800ffce:	bf00      	nop
 800ffd0:	20005348 	.word	0x20005348

0800ffd4 <__malloc_lock>:
 800ffd4:	4801      	ldr	r0, [pc, #4]	; (800ffdc <__malloc_lock+0x8>)
 800ffd6:	f7ff b87d 	b.w	800f0d4 <__retarget_lock_acquire_recursive>
 800ffda:	bf00      	nop
 800ffdc:	20005344 	.word	0x20005344

0800ffe0 <__malloc_unlock>:
 800ffe0:	4801      	ldr	r0, [pc, #4]	; (800ffe8 <__malloc_unlock+0x8>)
 800ffe2:	f7ff b878 	b.w	800f0d6 <__retarget_lock_release_recursive>
 800ffe6:	bf00      	nop
 800ffe8:	20005344 	.word	0x20005344

0800ffec <_Balloc>:
 800ffec:	b570      	push	{r4, r5, r6, lr}
 800ffee:	69c6      	ldr	r6, [r0, #28]
 800fff0:	4604      	mov	r4, r0
 800fff2:	460d      	mov	r5, r1
 800fff4:	b976      	cbnz	r6, 8010014 <_Balloc+0x28>
 800fff6:	2010      	movs	r0, #16
 800fff8:	f7ff ff44 	bl	800fe84 <malloc>
 800fffc:	4602      	mov	r2, r0
 800fffe:	61e0      	str	r0, [r4, #28]
 8010000:	b920      	cbnz	r0, 801000c <_Balloc+0x20>
 8010002:	4b18      	ldr	r3, [pc, #96]	; (8010064 <_Balloc+0x78>)
 8010004:	4818      	ldr	r0, [pc, #96]	; (8010068 <_Balloc+0x7c>)
 8010006:	216b      	movs	r1, #107	; 0x6b
 8010008:	f000 fc2a 	bl	8010860 <__assert_func>
 801000c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010010:	6006      	str	r6, [r0, #0]
 8010012:	60c6      	str	r6, [r0, #12]
 8010014:	69e6      	ldr	r6, [r4, #28]
 8010016:	68f3      	ldr	r3, [r6, #12]
 8010018:	b183      	cbz	r3, 801003c <_Balloc+0x50>
 801001a:	69e3      	ldr	r3, [r4, #28]
 801001c:	68db      	ldr	r3, [r3, #12]
 801001e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010022:	b9b8      	cbnz	r0, 8010054 <_Balloc+0x68>
 8010024:	2101      	movs	r1, #1
 8010026:	fa01 f605 	lsl.w	r6, r1, r5
 801002a:	1d72      	adds	r2, r6, #5
 801002c:	0092      	lsls	r2, r2, #2
 801002e:	4620      	mov	r0, r4
 8010030:	f000 fc34 	bl	801089c <_calloc_r>
 8010034:	b160      	cbz	r0, 8010050 <_Balloc+0x64>
 8010036:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801003a:	e00e      	b.n	801005a <_Balloc+0x6e>
 801003c:	2221      	movs	r2, #33	; 0x21
 801003e:	2104      	movs	r1, #4
 8010040:	4620      	mov	r0, r4
 8010042:	f000 fc2b 	bl	801089c <_calloc_r>
 8010046:	69e3      	ldr	r3, [r4, #28]
 8010048:	60f0      	str	r0, [r6, #12]
 801004a:	68db      	ldr	r3, [r3, #12]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d1e4      	bne.n	801001a <_Balloc+0x2e>
 8010050:	2000      	movs	r0, #0
 8010052:	bd70      	pop	{r4, r5, r6, pc}
 8010054:	6802      	ldr	r2, [r0, #0]
 8010056:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801005a:	2300      	movs	r3, #0
 801005c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010060:	e7f7      	b.n	8010052 <_Balloc+0x66>
 8010062:	bf00      	nop
 8010064:	080114a1 	.word	0x080114a1
 8010068:	08011521 	.word	0x08011521

0801006c <_Bfree>:
 801006c:	b570      	push	{r4, r5, r6, lr}
 801006e:	69c6      	ldr	r6, [r0, #28]
 8010070:	4605      	mov	r5, r0
 8010072:	460c      	mov	r4, r1
 8010074:	b976      	cbnz	r6, 8010094 <_Bfree+0x28>
 8010076:	2010      	movs	r0, #16
 8010078:	f7ff ff04 	bl	800fe84 <malloc>
 801007c:	4602      	mov	r2, r0
 801007e:	61e8      	str	r0, [r5, #28]
 8010080:	b920      	cbnz	r0, 801008c <_Bfree+0x20>
 8010082:	4b09      	ldr	r3, [pc, #36]	; (80100a8 <_Bfree+0x3c>)
 8010084:	4809      	ldr	r0, [pc, #36]	; (80100ac <_Bfree+0x40>)
 8010086:	218f      	movs	r1, #143	; 0x8f
 8010088:	f000 fbea 	bl	8010860 <__assert_func>
 801008c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010090:	6006      	str	r6, [r0, #0]
 8010092:	60c6      	str	r6, [r0, #12]
 8010094:	b13c      	cbz	r4, 80100a6 <_Bfree+0x3a>
 8010096:	69eb      	ldr	r3, [r5, #28]
 8010098:	6862      	ldr	r2, [r4, #4]
 801009a:	68db      	ldr	r3, [r3, #12]
 801009c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80100a0:	6021      	str	r1, [r4, #0]
 80100a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80100a6:	bd70      	pop	{r4, r5, r6, pc}
 80100a8:	080114a1 	.word	0x080114a1
 80100ac:	08011521 	.word	0x08011521

080100b0 <__multadd>:
 80100b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100b4:	690d      	ldr	r5, [r1, #16]
 80100b6:	4607      	mov	r7, r0
 80100b8:	460c      	mov	r4, r1
 80100ba:	461e      	mov	r6, r3
 80100bc:	f101 0c14 	add.w	ip, r1, #20
 80100c0:	2000      	movs	r0, #0
 80100c2:	f8dc 3000 	ldr.w	r3, [ip]
 80100c6:	b299      	uxth	r1, r3
 80100c8:	fb02 6101 	mla	r1, r2, r1, r6
 80100cc:	0c1e      	lsrs	r6, r3, #16
 80100ce:	0c0b      	lsrs	r3, r1, #16
 80100d0:	fb02 3306 	mla	r3, r2, r6, r3
 80100d4:	b289      	uxth	r1, r1
 80100d6:	3001      	adds	r0, #1
 80100d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80100dc:	4285      	cmp	r5, r0
 80100de:	f84c 1b04 	str.w	r1, [ip], #4
 80100e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80100e6:	dcec      	bgt.n	80100c2 <__multadd+0x12>
 80100e8:	b30e      	cbz	r6, 801012e <__multadd+0x7e>
 80100ea:	68a3      	ldr	r3, [r4, #8]
 80100ec:	42ab      	cmp	r3, r5
 80100ee:	dc19      	bgt.n	8010124 <__multadd+0x74>
 80100f0:	6861      	ldr	r1, [r4, #4]
 80100f2:	4638      	mov	r0, r7
 80100f4:	3101      	adds	r1, #1
 80100f6:	f7ff ff79 	bl	800ffec <_Balloc>
 80100fa:	4680      	mov	r8, r0
 80100fc:	b928      	cbnz	r0, 801010a <__multadd+0x5a>
 80100fe:	4602      	mov	r2, r0
 8010100:	4b0c      	ldr	r3, [pc, #48]	; (8010134 <__multadd+0x84>)
 8010102:	480d      	ldr	r0, [pc, #52]	; (8010138 <__multadd+0x88>)
 8010104:	21ba      	movs	r1, #186	; 0xba
 8010106:	f000 fbab 	bl	8010860 <__assert_func>
 801010a:	6922      	ldr	r2, [r4, #16]
 801010c:	3202      	adds	r2, #2
 801010e:	f104 010c 	add.w	r1, r4, #12
 8010112:	0092      	lsls	r2, r2, #2
 8010114:	300c      	adds	r0, #12
 8010116:	f7fe ffdf 	bl	800f0d8 <memcpy>
 801011a:	4621      	mov	r1, r4
 801011c:	4638      	mov	r0, r7
 801011e:	f7ff ffa5 	bl	801006c <_Bfree>
 8010122:	4644      	mov	r4, r8
 8010124:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010128:	3501      	adds	r5, #1
 801012a:	615e      	str	r6, [r3, #20]
 801012c:	6125      	str	r5, [r4, #16]
 801012e:	4620      	mov	r0, r4
 8010130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010134:	08011510 	.word	0x08011510
 8010138:	08011521 	.word	0x08011521

0801013c <__hi0bits>:
 801013c:	0c03      	lsrs	r3, r0, #16
 801013e:	041b      	lsls	r3, r3, #16
 8010140:	b9d3      	cbnz	r3, 8010178 <__hi0bits+0x3c>
 8010142:	0400      	lsls	r0, r0, #16
 8010144:	2310      	movs	r3, #16
 8010146:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801014a:	bf04      	itt	eq
 801014c:	0200      	lsleq	r0, r0, #8
 801014e:	3308      	addeq	r3, #8
 8010150:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010154:	bf04      	itt	eq
 8010156:	0100      	lsleq	r0, r0, #4
 8010158:	3304      	addeq	r3, #4
 801015a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801015e:	bf04      	itt	eq
 8010160:	0080      	lsleq	r0, r0, #2
 8010162:	3302      	addeq	r3, #2
 8010164:	2800      	cmp	r0, #0
 8010166:	db05      	blt.n	8010174 <__hi0bits+0x38>
 8010168:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801016c:	f103 0301 	add.w	r3, r3, #1
 8010170:	bf08      	it	eq
 8010172:	2320      	moveq	r3, #32
 8010174:	4618      	mov	r0, r3
 8010176:	4770      	bx	lr
 8010178:	2300      	movs	r3, #0
 801017a:	e7e4      	b.n	8010146 <__hi0bits+0xa>

0801017c <__lo0bits>:
 801017c:	6803      	ldr	r3, [r0, #0]
 801017e:	f013 0207 	ands.w	r2, r3, #7
 8010182:	d00c      	beq.n	801019e <__lo0bits+0x22>
 8010184:	07d9      	lsls	r1, r3, #31
 8010186:	d422      	bmi.n	80101ce <__lo0bits+0x52>
 8010188:	079a      	lsls	r2, r3, #30
 801018a:	bf49      	itett	mi
 801018c:	085b      	lsrmi	r3, r3, #1
 801018e:	089b      	lsrpl	r3, r3, #2
 8010190:	6003      	strmi	r3, [r0, #0]
 8010192:	2201      	movmi	r2, #1
 8010194:	bf5c      	itt	pl
 8010196:	6003      	strpl	r3, [r0, #0]
 8010198:	2202      	movpl	r2, #2
 801019a:	4610      	mov	r0, r2
 801019c:	4770      	bx	lr
 801019e:	b299      	uxth	r1, r3
 80101a0:	b909      	cbnz	r1, 80101a6 <__lo0bits+0x2a>
 80101a2:	0c1b      	lsrs	r3, r3, #16
 80101a4:	2210      	movs	r2, #16
 80101a6:	b2d9      	uxtb	r1, r3
 80101a8:	b909      	cbnz	r1, 80101ae <__lo0bits+0x32>
 80101aa:	3208      	adds	r2, #8
 80101ac:	0a1b      	lsrs	r3, r3, #8
 80101ae:	0719      	lsls	r1, r3, #28
 80101b0:	bf04      	itt	eq
 80101b2:	091b      	lsreq	r3, r3, #4
 80101b4:	3204      	addeq	r2, #4
 80101b6:	0799      	lsls	r1, r3, #30
 80101b8:	bf04      	itt	eq
 80101ba:	089b      	lsreq	r3, r3, #2
 80101bc:	3202      	addeq	r2, #2
 80101be:	07d9      	lsls	r1, r3, #31
 80101c0:	d403      	bmi.n	80101ca <__lo0bits+0x4e>
 80101c2:	085b      	lsrs	r3, r3, #1
 80101c4:	f102 0201 	add.w	r2, r2, #1
 80101c8:	d003      	beq.n	80101d2 <__lo0bits+0x56>
 80101ca:	6003      	str	r3, [r0, #0]
 80101cc:	e7e5      	b.n	801019a <__lo0bits+0x1e>
 80101ce:	2200      	movs	r2, #0
 80101d0:	e7e3      	b.n	801019a <__lo0bits+0x1e>
 80101d2:	2220      	movs	r2, #32
 80101d4:	e7e1      	b.n	801019a <__lo0bits+0x1e>
	...

080101d8 <__i2b>:
 80101d8:	b510      	push	{r4, lr}
 80101da:	460c      	mov	r4, r1
 80101dc:	2101      	movs	r1, #1
 80101de:	f7ff ff05 	bl	800ffec <_Balloc>
 80101e2:	4602      	mov	r2, r0
 80101e4:	b928      	cbnz	r0, 80101f2 <__i2b+0x1a>
 80101e6:	4b05      	ldr	r3, [pc, #20]	; (80101fc <__i2b+0x24>)
 80101e8:	4805      	ldr	r0, [pc, #20]	; (8010200 <__i2b+0x28>)
 80101ea:	f240 1145 	movw	r1, #325	; 0x145
 80101ee:	f000 fb37 	bl	8010860 <__assert_func>
 80101f2:	2301      	movs	r3, #1
 80101f4:	6144      	str	r4, [r0, #20]
 80101f6:	6103      	str	r3, [r0, #16]
 80101f8:	bd10      	pop	{r4, pc}
 80101fa:	bf00      	nop
 80101fc:	08011510 	.word	0x08011510
 8010200:	08011521 	.word	0x08011521

08010204 <__multiply>:
 8010204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010208:	4691      	mov	r9, r2
 801020a:	690a      	ldr	r2, [r1, #16]
 801020c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010210:	429a      	cmp	r2, r3
 8010212:	bfb8      	it	lt
 8010214:	460b      	movlt	r3, r1
 8010216:	460c      	mov	r4, r1
 8010218:	bfbc      	itt	lt
 801021a:	464c      	movlt	r4, r9
 801021c:	4699      	movlt	r9, r3
 801021e:	6927      	ldr	r7, [r4, #16]
 8010220:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010224:	68a3      	ldr	r3, [r4, #8]
 8010226:	6861      	ldr	r1, [r4, #4]
 8010228:	eb07 060a 	add.w	r6, r7, sl
 801022c:	42b3      	cmp	r3, r6
 801022e:	b085      	sub	sp, #20
 8010230:	bfb8      	it	lt
 8010232:	3101      	addlt	r1, #1
 8010234:	f7ff feda 	bl	800ffec <_Balloc>
 8010238:	b930      	cbnz	r0, 8010248 <__multiply+0x44>
 801023a:	4602      	mov	r2, r0
 801023c:	4b44      	ldr	r3, [pc, #272]	; (8010350 <__multiply+0x14c>)
 801023e:	4845      	ldr	r0, [pc, #276]	; (8010354 <__multiply+0x150>)
 8010240:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8010244:	f000 fb0c 	bl	8010860 <__assert_func>
 8010248:	f100 0514 	add.w	r5, r0, #20
 801024c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010250:	462b      	mov	r3, r5
 8010252:	2200      	movs	r2, #0
 8010254:	4543      	cmp	r3, r8
 8010256:	d321      	bcc.n	801029c <__multiply+0x98>
 8010258:	f104 0314 	add.w	r3, r4, #20
 801025c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010260:	f109 0314 	add.w	r3, r9, #20
 8010264:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010268:	9202      	str	r2, [sp, #8]
 801026a:	1b3a      	subs	r2, r7, r4
 801026c:	3a15      	subs	r2, #21
 801026e:	f022 0203 	bic.w	r2, r2, #3
 8010272:	3204      	adds	r2, #4
 8010274:	f104 0115 	add.w	r1, r4, #21
 8010278:	428f      	cmp	r7, r1
 801027a:	bf38      	it	cc
 801027c:	2204      	movcc	r2, #4
 801027e:	9201      	str	r2, [sp, #4]
 8010280:	9a02      	ldr	r2, [sp, #8]
 8010282:	9303      	str	r3, [sp, #12]
 8010284:	429a      	cmp	r2, r3
 8010286:	d80c      	bhi.n	80102a2 <__multiply+0x9e>
 8010288:	2e00      	cmp	r6, #0
 801028a:	dd03      	ble.n	8010294 <__multiply+0x90>
 801028c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010290:	2b00      	cmp	r3, #0
 8010292:	d05b      	beq.n	801034c <__multiply+0x148>
 8010294:	6106      	str	r6, [r0, #16]
 8010296:	b005      	add	sp, #20
 8010298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801029c:	f843 2b04 	str.w	r2, [r3], #4
 80102a0:	e7d8      	b.n	8010254 <__multiply+0x50>
 80102a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80102a6:	f1ba 0f00 	cmp.w	sl, #0
 80102aa:	d024      	beq.n	80102f6 <__multiply+0xf2>
 80102ac:	f104 0e14 	add.w	lr, r4, #20
 80102b0:	46a9      	mov	r9, r5
 80102b2:	f04f 0c00 	mov.w	ip, #0
 80102b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80102ba:	f8d9 1000 	ldr.w	r1, [r9]
 80102be:	fa1f fb82 	uxth.w	fp, r2
 80102c2:	b289      	uxth	r1, r1
 80102c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80102c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80102cc:	f8d9 2000 	ldr.w	r2, [r9]
 80102d0:	4461      	add	r1, ip
 80102d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80102d6:	fb0a c20b 	mla	r2, sl, fp, ip
 80102da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80102de:	b289      	uxth	r1, r1
 80102e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80102e4:	4577      	cmp	r7, lr
 80102e6:	f849 1b04 	str.w	r1, [r9], #4
 80102ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80102ee:	d8e2      	bhi.n	80102b6 <__multiply+0xb2>
 80102f0:	9a01      	ldr	r2, [sp, #4]
 80102f2:	f845 c002 	str.w	ip, [r5, r2]
 80102f6:	9a03      	ldr	r2, [sp, #12]
 80102f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80102fc:	3304      	adds	r3, #4
 80102fe:	f1b9 0f00 	cmp.w	r9, #0
 8010302:	d021      	beq.n	8010348 <__multiply+0x144>
 8010304:	6829      	ldr	r1, [r5, #0]
 8010306:	f104 0c14 	add.w	ip, r4, #20
 801030a:	46ae      	mov	lr, r5
 801030c:	f04f 0a00 	mov.w	sl, #0
 8010310:	f8bc b000 	ldrh.w	fp, [ip]
 8010314:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010318:	fb09 220b 	mla	r2, r9, fp, r2
 801031c:	4452      	add	r2, sl
 801031e:	b289      	uxth	r1, r1
 8010320:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010324:	f84e 1b04 	str.w	r1, [lr], #4
 8010328:	f85c 1b04 	ldr.w	r1, [ip], #4
 801032c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010330:	f8be 1000 	ldrh.w	r1, [lr]
 8010334:	fb09 110a 	mla	r1, r9, sl, r1
 8010338:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801033c:	4567      	cmp	r7, ip
 801033e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010342:	d8e5      	bhi.n	8010310 <__multiply+0x10c>
 8010344:	9a01      	ldr	r2, [sp, #4]
 8010346:	50a9      	str	r1, [r5, r2]
 8010348:	3504      	adds	r5, #4
 801034a:	e799      	b.n	8010280 <__multiply+0x7c>
 801034c:	3e01      	subs	r6, #1
 801034e:	e79b      	b.n	8010288 <__multiply+0x84>
 8010350:	08011510 	.word	0x08011510
 8010354:	08011521 	.word	0x08011521

08010358 <__pow5mult>:
 8010358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801035c:	4615      	mov	r5, r2
 801035e:	f012 0203 	ands.w	r2, r2, #3
 8010362:	4606      	mov	r6, r0
 8010364:	460f      	mov	r7, r1
 8010366:	d007      	beq.n	8010378 <__pow5mult+0x20>
 8010368:	4c25      	ldr	r4, [pc, #148]	; (8010400 <__pow5mult+0xa8>)
 801036a:	3a01      	subs	r2, #1
 801036c:	2300      	movs	r3, #0
 801036e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010372:	f7ff fe9d 	bl	80100b0 <__multadd>
 8010376:	4607      	mov	r7, r0
 8010378:	10ad      	asrs	r5, r5, #2
 801037a:	d03d      	beq.n	80103f8 <__pow5mult+0xa0>
 801037c:	69f4      	ldr	r4, [r6, #28]
 801037e:	b97c      	cbnz	r4, 80103a0 <__pow5mult+0x48>
 8010380:	2010      	movs	r0, #16
 8010382:	f7ff fd7f 	bl	800fe84 <malloc>
 8010386:	4602      	mov	r2, r0
 8010388:	61f0      	str	r0, [r6, #28]
 801038a:	b928      	cbnz	r0, 8010398 <__pow5mult+0x40>
 801038c:	4b1d      	ldr	r3, [pc, #116]	; (8010404 <__pow5mult+0xac>)
 801038e:	481e      	ldr	r0, [pc, #120]	; (8010408 <__pow5mult+0xb0>)
 8010390:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010394:	f000 fa64 	bl	8010860 <__assert_func>
 8010398:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801039c:	6004      	str	r4, [r0, #0]
 801039e:	60c4      	str	r4, [r0, #12]
 80103a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80103a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80103a8:	b94c      	cbnz	r4, 80103be <__pow5mult+0x66>
 80103aa:	f240 2171 	movw	r1, #625	; 0x271
 80103ae:	4630      	mov	r0, r6
 80103b0:	f7ff ff12 	bl	80101d8 <__i2b>
 80103b4:	2300      	movs	r3, #0
 80103b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80103ba:	4604      	mov	r4, r0
 80103bc:	6003      	str	r3, [r0, #0]
 80103be:	f04f 0900 	mov.w	r9, #0
 80103c2:	07eb      	lsls	r3, r5, #31
 80103c4:	d50a      	bpl.n	80103dc <__pow5mult+0x84>
 80103c6:	4639      	mov	r1, r7
 80103c8:	4622      	mov	r2, r4
 80103ca:	4630      	mov	r0, r6
 80103cc:	f7ff ff1a 	bl	8010204 <__multiply>
 80103d0:	4639      	mov	r1, r7
 80103d2:	4680      	mov	r8, r0
 80103d4:	4630      	mov	r0, r6
 80103d6:	f7ff fe49 	bl	801006c <_Bfree>
 80103da:	4647      	mov	r7, r8
 80103dc:	106d      	asrs	r5, r5, #1
 80103de:	d00b      	beq.n	80103f8 <__pow5mult+0xa0>
 80103e0:	6820      	ldr	r0, [r4, #0]
 80103e2:	b938      	cbnz	r0, 80103f4 <__pow5mult+0x9c>
 80103e4:	4622      	mov	r2, r4
 80103e6:	4621      	mov	r1, r4
 80103e8:	4630      	mov	r0, r6
 80103ea:	f7ff ff0b 	bl	8010204 <__multiply>
 80103ee:	6020      	str	r0, [r4, #0]
 80103f0:	f8c0 9000 	str.w	r9, [r0]
 80103f4:	4604      	mov	r4, r0
 80103f6:	e7e4      	b.n	80103c2 <__pow5mult+0x6a>
 80103f8:	4638      	mov	r0, r7
 80103fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80103fe:	bf00      	nop
 8010400:	08011670 	.word	0x08011670
 8010404:	080114a1 	.word	0x080114a1
 8010408:	08011521 	.word	0x08011521

0801040c <__lshift>:
 801040c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010410:	460c      	mov	r4, r1
 8010412:	6849      	ldr	r1, [r1, #4]
 8010414:	6923      	ldr	r3, [r4, #16]
 8010416:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801041a:	68a3      	ldr	r3, [r4, #8]
 801041c:	4607      	mov	r7, r0
 801041e:	4691      	mov	r9, r2
 8010420:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010424:	f108 0601 	add.w	r6, r8, #1
 8010428:	42b3      	cmp	r3, r6
 801042a:	db0b      	blt.n	8010444 <__lshift+0x38>
 801042c:	4638      	mov	r0, r7
 801042e:	f7ff fddd 	bl	800ffec <_Balloc>
 8010432:	4605      	mov	r5, r0
 8010434:	b948      	cbnz	r0, 801044a <__lshift+0x3e>
 8010436:	4602      	mov	r2, r0
 8010438:	4b28      	ldr	r3, [pc, #160]	; (80104dc <__lshift+0xd0>)
 801043a:	4829      	ldr	r0, [pc, #164]	; (80104e0 <__lshift+0xd4>)
 801043c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8010440:	f000 fa0e 	bl	8010860 <__assert_func>
 8010444:	3101      	adds	r1, #1
 8010446:	005b      	lsls	r3, r3, #1
 8010448:	e7ee      	b.n	8010428 <__lshift+0x1c>
 801044a:	2300      	movs	r3, #0
 801044c:	f100 0114 	add.w	r1, r0, #20
 8010450:	f100 0210 	add.w	r2, r0, #16
 8010454:	4618      	mov	r0, r3
 8010456:	4553      	cmp	r3, sl
 8010458:	db33      	blt.n	80104c2 <__lshift+0xb6>
 801045a:	6920      	ldr	r0, [r4, #16]
 801045c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010460:	f104 0314 	add.w	r3, r4, #20
 8010464:	f019 091f 	ands.w	r9, r9, #31
 8010468:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801046c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010470:	d02b      	beq.n	80104ca <__lshift+0xbe>
 8010472:	f1c9 0e20 	rsb	lr, r9, #32
 8010476:	468a      	mov	sl, r1
 8010478:	2200      	movs	r2, #0
 801047a:	6818      	ldr	r0, [r3, #0]
 801047c:	fa00 f009 	lsl.w	r0, r0, r9
 8010480:	4310      	orrs	r0, r2
 8010482:	f84a 0b04 	str.w	r0, [sl], #4
 8010486:	f853 2b04 	ldr.w	r2, [r3], #4
 801048a:	459c      	cmp	ip, r3
 801048c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010490:	d8f3      	bhi.n	801047a <__lshift+0x6e>
 8010492:	ebac 0304 	sub.w	r3, ip, r4
 8010496:	3b15      	subs	r3, #21
 8010498:	f023 0303 	bic.w	r3, r3, #3
 801049c:	3304      	adds	r3, #4
 801049e:	f104 0015 	add.w	r0, r4, #21
 80104a2:	4584      	cmp	ip, r0
 80104a4:	bf38      	it	cc
 80104a6:	2304      	movcc	r3, #4
 80104a8:	50ca      	str	r2, [r1, r3]
 80104aa:	b10a      	cbz	r2, 80104b0 <__lshift+0xa4>
 80104ac:	f108 0602 	add.w	r6, r8, #2
 80104b0:	3e01      	subs	r6, #1
 80104b2:	4638      	mov	r0, r7
 80104b4:	612e      	str	r6, [r5, #16]
 80104b6:	4621      	mov	r1, r4
 80104b8:	f7ff fdd8 	bl	801006c <_Bfree>
 80104bc:	4628      	mov	r0, r5
 80104be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104c2:	f842 0f04 	str.w	r0, [r2, #4]!
 80104c6:	3301      	adds	r3, #1
 80104c8:	e7c5      	b.n	8010456 <__lshift+0x4a>
 80104ca:	3904      	subs	r1, #4
 80104cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80104d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80104d4:	459c      	cmp	ip, r3
 80104d6:	d8f9      	bhi.n	80104cc <__lshift+0xc0>
 80104d8:	e7ea      	b.n	80104b0 <__lshift+0xa4>
 80104da:	bf00      	nop
 80104dc:	08011510 	.word	0x08011510
 80104e0:	08011521 	.word	0x08011521

080104e4 <__mcmp>:
 80104e4:	b530      	push	{r4, r5, lr}
 80104e6:	6902      	ldr	r2, [r0, #16]
 80104e8:	690c      	ldr	r4, [r1, #16]
 80104ea:	1b12      	subs	r2, r2, r4
 80104ec:	d10e      	bne.n	801050c <__mcmp+0x28>
 80104ee:	f100 0314 	add.w	r3, r0, #20
 80104f2:	3114      	adds	r1, #20
 80104f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80104f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80104fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010500:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010504:	42a5      	cmp	r5, r4
 8010506:	d003      	beq.n	8010510 <__mcmp+0x2c>
 8010508:	d305      	bcc.n	8010516 <__mcmp+0x32>
 801050a:	2201      	movs	r2, #1
 801050c:	4610      	mov	r0, r2
 801050e:	bd30      	pop	{r4, r5, pc}
 8010510:	4283      	cmp	r3, r0
 8010512:	d3f3      	bcc.n	80104fc <__mcmp+0x18>
 8010514:	e7fa      	b.n	801050c <__mcmp+0x28>
 8010516:	f04f 32ff 	mov.w	r2, #4294967295
 801051a:	e7f7      	b.n	801050c <__mcmp+0x28>

0801051c <__mdiff>:
 801051c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010520:	460c      	mov	r4, r1
 8010522:	4606      	mov	r6, r0
 8010524:	4611      	mov	r1, r2
 8010526:	4620      	mov	r0, r4
 8010528:	4690      	mov	r8, r2
 801052a:	f7ff ffdb 	bl	80104e4 <__mcmp>
 801052e:	1e05      	subs	r5, r0, #0
 8010530:	d110      	bne.n	8010554 <__mdiff+0x38>
 8010532:	4629      	mov	r1, r5
 8010534:	4630      	mov	r0, r6
 8010536:	f7ff fd59 	bl	800ffec <_Balloc>
 801053a:	b930      	cbnz	r0, 801054a <__mdiff+0x2e>
 801053c:	4b3a      	ldr	r3, [pc, #232]	; (8010628 <__mdiff+0x10c>)
 801053e:	4602      	mov	r2, r0
 8010540:	f240 2137 	movw	r1, #567	; 0x237
 8010544:	4839      	ldr	r0, [pc, #228]	; (801062c <__mdiff+0x110>)
 8010546:	f000 f98b 	bl	8010860 <__assert_func>
 801054a:	2301      	movs	r3, #1
 801054c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010550:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010554:	bfa4      	itt	ge
 8010556:	4643      	movge	r3, r8
 8010558:	46a0      	movge	r8, r4
 801055a:	4630      	mov	r0, r6
 801055c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010560:	bfa6      	itte	ge
 8010562:	461c      	movge	r4, r3
 8010564:	2500      	movge	r5, #0
 8010566:	2501      	movlt	r5, #1
 8010568:	f7ff fd40 	bl	800ffec <_Balloc>
 801056c:	b920      	cbnz	r0, 8010578 <__mdiff+0x5c>
 801056e:	4b2e      	ldr	r3, [pc, #184]	; (8010628 <__mdiff+0x10c>)
 8010570:	4602      	mov	r2, r0
 8010572:	f240 2145 	movw	r1, #581	; 0x245
 8010576:	e7e5      	b.n	8010544 <__mdiff+0x28>
 8010578:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801057c:	6926      	ldr	r6, [r4, #16]
 801057e:	60c5      	str	r5, [r0, #12]
 8010580:	f104 0914 	add.w	r9, r4, #20
 8010584:	f108 0514 	add.w	r5, r8, #20
 8010588:	f100 0e14 	add.w	lr, r0, #20
 801058c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010590:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010594:	f108 0210 	add.w	r2, r8, #16
 8010598:	46f2      	mov	sl, lr
 801059a:	2100      	movs	r1, #0
 801059c:	f859 3b04 	ldr.w	r3, [r9], #4
 80105a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80105a4:	fa11 f88b 	uxtah	r8, r1, fp
 80105a8:	b299      	uxth	r1, r3
 80105aa:	0c1b      	lsrs	r3, r3, #16
 80105ac:	eba8 0801 	sub.w	r8, r8, r1
 80105b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80105b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80105b8:	fa1f f888 	uxth.w	r8, r8
 80105bc:	1419      	asrs	r1, r3, #16
 80105be:	454e      	cmp	r6, r9
 80105c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80105c4:	f84a 3b04 	str.w	r3, [sl], #4
 80105c8:	d8e8      	bhi.n	801059c <__mdiff+0x80>
 80105ca:	1b33      	subs	r3, r6, r4
 80105cc:	3b15      	subs	r3, #21
 80105ce:	f023 0303 	bic.w	r3, r3, #3
 80105d2:	3304      	adds	r3, #4
 80105d4:	3415      	adds	r4, #21
 80105d6:	42a6      	cmp	r6, r4
 80105d8:	bf38      	it	cc
 80105da:	2304      	movcc	r3, #4
 80105dc:	441d      	add	r5, r3
 80105de:	4473      	add	r3, lr
 80105e0:	469e      	mov	lr, r3
 80105e2:	462e      	mov	r6, r5
 80105e4:	4566      	cmp	r6, ip
 80105e6:	d30e      	bcc.n	8010606 <__mdiff+0xea>
 80105e8:	f10c 0203 	add.w	r2, ip, #3
 80105ec:	1b52      	subs	r2, r2, r5
 80105ee:	f022 0203 	bic.w	r2, r2, #3
 80105f2:	3d03      	subs	r5, #3
 80105f4:	45ac      	cmp	ip, r5
 80105f6:	bf38      	it	cc
 80105f8:	2200      	movcc	r2, #0
 80105fa:	4413      	add	r3, r2
 80105fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010600:	b17a      	cbz	r2, 8010622 <__mdiff+0x106>
 8010602:	6107      	str	r7, [r0, #16]
 8010604:	e7a4      	b.n	8010550 <__mdiff+0x34>
 8010606:	f856 8b04 	ldr.w	r8, [r6], #4
 801060a:	fa11 f288 	uxtah	r2, r1, r8
 801060e:	1414      	asrs	r4, r2, #16
 8010610:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010614:	b292      	uxth	r2, r2
 8010616:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801061a:	f84e 2b04 	str.w	r2, [lr], #4
 801061e:	1421      	asrs	r1, r4, #16
 8010620:	e7e0      	b.n	80105e4 <__mdiff+0xc8>
 8010622:	3f01      	subs	r7, #1
 8010624:	e7ea      	b.n	80105fc <__mdiff+0xe0>
 8010626:	bf00      	nop
 8010628:	08011510 	.word	0x08011510
 801062c:	08011521 	.word	0x08011521

08010630 <__d2b>:
 8010630:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010634:	460f      	mov	r7, r1
 8010636:	2101      	movs	r1, #1
 8010638:	ec59 8b10 	vmov	r8, r9, d0
 801063c:	4616      	mov	r6, r2
 801063e:	f7ff fcd5 	bl	800ffec <_Balloc>
 8010642:	4604      	mov	r4, r0
 8010644:	b930      	cbnz	r0, 8010654 <__d2b+0x24>
 8010646:	4602      	mov	r2, r0
 8010648:	4b24      	ldr	r3, [pc, #144]	; (80106dc <__d2b+0xac>)
 801064a:	4825      	ldr	r0, [pc, #148]	; (80106e0 <__d2b+0xb0>)
 801064c:	f240 310f 	movw	r1, #783	; 0x30f
 8010650:	f000 f906 	bl	8010860 <__assert_func>
 8010654:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010658:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801065c:	bb2d      	cbnz	r5, 80106aa <__d2b+0x7a>
 801065e:	9301      	str	r3, [sp, #4]
 8010660:	f1b8 0300 	subs.w	r3, r8, #0
 8010664:	d026      	beq.n	80106b4 <__d2b+0x84>
 8010666:	4668      	mov	r0, sp
 8010668:	9300      	str	r3, [sp, #0]
 801066a:	f7ff fd87 	bl	801017c <__lo0bits>
 801066e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010672:	b1e8      	cbz	r0, 80106b0 <__d2b+0x80>
 8010674:	f1c0 0320 	rsb	r3, r0, #32
 8010678:	fa02 f303 	lsl.w	r3, r2, r3
 801067c:	430b      	orrs	r3, r1
 801067e:	40c2      	lsrs	r2, r0
 8010680:	6163      	str	r3, [r4, #20]
 8010682:	9201      	str	r2, [sp, #4]
 8010684:	9b01      	ldr	r3, [sp, #4]
 8010686:	61a3      	str	r3, [r4, #24]
 8010688:	2b00      	cmp	r3, #0
 801068a:	bf14      	ite	ne
 801068c:	2202      	movne	r2, #2
 801068e:	2201      	moveq	r2, #1
 8010690:	6122      	str	r2, [r4, #16]
 8010692:	b1bd      	cbz	r5, 80106c4 <__d2b+0x94>
 8010694:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010698:	4405      	add	r5, r0
 801069a:	603d      	str	r5, [r7, #0]
 801069c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80106a0:	6030      	str	r0, [r6, #0]
 80106a2:	4620      	mov	r0, r4
 80106a4:	b003      	add	sp, #12
 80106a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80106ae:	e7d6      	b.n	801065e <__d2b+0x2e>
 80106b0:	6161      	str	r1, [r4, #20]
 80106b2:	e7e7      	b.n	8010684 <__d2b+0x54>
 80106b4:	a801      	add	r0, sp, #4
 80106b6:	f7ff fd61 	bl	801017c <__lo0bits>
 80106ba:	9b01      	ldr	r3, [sp, #4]
 80106bc:	6163      	str	r3, [r4, #20]
 80106be:	3020      	adds	r0, #32
 80106c0:	2201      	movs	r2, #1
 80106c2:	e7e5      	b.n	8010690 <__d2b+0x60>
 80106c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80106c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80106cc:	6038      	str	r0, [r7, #0]
 80106ce:	6918      	ldr	r0, [r3, #16]
 80106d0:	f7ff fd34 	bl	801013c <__hi0bits>
 80106d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80106d8:	e7e2      	b.n	80106a0 <__d2b+0x70>
 80106da:	bf00      	nop
 80106dc:	08011510 	.word	0x08011510
 80106e0:	08011521 	.word	0x08011521

080106e4 <__sflush_r>:
 80106e4:	898a      	ldrh	r2, [r1, #12]
 80106e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106ea:	4605      	mov	r5, r0
 80106ec:	0710      	lsls	r0, r2, #28
 80106ee:	460c      	mov	r4, r1
 80106f0:	d458      	bmi.n	80107a4 <__sflush_r+0xc0>
 80106f2:	684b      	ldr	r3, [r1, #4]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	dc05      	bgt.n	8010704 <__sflush_r+0x20>
 80106f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	dc02      	bgt.n	8010704 <__sflush_r+0x20>
 80106fe:	2000      	movs	r0, #0
 8010700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010704:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010706:	2e00      	cmp	r6, #0
 8010708:	d0f9      	beq.n	80106fe <__sflush_r+0x1a>
 801070a:	2300      	movs	r3, #0
 801070c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010710:	682f      	ldr	r7, [r5, #0]
 8010712:	6a21      	ldr	r1, [r4, #32]
 8010714:	602b      	str	r3, [r5, #0]
 8010716:	d032      	beq.n	801077e <__sflush_r+0x9a>
 8010718:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801071a:	89a3      	ldrh	r3, [r4, #12]
 801071c:	075a      	lsls	r2, r3, #29
 801071e:	d505      	bpl.n	801072c <__sflush_r+0x48>
 8010720:	6863      	ldr	r3, [r4, #4]
 8010722:	1ac0      	subs	r0, r0, r3
 8010724:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010726:	b10b      	cbz	r3, 801072c <__sflush_r+0x48>
 8010728:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801072a:	1ac0      	subs	r0, r0, r3
 801072c:	2300      	movs	r3, #0
 801072e:	4602      	mov	r2, r0
 8010730:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010732:	6a21      	ldr	r1, [r4, #32]
 8010734:	4628      	mov	r0, r5
 8010736:	47b0      	blx	r6
 8010738:	1c43      	adds	r3, r0, #1
 801073a:	89a3      	ldrh	r3, [r4, #12]
 801073c:	d106      	bne.n	801074c <__sflush_r+0x68>
 801073e:	6829      	ldr	r1, [r5, #0]
 8010740:	291d      	cmp	r1, #29
 8010742:	d82b      	bhi.n	801079c <__sflush_r+0xb8>
 8010744:	4a29      	ldr	r2, [pc, #164]	; (80107ec <__sflush_r+0x108>)
 8010746:	410a      	asrs	r2, r1
 8010748:	07d6      	lsls	r6, r2, #31
 801074a:	d427      	bmi.n	801079c <__sflush_r+0xb8>
 801074c:	2200      	movs	r2, #0
 801074e:	6062      	str	r2, [r4, #4]
 8010750:	04d9      	lsls	r1, r3, #19
 8010752:	6922      	ldr	r2, [r4, #16]
 8010754:	6022      	str	r2, [r4, #0]
 8010756:	d504      	bpl.n	8010762 <__sflush_r+0x7e>
 8010758:	1c42      	adds	r2, r0, #1
 801075a:	d101      	bne.n	8010760 <__sflush_r+0x7c>
 801075c:	682b      	ldr	r3, [r5, #0]
 801075e:	b903      	cbnz	r3, 8010762 <__sflush_r+0x7e>
 8010760:	6560      	str	r0, [r4, #84]	; 0x54
 8010762:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010764:	602f      	str	r7, [r5, #0]
 8010766:	2900      	cmp	r1, #0
 8010768:	d0c9      	beq.n	80106fe <__sflush_r+0x1a>
 801076a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801076e:	4299      	cmp	r1, r3
 8010770:	d002      	beq.n	8010778 <__sflush_r+0x94>
 8010772:	4628      	mov	r0, r5
 8010774:	f7ff fb3a 	bl	800fdec <_free_r>
 8010778:	2000      	movs	r0, #0
 801077a:	6360      	str	r0, [r4, #52]	; 0x34
 801077c:	e7c0      	b.n	8010700 <__sflush_r+0x1c>
 801077e:	2301      	movs	r3, #1
 8010780:	4628      	mov	r0, r5
 8010782:	47b0      	blx	r6
 8010784:	1c41      	adds	r1, r0, #1
 8010786:	d1c8      	bne.n	801071a <__sflush_r+0x36>
 8010788:	682b      	ldr	r3, [r5, #0]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d0c5      	beq.n	801071a <__sflush_r+0x36>
 801078e:	2b1d      	cmp	r3, #29
 8010790:	d001      	beq.n	8010796 <__sflush_r+0xb2>
 8010792:	2b16      	cmp	r3, #22
 8010794:	d101      	bne.n	801079a <__sflush_r+0xb6>
 8010796:	602f      	str	r7, [r5, #0]
 8010798:	e7b1      	b.n	80106fe <__sflush_r+0x1a>
 801079a:	89a3      	ldrh	r3, [r4, #12]
 801079c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107a0:	81a3      	strh	r3, [r4, #12]
 80107a2:	e7ad      	b.n	8010700 <__sflush_r+0x1c>
 80107a4:	690f      	ldr	r7, [r1, #16]
 80107a6:	2f00      	cmp	r7, #0
 80107a8:	d0a9      	beq.n	80106fe <__sflush_r+0x1a>
 80107aa:	0793      	lsls	r3, r2, #30
 80107ac:	680e      	ldr	r6, [r1, #0]
 80107ae:	bf08      	it	eq
 80107b0:	694b      	ldreq	r3, [r1, #20]
 80107b2:	600f      	str	r7, [r1, #0]
 80107b4:	bf18      	it	ne
 80107b6:	2300      	movne	r3, #0
 80107b8:	eba6 0807 	sub.w	r8, r6, r7
 80107bc:	608b      	str	r3, [r1, #8]
 80107be:	f1b8 0f00 	cmp.w	r8, #0
 80107c2:	dd9c      	ble.n	80106fe <__sflush_r+0x1a>
 80107c4:	6a21      	ldr	r1, [r4, #32]
 80107c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80107c8:	4643      	mov	r3, r8
 80107ca:	463a      	mov	r2, r7
 80107cc:	4628      	mov	r0, r5
 80107ce:	47b0      	blx	r6
 80107d0:	2800      	cmp	r0, #0
 80107d2:	dc06      	bgt.n	80107e2 <__sflush_r+0xfe>
 80107d4:	89a3      	ldrh	r3, [r4, #12]
 80107d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80107da:	81a3      	strh	r3, [r4, #12]
 80107dc:	f04f 30ff 	mov.w	r0, #4294967295
 80107e0:	e78e      	b.n	8010700 <__sflush_r+0x1c>
 80107e2:	4407      	add	r7, r0
 80107e4:	eba8 0800 	sub.w	r8, r8, r0
 80107e8:	e7e9      	b.n	80107be <__sflush_r+0xda>
 80107ea:	bf00      	nop
 80107ec:	dfbffffe 	.word	0xdfbffffe

080107f0 <_fflush_r>:
 80107f0:	b538      	push	{r3, r4, r5, lr}
 80107f2:	690b      	ldr	r3, [r1, #16]
 80107f4:	4605      	mov	r5, r0
 80107f6:	460c      	mov	r4, r1
 80107f8:	b913      	cbnz	r3, 8010800 <_fflush_r+0x10>
 80107fa:	2500      	movs	r5, #0
 80107fc:	4628      	mov	r0, r5
 80107fe:	bd38      	pop	{r3, r4, r5, pc}
 8010800:	b118      	cbz	r0, 801080a <_fflush_r+0x1a>
 8010802:	6a03      	ldr	r3, [r0, #32]
 8010804:	b90b      	cbnz	r3, 801080a <_fflush_r+0x1a>
 8010806:	f7fe fb19 	bl	800ee3c <__sinit>
 801080a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801080e:	2b00      	cmp	r3, #0
 8010810:	d0f3      	beq.n	80107fa <_fflush_r+0xa>
 8010812:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010814:	07d0      	lsls	r0, r2, #31
 8010816:	d404      	bmi.n	8010822 <_fflush_r+0x32>
 8010818:	0599      	lsls	r1, r3, #22
 801081a:	d402      	bmi.n	8010822 <_fflush_r+0x32>
 801081c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801081e:	f7fe fc59 	bl	800f0d4 <__retarget_lock_acquire_recursive>
 8010822:	4628      	mov	r0, r5
 8010824:	4621      	mov	r1, r4
 8010826:	f7ff ff5d 	bl	80106e4 <__sflush_r>
 801082a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801082c:	07da      	lsls	r2, r3, #31
 801082e:	4605      	mov	r5, r0
 8010830:	d4e4      	bmi.n	80107fc <_fflush_r+0xc>
 8010832:	89a3      	ldrh	r3, [r4, #12]
 8010834:	059b      	lsls	r3, r3, #22
 8010836:	d4e1      	bmi.n	80107fc <_fflush_r+0xc>
 8010838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801083a:	f7fe fc4c 	bl	800f0d6 <__retarget_lock_release_recursive>
 801083e:	e7dd      	b.n	80107fc <_fflush_r+0xc>

08010840 <_sbrk_r>:
 8010840:	b538      	push	{r3, r4, r5, lr}
 8010842:	4d06      	ldr	r5, [pc, #24]	; (801085c <_sbrk_r+0x1c>)
 8010844:	2300      	movs	r3, #0
 8010846:	4604      	mov	r4, r0
 8010848:	4608      	mov	r0, r1
 801084a:	602b      	str	r3, [r5, #0]
 801084c:	f7f4 fa9a 	bl	8004d84 <_sbrk>
 8010850:	1c43      	adds	r3, r0, #1
 8010852:	d102      	bne.n	801085a <_sbrk_r+0x1a>
 8010854:	682b      	ldr	r3, [r5, #0]
 8010856:	b103      	cbz	r3, 801085a <_sbrk_r+0x1a>
 8010858:	6023      	str	r3, [r4, #0]
 801085a:	bd38      	pop	{r3, r4, r5, pc}
 801085c:	20005340 	.word	0x20005340

08010860 <__assert_func>:
 8010860:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010862:	4614      	mov	r4, r2
 8010864:	461a      	mov	r2, r3
 8010866:	4b09      	ldr	r3, [pc, #36]	; (801088c <__assert_func+0x2c>)
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	4605      	mov	r5, r0
 801086c:	68d8      	ldr	r0, [r3, #12]
 801086e:	b14c      	cbz	r4, 8010884 <__assert_func+0x24>
 8010870:	4b07      	ldr	r3, [pc, #28]	; (8010890 <__assert_func+0x30>)
 8010872:	9100      	str	r1, [sp, #0]
 8010874:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010878:	4906      	ldr	r1, [pc, #24]	; (8010894 <__assert_func+0x34>)
 801087a:	462b      	mov	r3, r5
 801087c:	f000 f844 	bl	8010908 <fiprintf>
 8010880:	f000 f854 	bl	801092c <abort>
 8010884:	4b04      	ldr	r3, [pc, #16]	; (8010898 <__assert_func+0x38>)
 8010886:	461c      	mov	r4, r3
 8010888:	e7f3      	b.n	8010872 <__assert_func+0x12>
 801088a:	bf00      	nop
 801088c:	2000006c 	.word	0x2000006c
 8010890:	08011686 	.word	0x08011686
 8010894:	08011693 	.word	0x08011693
 8010898:	080116c1 	.word	0x080116c1

0801089c <_calloc_r>:
 801089c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801089e:	fba1 2402 	umull	r2, r4, r1, r2
 80108a2:	b94c      	cbnz	r4, 80108b8 <_calloc_r+0x1c>
 80108a4:	4611      	mov	r1, r2
 80108a6:	9201      	str	r2, [sp, #4]
 80108a8:	f7ff fb14 	bl	800fed4 <_malloc_r>
 80108ac:	9a01      	ldr	r2, [sp, #4]
 80108ae:	4605      	mov	r5, r0
 80108b0:	b930      	cbnz	r0, 80108c0 <_calloc_r+0x24>
 80108b2:	4628      	mov	r0, r5
 80108b4:	b003      	add	sp, #12
 80108b6:	bd30      	pop	{r4, r5, pc}
 80108b8:	220c      	movs	r2, #12
 80108ba:	6002      	str	r2, [r0, #0]
 80108bc:	2500      	movs	r5, #0
 80108be:	e7f8      	b.n	80108b2 <_calloc_r+0x16>
 80108c0:	4621      	mov	r1, r4
 80108c2:	f7fe fb34 	bl	800ef2e <memset>
 80108c6:	e7f4      	b.n	80108b2 <_calloc_r+0x16>

080108c8 <__ascii_mbtowc>:
 80108c8:	b082      	sub	sp, #8
 80108ca:	b901      	cbnz	r1, 80108ce <__ascii_mbtowc+0x6>
 80108cc:	a901      	add	r1, sp, #4
 80108ce:	b142      	cbz	r2, 80108e2 <__ascii_mbtowc+0x1a>
 80108d0:	b14b      	cbz	r3, 80108e6 <__ascii_mbtowc+0x1e>
 80108d2:	7813      	ldrb	r3, [r2, #0]
 80108d4:	600b      	str	r3, [r1, #0]
 80108d6:	7812      	ldrb	r2, [r2, #0]
 80108d8:	1e10      	subs	r0, r2, #0
 80108da:	bf18      	it	ne
 80108dc:	2001      	movne	r0, #1
 80108de:	b002      	add	sp, #8
 80108e0:	4770      	bx	lr
 80108e2:	4610      	mov	r0, r2
 80108e4:	e7fb      	b.n	80108de <__ascii_mbtowc+0x16>
 80108e6:	f06f 0001 	mvn.w	r0, #1
 80108ea:	e7f8      	b.n	80108de <__ascii_mbtowc+0x16>

080108ec <__ascii_wctomb>:
 80108ec:	b149      	cbz	r1, 8010902 <__ascii_wctomb+0x16>
 80108ee:	2aff      	cmp	r2, #255	; 0xff
 80108f0:	bf85      	ittet	hi
 80108f2:	238a      	movhi	r3, #138	; 0x8a
 80108f4:	6003      	strhi	r3, [r0, #0]
 80108f6:	700a      	strbls	r2, [r1, #0]
 80108f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80108fc:	bf98      	it	ls
 80108fe:	2001      	movls	r0, #1
 8010900:	4770      	bx	lr
 8010902:	4608      	mov	r0, r1
 8010904:	4770      	bx	lr
	...

08010908 <fiprintf>:
 8010908:	b40e      	push	{r1, r2, r3}
 801090a:	b503      	push	{r0, r1, lr}
 801090c:	4601      	mov	r1, r0
 801090e:	ab03      	add	r3, sp, #12
 8010910:	4805      	ldr	r0, [pc, #20]	; (8010928 <fiprintf+0x20>)
 8010912:	f853 2b04 	ldr.w	r2, [r3], #4
 8010916:	6800      	ldr	r0, [r0, #0]
 8010918:	9301      	str	r3, [sp, #4]
 801091a:	f000 f837 	bl	801098c <_vfiprintf_r>
 801091e:	b002      	add	sp, #8
 8010920:	f85d eb04 	ldr.w	lr, [sp], #4
 8010924:	b003      	add	sp, #12
 8010926:	4770      	bx	lr
 8010928:	2000006c 	.word	0x2000006c

0801092c <abort>:
 801092c:	b508      	push	{r3, lr}
 801092e:	2006      	movs	r0, #6
 8010930:	f000 fa04 	bl	8010d3c <raise>
 8010934:	2001      	movs	r0, #1
 8010936:	f7f4 f9ad 	bl	8004c94 <_exit>

0801093a <__sfputc_r>:
 801093a:	6893      	ldr	r3, [r2, #8]
 801093c:	3b01      	subs	r3, #1
 801093e:	2b00      	cmp	r3, #0
 8010940:	b410      	push	{r4}
 8010942:	6093      	str	r3, [r2, #8]
 8010944:	da08      	bge.n	8010958 <__sfputc_r+0x1e>
 8010946:	6994      	ldr	r4, [r2, #24]
 8010948:	42a3      	cmp	r3, r4
 801094a:	db01      	blt.n	8010950 <__sfputc_r+0x16>
 801094c:	290a      	cmp	r1, #10
 801094e:	d103      	bne.n	8010958 <__sfputc_r+0x1e>
 8010950:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010954:	f000 b934 	b.w	8010bc0 <__swbuf_r>
 8010958:	6813      	ldr	r3, [r2, #0]
 801095a:	1c58      	adds	r0, r3, #1
 801095c:	6010      	str	r0, [r2, #0]
 801095e:	7019      	strb	r1, [r3, #0]
 8010960:	4608      	mov	r0, r1
 8010962:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010966:	4770      	bx	lr

08010968 <__sfputs_r>:
 8010968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801096a:	4606      	mov	r6, r0
 801096c:	460f      	mov	r7, r1
 801096e:	4614      	mov	r4, r2
 8010970:	18d5      	adds	r5, r2, r3
 8010972:	42ac      	cmp	r4, r5
 8010974:	d101      	bne.n	801097a <__sfputs_r+0x12>
 8010976:	2000      	movs	r0, #0
 8010978:	e007      	b.n	801098a <__sfputs_r+0x22>
 801097a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801097e:	463a      	mov	r2, r7
 8010980:	4630      	mov	r0, r6
 8010982:	f7ff ffda 	bl	801093a <__sfputc_r>
 8010986:	1c43      	adds	r3, r0, #1
 8010988:	d1f3      	bne.n	8010972 <__sfputs_r+0xa>
 801098a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801098c <_vfiprintf_r>:
 801098c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010990:	460d      	mov	r5, r1
 8010992:	b09d      	sub	sp, #116	; 0x74
 8010994:	4614      	mov	r4, r2
 8010996:	4698      	mov	r8, r3
 8010998:	4606      	mov	r6, r0
 801099a:	b118      	cbz	r0, 80109a4 <_vfiprintf_r+0x18>
 801099c:	6a03      	ldr	r3, [r0, #32]
 801099e:	b90b      	cbnz	r3, 80109a4 <_vfiprintf_r+0x18>
 80109a0:	f7fe fa4c 	bl	800ee3c <__sinit>
 80109a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109a6:	07d9      	lsls	r1, r3, #31
 80109a8:	d405      	bmi.n	80109b6 <_vfiprintf_r+0x2a>
 80109aa:	89ab      	ldrh	r3, [r5, #12]
 80109ac:	059a      	lsls	r2, r3, #22
 80109ae:	d402      	bmi.n	80109b6 <_vfiprintf_r+0x2a>
 80109b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109b2:	f7fe fb8f 	bl	800f0d4 <__retarget_lock_acquire_recursive>
 80109b6:	89ab      	ldrh	r3, [r5, #12]
 80109b8:	071b      	lsls	r3, r3, #28
 80109ba:	d501      	bpl.n	80109c0 <_vfiprintf_r+0x34>
 80109bc:	692b      	ldr	r3, [r5, #16]
 80109be:	b99b      	cbnz	r3, 80109e8 <_vfiprintf_r+0x5c>
 80109c0:	4629      	mov	r1, r5
 80109c2:	4630      	mov	r0, r6
 80109c4:	f000 f93a 	bl	8010c3c <__swsetup_r>
 80109c8:	b170      	cbz	r0, 80109e8 <_vfiprintf_r+0x5c>
 80109ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80109cc:	07dc      	lsls	r4, r3, #31
 80109ce:	d504      	bpl.n	80109da <_vfiprintf_r+0x4e>
 80109d0:	f04f 30ff 	mov.w	r0, #4294967295
 80109d4:	b01d      	add	sp, #116	; 0x74
 80109d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109da:	89ab      	ldrh	r3, [r5, #12]
 80109dc:	0598      	lsls	r0, r3, #22
 80109de:	d4f7      	bmi.n	80109d0 <_vfiprintf_r+0x44>
 80109e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80109e2:	f7fe fb78 	bl	800f0d6 <__retarget_lock_release_recursive>
 80109e6:	e7f3      	b.n	80109d0 <_vfiprintf_r+0x44>
 80109e8:	2300      	movs	r3, #0
 80109ea:	9309      	str	r3, [sp, #36]	; 0x24
 80109ec:	2320      	movs	r3, #32
 80109ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80109f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80109f6:	2330      	movs	r3, #48	; 0x30
 80109f8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010bac <_vfiprintf_r+0x220>
 80109fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010a00:	f04f 0901 	mov.w	r9, #1
 8010a04:	4623      	mov	r3, r4
 8010a06:	469a      	mov	sl, r3
 8010a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a0c:	b10a      	cbz	r2, 8010a12 <_vfiprintf_r+0x86>
 8010a0e:	2a25      	cmp	r2, #37	; 0x25
 8010a10:	d1f9      	bne.n	8010a06 <_vfiprintf_r+0x7a>
 8010a12:	ebba 0b04 	subs.w	fp, sl, r4
 8010a16:	d00b      	beq.n	8010a30 <_vfiprintf_r+0xa4>
 8010a18:	465b      	mov	r3, fp
 8010a1a:	4622      	mov	r2, r4
 8010a1c:	4629      	mov	r1, r5
 8010a1e:	4630      	mov	r0, r6
 8010a20:	f7ff ffa2 	bl	8010968 <__sfputs_r>
 8010a24:	3001      	adds	r0, #1
 8010a26:	f000 80a9 	beq.w	8010b7c <_vfiprintf_r+0x1f0>
 8010a2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010a2c:	445a      	add	r2, fp
 8010a2e:	9209      	str	r2, [sp, #36]	; 0x24
 8010a30:	f89a 3000 	ldrb.w	r3, [sl]
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	f000 80a1 	beq.w	8010b7c <_vfiprintf_r+0x1f0>
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8010a40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a44:	f10a 0a01 	add.w	sl, sl, #1
 8010a48:	9304      	str	r3, [sp, #16]
 8010a4a:	9307      	str	r3, [sp, #28]
 8010a4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010a50:	931a      	str	r3, [sp, #104]	; 0x68
 8010a52:	4654      	mov	r4, sl
 8010a54:	2205      	movs	r2, #5
 8010a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010a5a:	4854      	ldr	r0, [pc, #336]	; (8010bac <_vfiprintf_r+0x220>)
 8010a5c:	f7ef fbd8 	bl	8000210 <memchr>
 8010a60:	9a04      	ldr	r2, [sp, #16]
 8010a62:	b9d8      	cbnz	r0, 8010a9c <_vfiprintf_r+0x110>
 8010a64:	06d1      	lsls	r1, r2, #27
 8010a66:	bf44      	itt	mi
 8010a68:	2320      	movmi	r3, #32
 8010a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a6e:	0713      	lsls	r3, r2, #28
 8010a70:	bf44      	itt	mi
 8010a72:	232b      	movmi	r3, #43	; 0x2b
 8010a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010a78:	f89a 3000 	ldrb.w	r3, [sl]
 8010a7c:	2b2a      	cmp	r3, #42	; 0x2a
 8010a7e:	d015      	beq.n	8010aac <_vfiprintf_r+0x120>
 8010a80:	9a07      	ldr	r2, [sp, #28]
 8010a82:	4654      	mov	r4, sl
 8010a84:	2000      	movs	r0, #0
 8010a86:	f04f 0c0a 	mov.w	ip, #10
 8010a8a:	4621      	mov	r1, r4
 8010a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010a90:	3b30      	subs	r3, #48	; 0x30
 8010a92:	2b09      	cmp	r3, #9
 8010a94:	d94d      	bls.n	8010b32 <_vfiprintf_r+0x1a6>
 8010a96:	b1b0      	cbz	r0, 8010ac6 <_vfiprintf_r+0x13a>
 8010a98:	9207      	str	r2, [sp, #28]
 8010a9a:	e014      	b.n	8010ac6 <_vfiprintf_r+0x13a>
 8010a9c:	eba0 0308 	sub.w	r3, r0, r8
 8010aa0:	fa09 f303 	lsl.w	r3, r9, r3
 8010aa4:	4313      	orrs	r3, r2
 8010aa6:	9304      	str	r3, [sp, #16]
 8010aa8:	46a2      	mov	sl, r4
 8010aaa:	e7d2      	b.n	8010a52 <_vfiprintf_r+0xc6>
 8010aac:	9b03      	ldr	r3, [sp, #12]
 8010aae:	1d19      	adds	r1, r3, #4
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	9103      	str	r1, [sp, #12]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	bfbb      	ittet	lt
 8010ab8:	425b      	neglt	r3, r3
 8010aba:	f042 0202 	orrlt.w	r2, r2, #2
 8010abe:	9307      	strge	r3, [sp, #28]
 8010ac0:	9307      	strlt	r3, [sp, #28]
 8010ac2:	bfb8      	it	lt
 8010ac4:	9204      	strlt	r2, [sp, #16]
 8010ac6:	7823      	ldrb	r3, [r4, #0]
 8010ac8:	2b2e      	cmp	r3, #46	; 0x2e
 8010aca:	d10c      	bne.n	8010ae6 <_vfiprintf_r+0x15a>
 8010acc:	7863      	ldrb	r3, [r4, #1]
 8010ace:	2b2a      	cmp	r3, #42	; 0x2a
 8010ad0:	d134      	bne.n	8010b3c <_vfiprintf_r+0x1b0>
 8010ad2:	9b03      	ldr	r3, [sp, #12]
 8010ad4:	1d1a      	adds	r2, r3, #4
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	9203      	str	r2, [sp, #12]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	bfb8      	it	lt
 8010ade:	f04f 33ff 	movlt.w	r3, #4294967295
 8010ae2:	3402      	adds	r4, #2
 8010ae4:	9305      	str	r3, [sp, #20]
 8010ae6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010bbc <_vfiprintf_r+0x230>
 8010aea:	7821      	ldrb	r1, [r4, #0]
 8010aec:	2203      	movs	r2, #3
 8010aee:	4650      	mov	r0, sl
 8010af0:	f7ef fb8e 	bl	8000210 <memchr>
 8010af4:	b138      	cbz	r0, 8010b06 <_vfiprintf_r+0x17a>
 8010af6:	9b04      	ldr	r3, [sp, #16]
 8010af8:	eba0 000a 	sub.w	r0, r0, sl
 8010afc:	2240      	movs	r2, #64	; 0x40
 8010afe:	4082      	lsls	r2, r0
 8010b00:	4313      	orrs	r3, r2
 8010b02:	3401      	adds	r4, #1
 8010b04:	9304      	str	r3, [sp, #16]
 8010b06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b0a:	4829      	ldr	r0, [pc, #164]	; (8010bb0 <_vfiprintf_r+0x224>)
 8010b0c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010b10:	2206      	movs	r2, #6
 8010b12:	f7ef fb7d 	bl	8000210 <memchr>
 8010b16:	2800      	cmp	r0, #0
 8010b18:	d03f      	beq.n	8010b9a <_vfiprintf_r+0x20e>
 8010b1a:	4b26      	ldr	r3, [pc, #152]	; (8010bb4 <_vfiprintf_r+0x228>)
 8010b1c:	bb1b      	cbnz	r3, 8010b66 <_vfiprintf_r+0x1da>
 8010b1e:	9b03      	ldr	r3, [sp, #12]
 8010b20:	3307      	adds	r3, #7
 8010b22:	f023 0307 	bic.w	r3, r3, #7
 8010b26:	3308      	adds	r3, #8
 8010b28:	9303      	str	r3, [sp, #12]
 8010b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b2c:	443b      	add	r3, r7
 8010b2e:	9309      	str	r3, [sp, #36]	; 0x24
 8010b30:	e768      	b.n	8010a04 <_vfiprintf_r+0x78>
 8010b32:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b36:	460c      	mov	r4, r1
 8010b38:	2001      	movs	r0, #1
 8010b3a:	e7a6      	b.n	8010a8a <_vfiprintf_r+0xfe>
 8010b3c:	2300      	movs	r3, #0
 8010b3e:	3401      	adds	r4, #1
 8010b40:	9305      	str	r3, [sp, #20]
 8010b42:	4619      	mov	r1, r3
 8010b44:	f04f 0c0a 	mov.w	ip, #10
 8010b48:	4620      	mov	r0, r4
 8010b4a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b4e:	3a30      	subs	r2, #48	; 0x30
 8010b50:	2a09      	cmp	r2, #9
 8010b52:	d903      	bls.n	8010b5c <_vfiprintf_r+0x1d0>
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d0c6      	beq.n	8010ae6 <_vfiprintf_r+0x15a>
 8010b58:	9105      	str	r1, [sp, #20]
 8010b5a:	e7c4      	b.n	8010ae6 <_vfiprintf_r+0x15a>
 8010b5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8010b60:	4604      	mov	r4, r0
 8010b62:	2301      	movs	r3, #1
 8010b64:	e7f0      	b.n	8010b48 <_vfiprintf_r+0x1bc>
 8010b66:	ab03      	add	r3, sp, #12
 8010b68:	9300      	str	r3, [sp, #0]
 8010b6a:	462a      	mov	r2, r5
 8010b6c:	4b12      	ldr	r3, [pc, #72]	; (8010bb8 <_vfiprintf_r+0x22c>)
 8010b6e:	a904      	add	r1, sp, #16
 8010b70:	4630      	mov	r0, r6
 8010b72:	f7fd fd23 	bl	800e5bc <_printf_float>
 8010b76:	4607      	mov	r7, r0
 8010b78:	1c78      	adds	r0, r7, #1
 8010b7a:	d1d6      	bne.n	8010b2a <_vfiprintf_r+0x19e>
 8010b7c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010b7e:	07d9      	lsls	r1, r3, #31
 8010b80:	d405      	bmi.n	8010b8e <_vfiprintf_r+0x202>
 8010b82:	89ab      	ldrh	r3, [r5, #12]
 8010b84:	059a      	lsls	r2, r3, #22
 8010b86:	d402      	bmi.n	8010b8e <_vfiprintf_r+0x202>
 8010b88:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010b8a:	f7fe faa4 	bl	800f0d6 <__retarget_lock_release_recursive>
 8010b8e:	89ab      	ldrh	r3, [r5, #12]
 8010b90:	065b      	lsls	r3, r3, #25
 8010b92:	f53f af1d 	bmi.w	80109d0 <_vfiprintf_r+0x44>
 8010b96:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010b98:	e71c      	b.n	80109d4 <_vfiprintf_r+0x48>
 8010b9a:	ab03      	add	r3, sp, #12
 8010b9c:	9300      	str	r3, [sp, #0]
 8010b9e:	462a      	mov	r2, r5
 8010ba0:	4b05      	ldr	r3, [pc, #20]	; (8010bb8 <_vfiprintf_r+0x22c>)
 8010ba2:	a904      	add	r1, sp, #16
 8010ba4:	4630      	mov	r0, r6
 8010ba6:	f7fd ffad 	bl	800eb04 <_printf_i>
 8010baa:	e7e4      	b.n	8010b76 <_vfiprintf_r+0x1ea>
 8010bac:	080117c3 	.word	0x080117c3
 8010bb0:	080117cd 	.word	0x080117cd
 8010bb4:	0800e5bd 	.word	0x0800e5bd
 8010bb8:	08010969 	.word	0x08010969
 8010bbc:	080117c9 	.word	0x080117c9

08010bc0 <__swbuf_r>:
 8010bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bc2:	460e      	mov	r6, r1
 8010bc4:	4614      	mov	r4, r2
 8010bc6:	4605      	mov	r5, r0
 8010bc8:	b118      	cbz	r0, 8010bd2 <__swbuf_r+0x12>
 8010bca:	6a03      	ldr	r3, [r0, #32]
 8010bcc:	b90b      	cbnz	r3, 8010bd2 <__swbuf_r+0x12>
 8010bce:	f7fe f935 	bl	800ee3c <__sinit>
 8010bd2:	69a3      	ldr	r3, [r4, #24]
 8010bd4:	60a3      	str	r3, [r4, #8]
 8010bd6:	89a3      	ldrh	r3, [r4, #12]
 8010bd8:	071a      	lsls	r2, r3, #28
 8010bda:	d525      	bpl.n	8010c28 <__swbuf_r+0x68>
 8010bdc:	6923      	ldr	r3, [r4, #16]
 8010bde:	b31b      	cbz	r3, 8010c28 <__swbuf_r+0x68>
 8010be0:	6823      	ldr	r3, [r4, #0]
 8010be2:	6922      	ldr	r2, [r4, #16]
 8010be4:	1a98      	subs	r0, r3, r2
 8010be6:	6963      	ldr	r3, [r4, #20]
 8010be8:	b2f6      	uxtb	r6, r6
 8010bea:	4283      	cmp	r3, r0
 8010bec:	4637      	mov	r7, r6
 8010bee:	dc04      	bgt.n	8010bfa <__swbuf_r+0x3a>
 8010bf0:	4621      	mov	r1, r4
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	f7ff fdfc 	bl	80107f0 <_fflush_r>
 8010bf8:	b9e0      	cbnz	r0, 8010c34 <__swbuf_r+0x74>
 8010bfa:	68a3      	ldr	r3, [r4, #8]
 8010bfc:	3b01      	subs	r3, #1
 8010bfe:	60a3      	str	r3, [r4, #8]
 8010c00:	6823      	ldr	r3, [r4, #0]
 8010c02:	1c5a      	adds	r2, r3, #1
 8010c04:	6022      	str	r2, [r4, #0]
 8010c06:	701e      	strb	r6, [r3, #0]
 8010c08:	6962      	ldr	r2, [r4, #20]
 8010c0a:	1c43      	adds	r3, r0, #1
 8010c0c:	429a      	cmp	r2, r3
 8010c0e:	d004      	beq.n	8010c1a <__swbuf_r+0x5a>
 8010c10:	89a3      	ldrh	r3, [r4, #12]
 8010c12:	07db      	lsls	r3, r3, #31
 8010c14:	d506      	bpl.n	8010c24 <__swbuf_r+0x64>
 8010c16:	2e0a      	cmp	r6, #10
 8010c18:	d104      	bne.n	8010c24 <__swbuf_r+0x64>
 8010c1a:	4621      	mov	r1, r4
 8010c1c:	4628      	mov	r0, r5
 8010c1e:	f7ff fde7 	bl	80107f0 <_fflush_r>
 8010c22:	b938      	cbnz	r0, 8010c34 <__swbuf_r+0x74>
 8010c24:	4638      	mov	r0, r7
 8010c26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c28:	4621      	mov	r1, r4
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	f000 f806 	bl	8010c3c <__swsetup_r>
 8010c30:	2800      	cmp	r0, #0
 8010c32:	d0d5      	beq.n	8010be0 <__swbuf_r+0x20>
 8010c34:	f04f 37ff 	mov.w	r7, #4294967295
 8010c38:	e7f4      	b.n	8010c24 <__swbuf_r+0x64>
	...

08010c3c <__swsetup_r>:
 8010c3c:	b538      	push	{r3, r4, r5, lr}
 8010c3e:	4b2a      	ldr	r3, [pc, #168]	; (8010ce8 <__swsetup_r+0xac>)
 8010c40:	4605      	mov	r5, r0
 8010c42:	6818      	ldr	r0, [r3, #0]
 8010c44:	460c      	mov	r4, r1
 8010c46:	b118      	cbz	r0, 8010c50 <__swsetup_r+0x14>
 8010c48:	6a03      	ldr	r3, [r0, #32]
 8010c4a:	b90b      	cbnz	r3, 8010c50 <__swsetup_r+0x14>
 8010c4c:	f7fe f8f6 	bl	800ee3c <__sinit>
 8010c50:	89a3      	ldrh	r3, [r4, #12]
 8010c52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010c56:	0718      	lsls	r0, r3, #28
 8010c58:	d422      	bmi.n	8010ca0 <__swsetup_r+0x64>
 8010c5a:	06d9      	lsls	r1, r3, #27
 8010c5c:	d407      	bmi.n	8010c6e <__swsetup_r+0x32>
 8010c5e:	2309      	movs	r3, #9
 8010c60:	602b      	str	r3, [r5, #0]
 8010c62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010c66:	81a3      	strh	r3, [r4, #12]
 8010c68:	f04f 30ff 	mov.w	r0, #4294967295
 8010c6c:	e034      	b.n	8010cd8 <__swsetup_r+0x9c>
 8010c6e:	0758      	lsls	r0, r3, #29
 8010c70:	d512      	bpl.n	8010c98 <__swsetup_r+0x5c>
 8010c72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010c74:	b141      	cbz	r1, 8010c88 <__swsetup_r+0x4c>
 8010c76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010c7a:	4299      	cmp	r1, r3
 8010c7c:	d002      	beq.n	8010c84 <__swsetup_r+0x48>
 8010c7e:	4628      	mov	r0, r5
 8010c80:	f7ff f8b4 	bl	800fdec <_free_r>
 8010c84:	2300      	movs	r3, #0
 8010c86:	6363      	str	r3, [r4, #52]	; 0x34
 8010c88:	89a3      	ldrh	r3, [r4, #12]
 8010c8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010c8e:	81a3      	strh	r3, [r4, #12]
 8010c90:	2300      	movs	r3, #0
 8010c92:	6063      	str	r3, [r4, #4]
 8010c94:	6923      	ldr	r3, [r4, #16]
 8010c96:	6023      	str	r3, [r4, #0]
 8010c98:	89a3      	ldrh	r3, [r4, #12]
 8010c9a:	f043 0308 	orr.w	r3, r3, #8
 8010c9e:	81a3      	strh	r3, [r4, #12]
 8010ca0:	6923      	ldr	r3, [r4, #16]
 8010ca2:	b94b      	cbnz	r3, 8010cb8 <__swsetup_r+0x7c>
 8010ca4:	89a3      	ldrh	r3, [r4, #12]
 8010ca6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010caa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010cae:	d003      	beq.n	8010cb8 <__swsetup_r+0x7c>
 8010cb0:	4621      	mov	r1, r4
 8010cb2:	4628      	mov	r0, r5
 8010cb4:	f000 f884 	bl	8010dc0 <__smakebuf_r>
 8010cb8:	89a0      	ldrh	r0, [r4, #12]
 8010cba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010cbe:	f010 0301 	ands.w	r3, r0, #1
 8010cc2:	d00a      	beq.n	8010cda <__swsetup_r+0x9e>
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	60a3      	str	r3, [r4, #8]
 8010cc8:	6963      	ldr	r3, [r4, #20]
 8010cca:	425b      	negs	r3, r3
 8010ccc:	61a3      	str	r3, [r4, #24]
 8010cce:	6923      	ldr	r3, [r4, #16]
 8010cd0:	b943      	cbnz	r3, 8010ce4 <__swsetup_r+0xa8>
 8010cd2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010cd6:	d1c4      	bne.n	8010c62 <__swsetup_r+0x26>
 8010cd8:	bd38      	pop	{r3, r4, r5, pc}
 8010cda:	0781      	lsls	r1, r0, #30
 8010cdc:	bf58      	it	pl
 8010cde:	6963      	ldrpl	r3, [r4, #20]
 8010ce0:	60a3      	str	r3, [r4, #8]
 8010ce2:	e7f4      	b.n	8010cce <__swsetup_r+0x92>
 8010ce4:	2000      	movs	r0, #0
 8010ce6:	e7f7      	b.n	8010cd8 <__swsetup_r+0x9c>
 8010ce8:	2000006c 	.word	0x2000006c

08010cec <_raise_r>:
 8010cec:	291f      	cmp	r1, #31
 8010cee:	b538      	push	{r3, r4, r5, lr}
 8010cf0:	4604      	mov	r4, r0
 8010cf2:	460d      	mov	r5, r1
 8010cf4:	d904      	bls.n	8010d00 <_raise_r+0x14>
 8010cf6:	2316      	movs	r3, #22
 8010cf8:	6003      	str	r3, [r0, #0]
 8010cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8010cfe:	bd38      	pop	{r3, r4, r5, pc}
 8010d00:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8010d02:	b112      	cbz	r2, 8010d0a <_raise_r+0x1e>
 8010d04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d08:	b94b      	cbnz	r3, 8010d1e <_raise_r+0x32>
 8010d0a:	4620      	mov	r0, r4
 8010d0c:	f000 f830 	bl	8010d70 <_getpid_r>
 8010d10:	462a      	mov	r2, r5
 8010d12:	4601      	mov	r1, r0
 8010d14:	4620      	mov	r0, r4
 8010d16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d1a:	f000 b817 	b.w	8010d4c <_kill_r>
 8010d1e:	2b01      	cmp	r3, #1
 8010d20:	d00a      	beq.n	8010d38 <_raise_r+0x4c>
 8010d22:	1c59      	adds	r1, r3, #1
 8010d24:	d103      	bne.n	8010d2e <_raise_r+0x42>
 8010d26:	2316      	movs	r3, #22
 8010d28:	6003      	str	r3, [r0, #0]
 8010d2a:	2001      	movs	r0, #1
 8010d2c:	e7e7      	b.n	8010cfe <_raise_r+0x12>
 8010d2e:	2400      	movs	r4, #0
 8010d30:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010d34:	4628      	mov	r0, r5
 8010d36:	4798      	blx	r3
 8010d38:	2000      	movs	r0, #0
 8010d3a:	e7e0      	b.n	8010cfe <_raise_r+0x12>

08010d3c <raise>:
 8010d3c:	4b02      	ldr	r3, [pc, #8]	; (8010d48 <raise+0xc>)
 8010d3e:	4601      	mov	r1, r0
 8010d40:	6818      	ldr	r0, [r3, #0]
 8010d42:	f7ff bfd3 	b.w	8010cec <_raise_r>
 8010d46:	bf00      	nop
 8010d48:	2000006c 	.word	0x2000006c

08010d4c <_kill_r>:
 8010d4c:	b538      	push	{r3, r4, r5, lr}
 8010d4e:	4d07      	ldr	r5, [pc, #28]	; (8010d6c <_kill_r+0x20>)
 8010d50:	2300      	movs	r3, #0
 8010d52:	4604      	mov	r4, r0
 8010d54:	4608      	mov	r0, r1
 8010d56:	4611      	mov	r1, r2
 8010d58:	602b      	str	r3, [r5, #0]
 8010d5a:	f7f3 ff8b 	bl	8004c74 <_kill>
 8010d5e:	1c43      	adds	r3, r0, #1
 8010d60:	d102      	bne.n	8010d68 <_kill_r+0x1c>
 8010d62:	682b      	ldr	r3, [r5, #0]
 8010d64:	b103      	cbz	r3, 8010d68 <_kill_r+0x1c>
 8010d66:	6023      	str	r3, [r4, #0]
 8010d68:	bd38      	pop	{r3, r4, r5, pc}
 8010d6a:	bf00      	nop
 8010d6c:	20005340 	.word	0x20005340

08010d70 <_getpid_r>:
 8010d70:	f7f3 bf78 	b.w	8004c64 <_getpid>

08010d74 <__swhatbuf_r>:
 8010d74:	b570      	push	{r4, r5, r6, lr}
 8010d76:	460c      	mov	r4, r1
 8010d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d7c:	2900      	cmp	r1, #0
 8010d7e:	b096      	sub	sp, #88	; 0x58
 8010d80:	4615      	mov	r5, r2
 8010d82:	461e      	mov	r6, r3
 8010d84:	da0d      	bge.n	8010da2 <__swhatbuf_r+0x2e>
 8010d86:	89a3      	ldrh	r3, [r4, #12]
 8010d88:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010d8c:	f04f 0100 	mov.w	r1, #0
 8010d90:	bf0c      	ite	eq
 8010d92:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010d96:	2340      	movne	r3, #64	; 0x40
 8010d98:	2000      	movs	r0, #0
 8010d9a:	6031      	str	r1, [r6, #0]
 8010d9c:	602b      	str	r3, [r5, #0]
 8010d9e:	b016      	add	sp, #88	; 0x58
 8010da0:	bd70      	pop	{r4, r5, r6, pc}
 8010da2:	466a      	mov	r2, sp
 8010da4:	f000 f848 	bl	8010e38 <_fstat_r>
 8010da8:	2800      	cmp	r0, #0
 8010daa:	dbec      	blt.n	8010d86 <__swhatbuf_r+0x12>
 8010dac:	9901      	ldr	r1, [sp, #4]
 8010dae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010db2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010db6:	4259      	negs	r1, r3
 8010db8:	4159      	adcs	r1, r3
 8010dba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010dbe:	e7eb      	b.n	8010d98 <__swhatbuf_r+0x24>

08010dc0 <__smakebuf_r>:
 8010dc0:	898b      	ldrh	r3, [r1, #12]
 8010dc2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010dc4:	079d      	lsls	r5, r3, #30
 8010dc6:	4606      	mov	r6, r0
 8010dc8:	460c      	mov	r4, r1
 8010dca:	d507      	bpl.n	8010ddc <__smakebuf_r+0x1c>
 8010dcc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010dd0:	6023      	str	r3, [r4, #0]
 8010dd2:	6123      	str	r3, [r4, #16]
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	6163      	str	r3, [r4, #20]
 8010dd8:	b002      	add	sp, #8
 8010dda:	bd70      	pop	{r4, r5, r6, pc}
 8010ddc:	ab01      	add	r3, sp, #4
 8010dde:	466a      	mov	r2, sp
 8010de0:	f7ff ffc8 	bl	8010d74 <__swhatbuf_r>
 8010de4:	9900      	ldr	r1, [sp, #0]
 8010de6:	4605      	mov	r5, r0
 8010de8:	4630      	mov	r0, r6
 8010dea:	f7ff f873 	bl	800fed4 <_malloc_r>
 8010dee:	b948      	cbnz	r0, 8010e04 <__smakebuf_r+0x44>
 8010df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010df4:	059a      	lsls	r2, r3, #22
 8010df6:	d4ef      	bmi.n	8010dd8 <__smakebuf_r+0x18>
 8010df8:	f023 0303 	bic.w	r3, r3, #3
 8010dfc:	f043 0302 	orr.w	r3, r3, #2
 8010e00:	81a3      	strh	r3, [r4, #12]
 8010e02:	e7e3      	b.n	8010dcc <__smakebuf_r+0xc>
 8010e04:	89a3      	ldrh	r3, [r4, #12]
 8010e06:	6020      	str	r0, [r4, #0]
 8010e08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010e0c:	81a3      	strh	r3, [r4, #12]
 8010e0e:	9b00      	ldr	r3, [sp, #0]
 8010e10:	6163      	str	r3, [r4, #20]
 8010e12:	9b01      	ldr	r3, [sp, #4]
 8010e14:	6120      	str	r0, [r4, #16]
 8010e16:	b15b      	cbz	r3, 8010e30 <__smakebuf_r+0x70>
 8010e18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e1c:	4630      	mov	r0, r6
 8010e1e:	f000 f81d 	bl	8010e5c <_isatty_r>
 8010e22:	b128      	cbz	r0, 8010e30 <__smakebuf_r+0x70>
 8010e24:	89a3      	ldrh	r3, [r4, #12]
 8010e26:	f023 0303 	bic.w	r3, r3, #3
 8010e2a:	f043 0301 	orr.w	r3, r3, #1
 8010e2e:	81a3      	strh	r3, [r4, #12]
 8010e30:	89a3      	ldrh	r3, [r4, #12]
 8010e32:	431d      	orrs	r5, r3
 8010e34:	81a5      	strh	r5, [r4, #12]
 8010e36:	e7cf      	b.n	8010dd8 <__smakebuf_r+0x18>

08010e38 <_fstat_r>:
 8010e38:	b538      	push	{r3, r4, r5, lr}
 8010e3a:	4d07      	ldr	r5, [pc, #28]	; (8010e58 <_fstat_r+0x20>)
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	4604      	mov	r4, r0
 8010e40:	4608      	mov	r0, r1
 8010e42:	4611      	mov	r1, r2
 8010e44:	602b      	str	r3, [r5, #0]
 8010e46:	f7f3 ff74 	bl	8004d32 <_fstat>
 8010e4a:	1c43      	adds	r3, r0, #1
 8010e4c:	d102      	bne.n	8010e54 <_fstat_r+0x1c>
 8010e4e:	682b      	ldr	r3, [r5, #0]
 8010e50:	b103      	cbz	r3, 8010e54 <_fstat_r+0x1c>
 8010e52:	6023      	str	r3, [r4, #0]
 8010e54:	bd38      	pop	{r3, r4, r5, pc}
 8010e56:	bf00      	nop
 8010e58:	20005340 	.word	0x20005340

08010e5c <_isatty_r>:
 8010e5c:	b538      	push	{r3, r4, r5, lr}
 8010e5e:	4d06      	ldr	r5, [pc, #24]	; (8010e78 <_isatty_r+0x1c>)
 8010e60:	2300      	movs	r3, #0
 8010e62:	4604      	mov	r4, r0
 8010e64:	4608      	mov	r0, r1
 8010e66:	602b      	str	r3, [r5, #0]
 8010e68:	f7f3 ff73 	bl	8004d52 <_isatty>
 8010e6c:	1c43      	adds	r3, r0, #1
 8010e6e:	d102      	bne.n	8010e76 <_isatty_r+0x1a>
 8010e70:	682b      	ldr	r3, [r5, #0]
 8010e72:	b103      	cbz	r3, 8010e76 <_isatty_r+0x1a>
 8010e74:	6023      	str	r3, [r4, #0]
 8010e76:	bd38      	pop	{r3, r4, r5, pc}
 8010e78:	20005340 	.word	0x20005340

08010e7c <_init>:
 8010e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e7e:	bf00      	nop
 8010e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e82:	bc08      	pop	{r3}
 8010e84:	469e      	mov	lr, r3
 8010e86:	4770      	bx	lr

08010e88 <_fini>:
 8010e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e8a:	bf00      	nop
 8010e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e8e:	bc08      	pop	{r3}
 8010e90:	469e      	mov	lr, r3
 8010e92:	4770      	bx	lr
