INTSTYLE=ise
INFILE=/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_master_fifo.ncd
OUTFILE=/home/xilinx/git/FPGA_NIGHT/uart_comms/serial_master_fifo.bit
FAMILY=Spartan6
PART=xc6slx16-3csg324
WORKINGDIR=/home/xilinx/git/FPGA_NIGHT/uart_comms
LICENSE=WebPack
USER_INFO=210962697_0_0_438
