verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/spimaster.v"
verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/spiinterface.v"
verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/slaveselect.v"
verilog work "VGA_SignalGen.v"
verilog work "VGA_Dispatch.v"
verilog work "ipcore_dir/ram.v"
verilog work "Encoder.v"
verilog work "Debouncer.v"
verilog work "ACL_Controller.v"
verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/spicomponent.v"
verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/sel_data.v"
verilog work "../../../Desktop/pmodacl_demo_verilog/PmodACL_Demo/clkdiv_5hz.v"
verilog work "VGA_Controller.v"
verilog work "Pmod.v"
verilog work "DispatchAndRam.v"
verilog work "CoreI.v"
verilog work "ACL.v"
verilog work "Top.v"
