import chisel3._
import chisel3.util._
import Constant._
import utils._

class DataMem extends Module {//BlackBox with HasBlackBoxInline {
  val io = IO(new Bundle {
    val Addr    = Input(UInt(64.W))
    val DataIn  = Input(UInt(64.W))
    
    val MemOP   = Input(UInt(3.W))
    val MemWr   = Input(UInt(1.W))
    val MemtoReg= Input(UInt(2.W))
  
//    val memCtr = Flipped(new MemCtr)
    val dmem = new RamIO
//    val rdData = Output(UInt(64.W))
  })
//  val memWr = io.MemWr
  io.dmem.en := !(io.Addr < "h8000_0000".U || io.Addr > "h8800_0000".U) && (io.MemtoReg === "b01".U)
  io.dmem.addr := io.Addr
  io.dmem.wen := !(io.Addr < "h8000_0000".U || io.Addr > "h8800_0000".U) && (io.MemWr === 1.U)
  io.dmem.wdata := io.DataIn
  io.dmem.wmask := LookupTreeDefault(io.MemOP, 0.U, List(
    "b000".U -> "h0000_000f".U,
    "b001".U -> "h0000_00ff".U,
    "b010".U -> "h0000_ffff".U,
    "b011".U -> "hffff_ffff".U
  ))
/*
  val rdata = io.dmem.rdata
  val rData = LookupTreeDefault(io.MemOP, 0.U, List(
    "b000".U -> SignExt(rdata(7 , 0), XLEN),
    "b001".U -> SignExt(rdata(15, 0), XLEN),
    "b010".U -> SignExt(rdata(31, 0), XLEN),
    "b011".U -> rdata,                        //SignExt(rdata(63, 0), XLEN),
    "b100".U -> ZeroExt(rdata(15, 0), XLEN),
    "b101".U -> ZeroExt(rdata(31, 0), XLEN)
  ))
  io.rdData := Mux(io.MemWr === 1.U, 0.U, rData)
*/
}