{"vcs1":{"timestamp_begin":1684266081.154771318, "rt":1.30, "ut":0.36, "st":0.20}}
{"vcselab":{"timestamp_begin":1684266082.542642195, "rt":1.20, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684266083.807234364, "rt":0.46, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266080.536423196}
{"VCS_COMP_START_TIME": 1684266080.536423196}
{"VCS_COMP_END_TIME": 1684266085.777602251}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330324}}
{"stitch_vcselab": {"peak_mem": 211884}}
