// -------------------------------------------------------------
// 
// File Name: D:\FPGA_MZ\Abs_b12_V3\Abs_b12_V3.v
// Created: 2024-09-09 15:16:36
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1.95313e-06
// Target subsystem base rate: 1.95313e-06
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Abs_b12_V3
// Source Path: Abs_b12_V3/Abs_b12_V3
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Abs_b12_V3
          (
           in1_b12,
           in2_b12,
           Out1Abs_b12,
           Out2Abs_b12
          );



  input   signed [11:0] in1_b12;  // sfix12
  input   signed [11:0] in2_b12;  // sfix12
  output  signed [11:0] Out1Abs_b12;  // sfix12
  output  signed [11:0] Out2Abs_b12;  // sfix12

  wire signed [12:0] Abs_y;  // sfix13
  wire signed [11:0] Abs_out1;  // sfix12
  wire signed [12:0] Abs1_y;  // sfix13
  wire signed [11:0] Abs1_out1;  // sfix12


  // <S1>/Abs
  assign Abs_y = (in1_b12 < 12'sb000000000000 ?  - ({in1_b12[11], in1_b12}) :
              {in1_b12[11], in1_b12});
  assign Abs_out1 = Abs_y[11:0];



  assign Out1Abs_b12 = Abs_out1;

  // <S1>/Abs1
  assign Abs1_y = (in2_b12 < 12'sb000000000000 ?  - ({in2_b12[11], in2_b12}) :
              {in2_b12[11], in2_b12});
  assign Abs1_out1 = Abs1_y[11:0];



  assign Out2Abs_b12 = Abs1_out1;

endmodule  // Abs_b12_V3

