.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000001100000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000010
000100000000000000
000000111000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000100000000000000
000001110000000000
100000001000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001000101000000010000100
000000000000000000000000000000010000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000001000000000000101011000101000000000000000
000000000000001111000000000000110000101000000000000000
011010000000001001100111000101101101000011100000000000
000001001100000001000100000101001110000011110000000000
010000000000001000000111110001100001001001000000000000
110000000000000111000110000000001000001001000000000000
000000100000011111000000001000011100101000000010000001
000000000000101111000000001111000000010100000000000100
000000000000001000000000000001111110001100110111000010
000000000000000001000000000000000000110011000100000111
000010100000011000000000001000000000010110100110000110
000001001100100101000000000001000000101001010110000011
000000000000000000000000000101011010101000000000000100
000000000000000000000000000000100000101000000000000000
110000001010001000000000010001000000101001010000000100
100000000000000001000010101101000000000000000010000010

.logic_tile 3 1
000000000000001101100110110011011001000100000000000000
000000000000001111000011111111111111000000000000000000
000000000000001000000110000111111000000000000000000000
000000000000000101000010110111011000010000000000000100
000001000000000000000110010111111011000001000000000000
000010100000000000000010000011001010000000000000000100
000000000000001101100110100000011010110000000000000000
000000000000000101000000000000011111110000000000000000
000000000000001000000110100000000000010000100000000001
000000000000000101000010111001001000100000010000000111
000000000000001000000000001101111001100000000000000100
000000000010000101000000001111001110000000000000000001
000000000000001000000010111101100001100000010000000010
000000000000000001000011100101001100000000000010000111
000010000000011001100110110011001010000000000000000000
000000000000000001000010101001111011000001000000000000

.logic_tile 4 1
000000000000000000000110000111001100000001010000000000
000000000000000000000000000000110000000001010001100001
000000000000000000000000011001101110000111000000000000
000000000000000000000011101111111001001111000000000000
000000000000000000000000000101111110000000000000000000
000000000000000000000000001111110000010100000000100000
000000000001001000000000011111101101000000000000000000
000000000000000001000011101101111010000000010000000000
000000100000000000000110110011001110000010100010000110
000001000000000000000011100000110000000010100001000000
000000000000000000000000000000000000010000100010000000
000000000010000000000000001111001101100000010000000000
000000000000000000000010110111001100101000000000000100
000000000000000000000010100000110000101000000001100101
000010000000000000000111111000001111100000000000000000
000000000000000000000110000101011011010000000000000001

.logic_tile 5 1
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
011000000000001001100110100000000001000000001000000000
000000000000000001000111100000001001000000000000000000
010100000000000000000111000111001000001100111100000000
110000000000000000000100000000100000110011000100000000
000000000000000000010000000000001000001100111100000000
000000000010000000000000000000001001110011000100000000
000000000000000000000011000000001001001100111100100101
000000000000000000000100000000001000110011000101000100
000000000001000000000111100000001001001100110100100000
000000100000000000000100000000001000110011000101000100
000000000001000000000000011001001100101000000000000000
000000000000000000000010001111110000111101010010000000
110000000000000000000010000001111110101000110010000000
100000001000000000000100000000111111101000110000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000111100000000000000000000000
000000010000000000100011100011000000000000
011000000000001001000000011000000000000000
000000000000000111100011100101000000000000
010000000000001000000011101001100000000000
010010000000000111000100001011000000010000
000000000000001000000111101000000000000000
000000000000001011000011110111000000000000
000000000000100000000111000000000000000000
000010001110000111000000001101000000000000
000000000000000000000000000000000000000000
000000000000000000000011100101000000000000
000000000100000000000000001001000001001000
000000000000000000000000001001001011000000
010000000000000000000000000000000001000000
010000000000000111000000001011001011000000

.logic_tile 9 1
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101111110000100000100000000
000000100000000000000000000000111001000100000100000000
000000000000000101100000000000001001000001000100000000
000000000000000000000000000111011011000010000110000000
110000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101100000000000001101001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000001000000110100111101000001100111000000000
000000000110000101000000000000000000110011000000000000
000000000000000000000110110111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000101000000000000011101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001000110011000000000000

.logic_tile 11 1
000010100000001000000000010111011010000010100100000000
000001000000000001000010100001010000000000000100000000
011000001000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000101000000110101101001101000010000000000000
000000000000010001000000001011011100000000000000100000
000001000000000101100000010001000001000000000100000000
000000100000000000000011110111101011001001000100000000
000000000000000000000110000101101111000000100100000000
000000000000010000000000000000101000000000100100000000
000000000000001000000000011101100000000000000100000000
000000000000000111000010001101001110001001000100000000
000000000000000000000000000111011010000000000100000000
000000000000000001000000001101010000000010100100000000
110000000000000000000000000001100001000000000100000000
100000000000000000000000000111101011001001000100000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000000000000
000000000000000000000000000000010000000000000001000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000111100111101000000000000000
000000010000000000100100001011000000000000
011000000000001001000000000000000000000000
000000000000001111100000001111000000000000
110000000000000000000000001111100000000100
110000000000000000000000000111100000000000
000000000000000000000000001000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000001111000000000001000000000000
000000000000000000000010000000000000000000
000000000000000001000110010001000000000000
000000000000000000000010000011100001001000
000000000000000000000010010011101111000000
110000000000000001000011111000000000000000
010000000000001001100111000001001001000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000001100000100000010000000000
000000000000000000000011100011001011000000000000000000
000000000000001001100110001101100001100000010000000001
000000000000000001100111000001101010000000000011000000
000000000000001000000111110101111000000001010000000000
000000000000000001000110000000000000000001010010100000
000000000000001101000111110000011010110000000000000001
000000000000001001000110000000011011110000000010000000
000000000000000000000000001000011110010111100000000001
000000000000000001000000000101011110101011010000000000
000000000001010000000000001111111000000000000010000000
000000000000100000000000001101101010000100000000000000
000000000000000001100000001111011000100111110000000000
000000000000001001000010011001011001100111010000000000
000000000000000000000110010000001010001000000000000000
000000000000000000000010101101011111000100000000000000

.logic_tile 2 2
000000000001000000000110110101111001000000000000000000
000000000000000000000010101111001000000000100000000000
000000000000001101000000010011111001000000000000000000
000000000000001001000010000101011100001001010000000000
000000000000000111000000001000001001000111000000000100
000000000000000101100010100001011111001011000000000001
000000000000000000000000000001111100101000000000000100
000000000000000101000010101101010000000000000000000001
000000000001000000000000010111001110011111110000000000
000000000000000000000011101001101111101111010000000000
000000000000001001100000010011101010100000000000000000
000000001110000001100011010000101011100000000000000001
000000000000000000000011100000001010101000000000000001
000000000000000111000011101011010000010100000010000000
000000000000000000000110100000011001110000000000000100
000000000000000000000000000000001011110000000000000010

.logic_tile 3 2
000000000000100111000000010011101011000001000000000000
000000000001000000000010000000001111000001000000000000
000000000000000001100000001111100001100000010000000000
000000000000000101100000000001001110000000000000000000
000000000000001000000110101101100000100000010000000000
000000000000000101000010100011001101000000000000000001
000000100000001101100110000101100000010110100000000000
000000000000001001000011111101000000000000000000100000
000000000000000001000000001011101100000000000000000000
000000000000000000000011101101001011000001000000000000
000000000000010001100000000011001000000011100000000000
000000000010101111000011110000111000000011100000000000
000000001100000000000000001101101110001111100000000000
000000000000000000000011111011111101001111000000000000
000000000000011001100011101011111000101000000000000000
000000000000101001100000000001000000000000000000100000

.logic_tile 4 2
000000000000000001100110101000011000000001000000000000
000000000000000000000010100001011100000010000000000000
000000000000001101000010100000011010000000110000000000
000000000000000001000011110000011001000000110000000000
000000000000001101000110001101101111100000000000000000
000000000000000101000000001001001110000000000000000001
000000100000011000000111101111001100101000000010000000
000001000000000101000100000001010000000000000000000001
000001000000001101100111111011101111000111110000000000
000000000000000101000110100011111111000011110000000100
000000000000001000000111100000001110001001010000000000
000010000000000111000000000001011101000110100000000000
000000000000001111100110110111001010001000000000000000
000000000000000001100010100101001011000000000000000000
000000000010000001100110100101001000000000000000000001
000000000000000000000000000011010000000001010000000000

.logic_tile 5 2
000000000000000000000000000000001100101000000000000001
000000000000000000000000001011010000010100000001000000
000000000000000000000000001000011101110000010000000001
000000001000000000000000000011011111110000100000000000
000000000000000000000000001000011010000010100000000001
000000000000000000000000000101000000000001010001000001
000000000000000101000000001000011010010100000000000000
000000000000000101000000000101000000101000000001100100
000001000000000000000110001000000000000000000000000000
000000100000000000000011110101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000010000000000010010000000000000000000000000000
000100000001000000000000001011000000101001010000000001
000000000000100000000000000111100000000000000001100000
000000000001000001100000010111111101000001000010100100
000000000000000000100010000000011100000001000000100000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110110100010000000000
000000000000000000000000001111001100111000100000100000
000010000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000010000000000000011100000000000000000
000000000110000000000000000111000000000000
011000010000000000000000010000000000000000
000000000000000000000010111111000000000000
110000000000000101100000001101000000000000
010000000000000000100010011001100000010000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000111100111110000000000000000
000000000110000000000111010101000000000000
000000000000000001000000000000000000000000
000000000000000000000000000011000000000000
000100000000000001000010000001000001000000
000000000000000000100010001111101111010000
110000000000000111000010000000000001000000
110000000000000000100010001011001100000000

.logic_tile 9 2
000000000000001000000000001101101011100000000000000000
000000000000000111000000001001011000000000000010000000
011000000000000101000010110111101111000000100100000000
000000000000001101100110000000111111000000100100000000
000000000000000000000000001101111001000000000000000000
000000000000000000000010110101111011000010000000000000
000000000000001101000110001001000000100000010010000001
000000000000000001000010110001001111000000000000000100
000000000000000000000110100000011101000100000100000000
000000000000000000000000001111011111001000000100000000
000000000000000101110110101111011110000000000100000000
000000000000000000000000000011110000000010100100000000
000000000000001000000110010000001111000100000100000000
000000000000000101000010001111001111001000000100000000
110000000000000000000011110111011110000000000100000000
100000000000000000000010101011110000000010100100000000

.logic_tile 10 2
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000101100110100111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000101000000000010000001001001100111000000000
000000000000010101000010100000001001110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000100000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000

.logic_tile 11 2
000000000000000101100000010111001111100000000000000000
000000000000000000000010100101101100000000000001000000
011000000000000101000010101000011110000000100100000000
000000000000000101000000001111011000000000010100000000
000000000000000011100110000101011001000100000000000000
000000000000000000100010111101111010000000000000000000
000000000000001101000000001111100001000000000100000000
000000000000000101100000000101101111000110000100000000
000000000000000001100000001001101101000010000000000000
000000000000000000000000000001001101000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000011111100000010000100100000000
000000100000001111000010001111101001000000000100000000
110000000000000000000111010000000000000000000000000000
100000000000000000000111110000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000010000000000000000001000000000000000
000000000000000000000011010111000000000000
011000010001011001100000001000000000000000
000000000000101011100000001111000000000000
110000000000000011000000000111100000000000
110000000000000000100011100101000000000000
000000000000000111000000000000000000000000
000000000000001011000000000111000000000000
000000000000000000000010000000000000000000
000000000000000000000100001001000000000000
000000000000001000000000000000000000000000
000000000000001111000000001011000000000000
000000000000001000000111001101000001000000
000000000000001011000100000001101010000000
110000100000000001100000001000000001000000
010000000000000011100010000101001000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001000000010101101011110010110100000000000
000000000000000001000011100001010000101011110000000000
000000000000000000000110001001001110000000000000000001
000000000000001111000010111101011110000001000000000000
000001000000001101000110101001101100000000000000000000
000010100000000111000100001001111011000000100000000000
000000000000001000000000010101001100101000000000000000
000000000000001111000010000000000000101000000000000000
000000000000000101100110000001001101010000000000000000
000000001000001111000000001001101100110000000000000001
000000000000000000000000001111011110110111100000000000
000000000000000001000000000101001111111111110000000000
000000000000001111100110000000001010110000000000000000
000000000000000111100010000000001110110000000000000000
000000000000000111100000000011000000100000010000000000
000000000000000000000010000000001010100000010000000000

.logic_tile 2 3
000001000000001101000111110000001011000011100000000000
000000100000001111000111110101001000000011010000100000
011001000000000111100110101001101001010111110000000000
000000000000000111000000000101011000100111110000000000
000000000000000111000011100011111000101000000000000000
000000000000000101100000000000100000101000000010000100
000000100110000101100111001011001111001000000000000000
000001000000000001000100000011101001000000000000000000
000001000000000000000000001101000001000000000010000000
000000100000000000000010000101001100000110000000000000
000000000000001101100110001001000000001111000000000010
000000000000000101000100001011001010001001000000000000
000000001100000001100000010001001110101000000000000000
000000000000000000000010010000110000101000000000000000
110000000000001000000000000101011011111111100100000000
100000000000000001000000000001111110111111110100000001

.logic_tile 3 3
000000000000001101000011101101101111000000000000000000
000000000000000011000000001001111010000000100000000000
000001000000001111100000001001101100010100000000000000
000000000000001111100010100101000000000000000000000000
000000000000001111000011100111101000000000000000000000
000000000000000011000011100101011000000000010000000000
000000000000001101100010110000000000100000010000000000
000000000000001011000011110101001000010000100000000001
000000000000001000000110000111111000100000000000000100
000000000000000101000100001101001010000000000000000000
000000000000000000000000001101001010111111100000000000
000000000000010000000000000001101110101111010000000000
000000000000100000000110011111001010000010000000000100
000000000001000001000010001111111111000000000000000000
000000000000000000000110000101100000000110000000000000
000000000110000001000100001011101111000000000000000001

.logic_tile 4 3
000000000010000101000010100000001000000011000001000001
000000000000000000000000000000011011000011000000000001
011000000000001101000010100101101111100000000000000000
000001000000001001100010100001011001000000000000000000
000100000000000011100110011101111111001000000000000000
000000000000000111000010011101101100000000000000000000
000000000001000101100110010111000000101001010000000000
000000000000000000000010101101000000000000000000000000
000000000000000000000000010101000000101001010000000000
000000000000000000000011101011100000000000000000000000
000000000000000000000000010001100001110110110100000000
000000000000001111000011101111101000111111110100000001
000100000100000001100110111101000000100000010000000000
000000000000000001100010001011001010000000000000000000
110000000000001000000000000111011001101111100000000000
100010000000000011000011110111001111010111010000000000

.logic_tile 5 3
000000000010000011100110100011100000101111010100000000
000000000000000101100010110000001101101111010100000000
011001000000000000000011110101100001001111000000000000
000000000000001101000010101101101010000110000000000000
000100000000000101000010111111101100000000000000000000
000000000000000111000011001001011010001000000000000000
000000000010001000000010101001000001010000100000000000
000000000000010101000000001001001111000000000000000000
000001000000000000000110011101001011010111010000000000
000000000000000000000010001101101100111111010000000000
000000000010001101000110001111011001100000000000000000
000010000000011011100000001011101111000000000000000000
000100000000100001100111100001000001010110100000000000
000000000000000000000000001101001011101111010000000000
110000000000001000000000010001001110000100000000000000
100000000000000001000010000000101001000100000000000000

.logic_tile 6 3
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000101000000000011101011101100010000000000
000000000000000000100000000000001000101100010000000010
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000011000000100000100000011
000000000000000000000000000000010000000000000101000001
011000000000000000000010100000001110000011110110000010
000000000000000000000110110000000000000011110100000110
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000100
000000000000000000000000000000100000000001000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000001000000111000000010000000000000000
000000010000000000100011101001000000000000
011000000000001000000000000000000000000000
000000000000000111000000000001000000000000
010001001100000011000011101101100000001000
110000000000000011000100001011100000000000
000000000000000000000000010000000000000000
000000000000000000000011101111000000000000
000010100000001000000000000000000000000000
000000000000000011000000000011000000000000
000000000000000001000111010000000000000000
000000000000000000000011000101000000000000
000000001000000000000111010011100000001000
000000000000000000000111001111001010000000
010010000000010000000000011000000001000000
010001000000100000000011011011001111000000

.logic_tile 9 3
000010100000000101000011100111000000000000000100000000
000001000000000000000000001011101011001001000100000000
011000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000001101000000100100000000
000000000000000000000000001101011110000000010100000000
000000000000000000000000000000000000000000000110000010
000000000000000000000000001001000000000010000100100100
000010100000001101100010010000011110000100000100000000
000001001110000001000111011101011101001000000100000000
000000000000000000000000001111101100100000000000000000
000000000000100000000000000001101000000000000000000000
000000000000010000000110110000001100000000100100000000
000000000000100000000010101101011111000000010100000000
110000000000000101100110110011001010000000100100000000
100000000000000000000010100000111100000000100100000000

.logic_tile 10 3
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000000000110011000000010000
011000100000000000000110000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001110000000000000010000001000001100111000000000
000010100000000000000010100000001000110011000000000000
000000000000001000000110110000001001001100111000000000
000000000000000101000010100000001011110011000000000000
000000000100000000000110010000001000001100111000000000
000000000000000000000110100000001101110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000111000101101000001100111000000000
000000000001000000000100000000000000110011000000000000
110000000000000000000000000111001001000100100100000000
100000001100000000000000001011101001000000000100000000

.logic_tile 11 3
000000000000001111100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
011000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000001011010000100000100000000
000000000000000000000000000000001101000100000100000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001001100000001000100000000
000000000000000000000000000000011000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000010000000
000000100000000000000000000000010000000000000001000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000001111111010111100000000000
000000000000000000000000000101011001001011100001000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111100000010001111011010111100000000000
000000000000000000100010010101001101000111010000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011101001100010111100010000000
000000000000000000000010100001011011000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000

.ramb_tile 25 3
000000000000000000000010001000000000000000
000000010010000000000000000111000000000000
011000000000000000000000000000000000000000
000100000000100000000000000111000000000000
110000000000000001000000001111000000100000
110000000001000000100000000011100000000000
000000000000000111000000000000000000000000
000000000000000000100000000011000000000000
000010100001010101000000000000000000000000
000000000100101001000000000111000000000000
000000000000010001000010001000000000000000
000000000000100001000000000011000000000000
000000000000000001000011110011100000000000
000000100000000101000111110101101100000000
010000000000000101000000011000000000000000
110000000000000000000011111111001001000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011000000000000000000100000000000
000000000000100000000100000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000001
010000000000000000
001000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000001000000000000000000001001001000000000000
000000000000001001000010100101001100000110000000000001
011000000000000101000011100000000000000000000100000000
000000000000000101000110101101000000000010000100000000
000000000000000001100110011101101101000001000010000000
000000000000000101000110100101001011000000000000000000
000000000000000111000010000001011111110111110110000000
000000000000000111000010110101011001111111110100000000
000000000000000111100000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
000000000000001101100000011011101011111111110100000001
000000000000000001000010101001111111011111111100000000
000000000000000000000000001101111000010100000000000000
000000000000000000000000001001100000000000000000000000
110000000000000000000110111001011001111111110100000000
100000000000000000000010001001101100011111110100000010

.logic_tile 2 4
000000000000001111100111011001001110000000000000000000
000000000000100001100011101011011111000001000000000000
000000000000001011100111001101100000000000000000000000
000000000000001001000010101111100000101001010000000000
000000000000000000000110010001111010000010000010000000
000000000000001101000110101001111111000011000000000000
000000000000001011100110000001111110000100000000000000
000000000000001111100111101101001001000000000000000000
000000000000001000000110110011111000001000000000000000
000000000000001101000110110001001011000000000000000000
000000000001010001000111010011001100000001000000000000
000000000000100000000010010111011001000000000000000000
000000000000000001100010001011011101000110100000000000
000000000000000101000010101001111010101001010000000000
000000000000000001100110000111101111000000000000000000
000000000000000000100110110101101010010000000000000000

.logic_tile 3 4
000001000000000101100000001001111011000010000000000000
000010100000000101000000000011001101000000000000000000
011000000000000101000111010111001110000000010000000000
000000000000000000100110000111011000000000000000000000
000000001100000101000000000101101110000010100000000000
000000000000000001000010110000110000000010100000000000
000000000000001000000000000001011111111111100100000000
000000000000001001000010000101001101111111110100000000
000000000000000001100000011011111000000000000000000000
000000000000001101000010001001001101000000100010000000
000000000000001001000110011111111110111111100100000100
000000000000001111000010011111101100111111110100000000
000000000000101101100111010101101010000010100000000000
000000000001010001000110010000010000000010100000000100
110000000000000101100111011101001101001000000000000000
100010000000000000000010101111001001000000000000000000

.logic_tile 4 4
000000000000100000000010110011001011100000000000000000
000000000001010000000111101111101010000000000000000000
000000000000001000000010010011111000010110100000000000
000000000000000001000111111111111011000001000000000000
000000000000001101000000001111011101100000000000000000
000000000000000011000011110001001011000000000000000000
000000000000000111100010000111101101000000010000000000
000000000000001101100010100000011110000000010000000000
000000000000001101100010110101111010000010100000000000
000000000000000001000110100000010000000010100000000000
000000000000001001100010000101001100100000000010000001
000000000000001001100010001001001100000000000001000010
000000001110000000000110010001111111010110100000000000
000000000000000111000010101001111001101011010000000000
000000000000000011100000001000011101000010000000000000
000000000000100001100010000101001101000001000000000100

.logic_tile 5 4
000000000000001001100110110000000000000000000000000000
000000000000001011000010100000000000000000000000000000
011000000000000101000011101000001111011100000000000000
000000000000000000000000001001001011101100000000000000
000000000000000000000111001011101110000000000000000000
000000000000000000000100000011001000000000010000000000
000000000100000001000000001101001001111111110100000000
000000000000000000000011101111111000101111111100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000001000000001111011010000001010000000000
000000000000001111000010111111100000000000000000000000
000000000000000101000010101001000000110110110100000000
000000000000001111100100001011101011111111110100000000
110000000000000001100000000111101010111111100100000000
100000000000000000000010000000011000111111100100000000

.logic_tile 6 4
000000000000001000000000001001111011111101010100000000
000000000000000001000000001111101010111110011100000000
011000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000100000000000110100101111011111101010100000000
100000000000000000000000000001101010111110011100000000
000000000000000111000000010101101101111000110100000000
000000000000000001000010101111001010111110111100000000
000000000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000000000000000001101001101100000000000000000
000000000000000000000000001001101011000000000010100000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
110000000010000000000110000101101011111000110100000000
100000000000000000000000000111011010111110111100000000

.logic_tile 7 4
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001001100000000011100000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000010101001000010100001110000011
000000000100000000000010000011100000000001010100000001
000000000000000000000000000000001000000100101110000011
000000000000000000000000000111001101001000010100000001
000000000000001000000110000000001001000100101111000000
000000000000001011000000000011001000001000010100000110
000000000000000000000000000000001001000100101101000110
000000000000000000000010000111001000001000010100000010
000000000000001000000000000111101000010100001101000001
000000000000001011000000000011100000000001010100000000
110000000000000000000110010111101000010100001101000000
100000000000000000000010000111100000000001010101000100

.ramt_tile 8 4
000000010000000000000110000000000000000000
000000000000000000000100000011000000000000
011000010000000000000000000000000000000000
000000000000000000000000001011000000000000
110000000001010000000000001011100000000000
110000000000100000000000001101100000000000
000000000000010000000010000000000000000000
000000000100100000000110011001000000000000
000000000000001000000110001000000000000000
000000000000001001000100001011000000000000
000000000000000111000010001000000000000000
000000001110001111100010111111000000000000
000000000000001101100011100101100001000000
000000000100000101000100000111101110000000
110100000001010101100000011000000000000000
010100000000100000000010100011001110000000

.logic_tile 9 4
000010000001010000000000000000001110000100000110000110
000000000000000000000000000000000000000000000100000100
011000000001000000000000000111000000000000000100000010
000000000000100000000000000000000000000001000110000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000101000010
000000000000101111000000001111000000000010000110000100
000000000000000101000000000000000001000000100100000110
000000000000000001000010000000001100000000000110100000
110000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.ramt_tile 25 4
000000010000000011000000011000000000000000
000000000000000000100011111001000000000000
011000010000001000000000010000000000000000
000000000000001001000011001101000000000000
010000000000000000000000010011100000000000
010000000000000000000010010111100000000000
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
000000000000000000000010000000000000000000
000000000000100000000010011011000000000000
000000000000000000000111100000000000000000
000000000000000000000100001011000000000000
000000000001000011100000001111000001000000
000000000000101111100011100001101111000000
110000000000000111100111000000000001000000
110000000000000000000110000111001111000000

.logic_tile 26 4
000010100000010000000000000000000000000000100000000000
000001000010100000000000000000001011000000000000000000
000000000001010011000011001000000000000000000000000000
000000000000100000100000001001000000000010000000000000
000000100000000000000011000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
001000000000010000000000000000000001000000100000000000
000000000000100000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000100
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000001111110000000000000000
000000000000001001000000000000001010110000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000001111110000000000000000
000000000000000000000010000000011010110000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000111100111011001000000010110100000000000
000000000000000101100110001111001010001001000000000000
011000000000001001100111111111101111111111110100000000
000000000000001011000011111111001000101111111100000000
000000000000001011100010101001001110000010100000000000
000000000000001011000000001011000000000011110000000000
000000000000001011100000000001111010000010000000000000
000000000000000111100010101111001001000000000000000000
000000000000101000000110010011011010100000000000000000
000000000001010101000010110011101001000000000000000000
000000000000000000000110101001101001100000000000000000
000000000000000000000010001101111001000000000000000000
000000000000000001000111010111111100100000000000000000
000000000000000001000010100001011011000000000000000000
110000000000000111000110010111001100000000000000000000
100000000000000001000010110001111010000000100000000000

.logic_tile 3 5
000000001110001111000111010011100001000110000000000000
000000000000001111100110110000101010000110000000000000
011000000000000111100011101101001001101001110100000000
000000000000000000100000000011111110111110111100000000
010000000000000011100010100001001110000000000000000000
100000000000000000100000000001101010000100000000000000
000000000000000111000010100101111111001000000010000000
000000000000000000000100000000111101001000000000000000
000000001100000000000000000001111100111111110100000000
000000000000000000000000001001000000111101011100000000
000000000000001011100010000001011100101000000000000000
000000000000001101100000000000000000101000000000100000
000000000000000001100000000001111100111101110100000000
000000000000000001000000001001101110111100011100000000
110000000000001000000010000000000000011111100000000000
100000000000000001000000000001001110101111010000000000

.logic_tile 4 5
000000000000000011100000010001101011111111110100000000
000000000000000000100010101011001111101111110100000000
011000000000000101000111001011011010011100000000000000
000000000000000101000010101101011011001100000000000000
000000000000100011100010010111111010000010100000100000
000001000001000001100011110000000000000010100001000000
000000000000000011100110111000011000101000000000000000
000000000000000001000011011011010000010100000000000000
000000000000100000000000010000000000100000010000000000
000000000000000001000010010101001100010000100000000000
000000000000000001100110000101011011000001000000000000
000000000000000000000000000111101001000000000000000000
000000000000001000000000011011101110000000000000000000
000000000000001101000010011101011001000100000000000000
110000000000001000000010101001100000001001000000000000
100000000000000001000110001111001000101001010001000000

.logic_tile 5 5
000000000000001000000011110111101000111001110100000000
000000000000001111000011111001011100111101011100000000
011000000000000001100000001000000001100000010000000001
000000000000010000100000001011001000010000100000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000101000000000000000011101111001010111101010010000000
000100000000000000000000000001110000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000111001000011000101000110000000000
000000000000000000000000001101001000010100110010000000
110000000000000000000000001000000001100000010000000000
100000000000000101000010000001001111010000100010000000

.logic_tile 6 5
000000000000000000000011110001000001111001110100000000
000000000000000000000110000111101110010110101100000000
011000000000000000000000000111001000111101010100000000
000000000000000000000000001001010000111111111100000000
010000000000000000000010100000001000110001110100000000
100000000000000000000000001101011110110010111100000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000001110111100100100000000
000000000000000000000000001001001100111100011100000000
000000000000010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000001000000010101000001000000100101111000000
000000000000000001000010100001001000001000010110010010
011000000000000000000000001000001000000100101110100010
000000001100001101000010100101001100001000010100000000
000000000000000000000010011111001000010100001100000000
000000000000000000000011010001100000000001010100000100
000000000000000000000000001000001000000100101100000000
000000000000001101000000000101001101001000010100000100
000000000000100001100110000111101001000101000100000101
000000000000000000000000000000001000000101000100000000
000000100000000000000110000001011001000000100000000000
000001000000000000000000000000011101000000100000000000
000000000001100000000000010000001000000100000101000001
000000000000100000000010000000010000000000000100000001
110000000000001000000000000001001010100000000000000000
100000000000000001000000001101111001000000000000000000

.ramb_tile 8 5
000001100001011000000000000000000000000000
000001010000100011000011100011000000000000
011000000000000111000111000000000000000000
000000000000000000000011110111000000000000
010000100000000000000111011101100000000000
010000000000001111000111001001100000100000
000000000001010000000011110000000000000000
000000000000000000000011111101000000000000
000011001010001000000000000000000000000000
000000000110001011000000000001000000000000
000000001010000000000000000000000000000000
000000001010001001000000000101000000000000
000000000001000000000000000111100001000000
000010100000100001000000001101001011100000
110000000000000000000000001000000001000000
010000001110000101000000001001001000000000

.logic_tile 9 5
000000000001000000000111000001001010111101010100000000
000000000000100000000000001111100000010110100100000000
011000000000000001100000011000011110111000000100000000
000000000100000000100010000101011100110100000100000000
000000000000001000000000001111001000101001010100000000
000000001110000001000000001101110000010101010100000000
000000000000001000000110001111111111010000000011100011
000000001010000001000000000001101010000000000001100000
000000000000001001100000000111001001111000110100000000
000000000000000001000000000011111001111100110100000000
000000000000000000000000000000011010000010000010000000
000000000000000000000000000101011111000001000000100010
000000000000000000000110011001111011001100000000000000
000000000000000000000010000111001111001000000000000000
110000000000000001000010000111111010010100100100000001
100000000000000000100100001001111100111000101100000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000111011110000001100100000010
000000000000000000000000000000001110000001100111000010
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000001100000001000000000000000
000000010000000000100000000101000000000000
011000000000001000000010000000000000000000
000000000000000111000100000101000000000000
110000000000001000000000001001100000000100
110000000000001001000000001011100000000000
000000000000000001100000000000000000000000
000000000000001001100000000001000000000000
000000000000001000000000001000000000000000
000000000000001111000000000001000000000000
000000000000001001100000011000000000000000
000000000000000111100010010011000000000000
000000000000000000000010001111100000000000
000000000000001111000000000011001100000000
110000000000000001000000001000000000000000
110000000000001111000000000101001110000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101101111111111110100000000
000000000000000101000010101011111011111011110100000000
000000000000000000000000000000011011111111000100000001
000000000000000000000000000000011001111111000100000000
000000000001010000000010110001100001110110110100000000
000000000000000000000011100000001011110110110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000101100000001111011000101001110100000000
000000000000001001000011100001011010111101111100000000
011000000000001001100111100001011101101101010100000000
000000000000001111100110100111101001111110111100000000
010000000000000001100110100111011001101001110100000000
100000000000000000000000000001011001111101111100000000
000000000000000111000011101011001100111101010100000000
000000000000000000000000001001011000111001111100000000
000000000000001000000000010111011001101001110100000000
000000000000000011000010000111011101111101111100000000
000000000000001000000000010101101111101101010100000000
000000000000000001000010000111011001111110111100000000
000000000000001001100110000111011001101001110100000000
000000000000000011100000001101011110111101111100000000
110000000000000001100000001000011010000010100000000000
100000000000000000000000000001010000000001010000000000

.logic_tile 4 6
000000000000000000000000000011001011111101110100000000
000000000000000101000000000001001011110100111100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000001000000000110010001000001000000000000000011
000000000000100000000110011001101000000110000000000000
011010100000001000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
010000000000000111100000000101101010111101010100000000
100000000000000101100000000101000000101001011110000000
000000000000000000000000000001011000000000010000000010
000000000000001001000000000000101001000000010010000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000001010000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
110000001000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000001000000010100001000001000000000001000001
000000000000000011000010101001101000001001000000000000
000000000011010101000000001001001010100000000000000000
000000000000100101000000001101001011000000000000000000
000000000010000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000000000001100001100000010010000011
000000000000000000000000000111001110000000000010100100
000000100000000000000000000001011000000100000001000010
000000000000000000000000000000101001000100000000000010
000001000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000010000000000000000001000000000000000
000000000000000000000000000111000000000000
011000010000000000000000000000000000000000
000000000100001001000000001101000000000000
110000100000000000000000011011100000000000
110001000000000000000011001101100000000000
000010000000000000000010001000000000000000
000001000000000000000011101101000000000000
000000000001010000000110101000000000000000
000000000100000000000010001011000000000000
000000000000000011100110111000000000000000
000000000000000000000010010111000000000000
000000000000000000000111000011000001000000
000000000110000000000000001011101111000000
010000000000000001000111111000000001000000
010000000110000001000010101111001100000000

.logic_tile 9 6
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000001111000000000000000000000000000000000000000
000001000000100111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000001100000011000000100000
000000000110000000000000000000001100000011000010000000
000000000000001111100000001000001100000010100000000100
000000000100000101000000000001000000000001010010000100
000010000000010001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000101000101
000000000000000000000000000000000000000001000100100000
110000000001010000000000000000000000000110000000000100
100000000110000000000000000011001000001001000010000000

.logic_tile 10 6
000000000000000011100000001001011011001000000000000000
000010100000000000100000001101011111010100000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100000000000000110010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000010000011000000111001110100000100
100000000000000000000100001011101010101001011100000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011101000000010000100000
000000000000000000000010011101011000100000010000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001011101011001000000000000000
000000000000000000000011100111101111010100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000

.logic_tile 24 6
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000011111111010111100001000000
000000000000001001000000001001011111000111010000000000
000000000000000000000000000000001010000100000100000100
000000000000000000000011110000010000000000000100000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001001011011010111100000000000
000000000000000000000000001011111111000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000000011111001001010111100000000000
000000000000000000000010100001111111000111010001000000
110000000000000000000111110000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.ramt_tile 25 6
000000010000000001000000011000000000000000
000000000000000000100011001011000000000000
011000010000000000000010001000000000000000
000000000000000000000100001111000000000000
110000000000000000000000000001000000000000
110000000000000000000011101001000000000000
000000000000000111000111001000000000000000
000000000000000000000111101101000000000000
000000000000000000000000000000000000000000
000000000000000000000010001011000000000000
000000000000000001000000001000000000000000
000000000000000000100010011001000000000000
000000000000000000000111011101000001000000
000000000000000000000011100101101011000000
110000000000000111100000000000000001000000
110000000000000000100010001111001100000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000000000000000000000000000000001100000100000110000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000111000111100000000000000100000000
100000000000000000000000000000100000000001000100000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000100000000000000111000000000000000100000000
000000000000000000000000000000100000000001000110000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000100000000
000010000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000100000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010011101000001111000010000010000010
110000000000000000000000001011001100000001000000000100
000000000000000000000000000011000000000000000111100000
000000000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000111000000
000000000000000001000000000011000000000010000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000001000000111101011001000010111100000000000
000000000000001101000100001101011101001011100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000001010000100000100000010
000000000000010101000000000000000000000000000010000100
000000000000000111000011100000000000000000000000000000
000000000000000011100100000000000000000000000000000000
000000000010000001000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011011010111100000000000
000000001110000000000011100101001111000111010000000000

.ramb_tile 8 7
000000000000100000000000010000000000000000
000000010001000000000011101001000000000000
011000000100000111100000000000000000000000
000000000000000000100000000101000000000000
110000101100001000000000001001100000000000
010001000000000111000000001011000000000100
000000000000001000000000000000000000000000
000000000000001001000000000011000000000000
000001000001111011100111000000000000000000
000010100000111011000110000111000000000000
000000000001000011100000010000000000000000
000000000000100001100011000111000000000000
000000001010001011100000000101100001001000
000000001110000011100000000011001111000000
110000000000000000000111000000000001000000
010000000000000000000100001011001100000000

.logic_tile 9 7
000001000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000100000000000
000010100000001011000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000111100000000000000000000000
000000010001010000000011110111000000000000
011000000000001000000000001000000000000000
000100000000101011000000001111000000000000
010000000000001001000000001001000000010000
010000000000001111100010010111000000000000
000000000000000111100000001000000000000000
000000000010000001000000000111000000000000
000000000000000000000000001000000000000000
000000001100000000000010010101000000000000
000000000000000001000000000000000000000000
000000000000000000000000000101000000000000
000000000000010001000000000011100000000000
000010101100100000000000000101001101000000
010000000001000001000000001000000000000000
010000000000000001000010000101001011000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001100110000011000000000000001000000000
000000000000000000000010010000100000000000000000001000
011000000000000000000000010000001110000100101110000010
000000000000000000000010000011011000001000010110000001
010000000000000000000011100111001000010100001110000001
110010000000000000000100001001100000000001010100000001
000000000000000000000110000000001000000100101110000001
000000000000000000000000000011001001001000010100000001
000000010000000001000111100111101000010100001110000111
000000010000000000100100001001000000000001010101000001
000000010000000001100000000000001001000100101110000110
000000010000000000000000000011001100001000010101000001
000000010000000000000111110000001001000100101100000110
000000010000000000000110001001001001001000010100000011
110000010000001000000000000101101000010100001100000111
100000010000000001000000000011100000000001010100000010

.logic_tile 2 8
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000100000000101000000000111100000000000001000000000
000000000000001111100010110000001000000000000000000000
000000000000000001000010100001000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000001101000100000000101000000000000000000000
000000010000000000000010000001100001000000001000000000
000000010000000000000000000000001000000000000000000000
000001010000000000000000000101000000000000001000000000
000000110000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000001000000000000000001000000001000000000
000000010010000000100000000000001010000000000000000000

.logic_tile 3 8
000000000100000111000000000111000000000000001000000000
000001000100000000100000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001001000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001110000000000000000000
000000010000000111000010100111000001000000001000000000
000000010010000000000110110000101010000000000000000000
000000010000010000000010100001000000000000001000000000
000000010000000000000110010000000000000000000000000000
000000010000000101000000000000000001000000001000000000
000000010000001101100000000000001110000000000000000000

.logic_tile 4 8
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001100000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000100000000
000000010000000000000010001101000000000010000100000000
000000010000001000000010100000000000000000000000000000
000000011000000001000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000011000000000000000100000000
100001010000100000000000000000100000000001000110000000

.logic_tile 5 8
000100000000001000000000000000000000000000000101000000
000000000000000101000000000001000000000010000110000010
011000000000000000000010101101011000000000000000000010
000000000000000101000000001001001010100000000010000010
110000000000000101000000000001101011010000000010000000
010000000000000101000000000101101000000000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001101011000000000000000000100
000000010000000000000010000001011010000001000010000000
000000010000000000010000001001101010010000000000100000
000000010010000000000000001001001010000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000101011001000000000000000000
100000010000000000000000000101001001000000100010000000

.logic_tile 6 8
000000000100100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000110000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
010001000000001000000000001000000000000000000100000001
010000000000001001000000001011000000000010000110000000
000000000100000000000000000001100000000000000100000010
000000000000000000000000000000000000000001000110000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011111101110000000010000000000
000000010000000000000011101001011010010000100000000000
000000010100000000000010001000000000000000000100000000
000000010100000011000000000001000000000010000100100000
110000010000000101000000000000000000000000000000000000
100010010000000000000000000111000000000010000000000000

.logic_tile 7 8
000001000100000111100111110111100000000000001000000000
000000100000000111000011100000001000000000000000001000
000010000000001000000011110011100000000000001000000000
000010100000001111000111100000101010000000000000000000
000000000000001111000000000101100001000000001000000000
000000001000001111100010000000001000000000000000000000
000000100000001011100111110001100000000000001000000000
000001000000000111100011010000101011000000000000000000
000000010100000000000000000001000000000000001000000000
000010010000000000000000000000101010000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000011100000101000000000000000000000
000000010010000000000000000101100000000000001000000000
000000010000000000000000000000101001000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000000111000000000000001001000000000000000000

.ramt_tile 8 8
000000010000001000000111001000000000000000
000000000000101011000100000001000000000000
011000110000001000000111000000000000000000
000001000000000011000000001111000000000000
010010100000000000000011100111100000000000
110001100000000000000110000111100000000000
000000000000000000000000000000000000000000
000001001010000000000010011101000000000000
000000010000000000000000000000000000000000
000000010000000001000010000001000000000000
000000010000001000000000001000000000000000
000000010110000111000000001001000000000000
000000010000000101000000010101100000000000
000000010110000000000011010011101101000000
110000010001000000000000001000000000000000
010100010000100001000010000111001001000000

.logic_tile 9 8
000000000000000000000111111000000000011001100000000000
000000100100000000000010001111001010100110010000000000
000000001100000001100110011001101110100000000000000001
000000000000100000000010000001111010000000000000100000
000000001010001111000111100111101110010101010000000000
000000001010000001100100000000010000010101010000000000
000000100000000000000010101101011101010001000000000000
000000001000001101000100000101111101000100010000000000
000010110000000101000000010000000000000000000000000000
000001010000000000000011100000000000000000000000000000
000000010000010101000010000101101001001000000000000000
000000010000000000000111111001111100100000000000000000
000000010000100101100110010001101100000001010000000000
000000010000000001000010101011100000101000000000000000
000000010000001101100111111111101110000000000000000000
000000011110000111000011011111001110001100110000000000

.logic_tile 10 8
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000111011000010110100000000000
000000000000000000000010110011010000101010100010000000
000000001000000000000000000001001111010011100000100000
000000000000000000000000000000011001010011100000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000011000011100000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000101000000000001101110000010100010000000
000000010000000101000000001011110000101011110000000000
000001010000000101000010101011100001011111100000000000
000000010000000000000010101001001111000110000011000000
000000010000000000000011101011111000010110100010000000
000010010000000000000000000001010000101010100001000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000001010001000000000000011000000000000000
000110000110000000000011001011000000000000
011000010001010001000000000000000000000000
000000000000100000100010011111000000000000
010000100000100000000111100101000000000000
010000000000001111000000000111000000001000
000000000000000111000000000000000000000000
000000000000000000100000000011000000000000
000000010000000111000111101000000000000000
000000010000100000000000001001000000000000
000000010000000001000000001000000000000000
000000010000000000000010000001000000000000
000000010000001011100000000111000001000000
000000010001001001000010011101001111000100
010000010000000000000011100000000001000000
110000010000000000000000001011001100000000

.logic_tile 26 8
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000010000000000000000000000000000000000000000
000001010110000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000010100000001000000100101100000010
000000000000000000000000001111001100001000010101010111
011000000000000000000000000111001000000100100100000110
000000000000000101000000000000101100000100100101000001
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000010000001010101000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000010000001001100000000000000000000000000000000000
000000010000000001000011100000000000000000000000000000
000000010000000000000000000101111000100000000000000000
000000010000000000000000001001001011000000000000000100
000000010000000000000010001101001001000000000000000000
000000010000000000000000000101111000000001000000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000100001000000000000000000000001001111000010000001
000001001010100000000000000000001100001111000000000101
000000010000000000000000001000000000010110100000000111
000000011110000000000010011111000000101001010010000001
000010110000010001100000001000000000010110100010000111
000000010000100000100000000111000000101001010010000001
000000010000000000000110010111000000010110100000000111
000000010000000000000110010000100000010110100010000001
000000010001001000000110000000001110000011110000000111
000000011100101001000100000000010000000011110010100001

.logic_tile 3 9
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
011000000000000000000000000000000000000000001000000000
000000000010000000000000000000001111000000000000000000
000000000000000000000110000000001000111100001000000010
000000000000000000000000000000000000111100000000000000
000000100000000111000000000000011100000100000100000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000001001000011010000000000000000000000000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011010000001101000000000110000000
110000010000000000000000000000001010000100000100000000
100000010000000000000000000000010000000000000100000000

.logic_tile 4 9
000000000010100000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010010000011011100000000111000000000000001000000000
000000010000000111100000000000101111000000000000000000
000000010000001000000111010111000001000000001000000000
000000010010000111000011100000101111000000000000000000
000000010000000000000010010000000001000000001000000000
000000010000000000000111100000001110000000000000000000
000000010000000011100000010011000000000000001000000000
000000010000000000100011110000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000111100000000000000101000000
000000000000000000000000000000000000000001000100000100
011000000000000000000000000011011011000000000000000000
000000000000000000000000001011001011000100100000000000
000000000000000000000000001011111101000010000000000000
000000000000000000000000000011011101000000000000000100
000000000000000001100000000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000010000000001100010100000000000000000000000000000
000000010000000101000100000000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000001001100110010000000000000000000000000000
000000010000000000000010100101101100000000000000000000
000000010000000000000000001111000000111100000000000000
110000010000001000000000001101101110111111110000000000
100000010000100111000000001101011101111010110000000000

.logic_tile 6 9
000000001100100101000000010000011011101000010100000100
000000000000000000100011111101001101010100100100100000
011000000000000111110000000101001001000000000100000100
000000000000001101000000000101011110010000000100100000
110000000000001111100111100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000001101000000001000001000000001010100000000
000000000000000001000000000111010000000010100100100000
000000010000100000000110100011011000000001010000000000
000000010000000000000000000000100000000001010000000000
000000010000000000000000010001111010000010100000000001
000000010000000000000010000000000000000010100010000110
000000010000100000000010000001001010101000000000000000
000010010000000000000000001001000000000000000000000000
110000010000001000000000000001000001000000000100000000
100000010000000101000000000101101110100000010100100100

.logic_tile 7 9
000000100000000111100000000000000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000101000011100111100111100000000000001000000000
000001000000000000000110000000100000000000000000000000
000000000000001000000010000000001001111100001000000000
000000000000001011000000000000001101111100000000000000
000000010000000000000000001001001000000000000000000000
000000010000000000000010001001001011010010100000000000
000000010000000101000110001011111111000010000001000000
000000010000000001100110110101111100000000000010000000
000100010000000001000000001111001010000110100000000000
000100010000000000000010110011111101001111110000000001
000000010000000001000010100101101010000110100000000100
000000010000000000000110001111101011001111110000000000

.ramb_tile 8 9
000010100000010111100111010000000000000000
000000011100000000000111101111000000000000
011010100000000011100000000000000000000000
000000000110000000100000000111000000000000
110000000000001011100011100111000000001000
010010000000000011100100001101100000000000
000000000000010000000111000000000000000000
000000000000000000000100000001000000000000
000010110001010000000000000000000000000000
000000010000100000000010010101000000000000
000000010000000000000010000000000000000000
000000010000001001000000000101000000000000
000000111011000000000111010011100001000100
000011110000100001000111101001101011000000
110000010000000000000000000000000001000000
010000010000000000000000001001001000000000

.logic_tile 9 9
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000101100000000000000001000000100100000010
000010000000000000100000000000001000000000000110100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001111000000001100110000000000
000000001010000000000000000011001110110011000000000000
000000010000000001000111001000001001001011100010000000
000000010000000101000100001011011110000111010000000000
000000011111010011100010110000001110001100110000000000
000000010110101111100010101111001100110011000000000000
000000010000001001000000000011000001011001100000000000
000000010000000101000010000000101100011001100000000000
110110010000000001100000001011000001100000010000000000
100000010000000000000010101111001101000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000010110100000000000
000000000000000000000011101001000000101001010000000000
000000000000000000000111001011100001010110100000000000
000000000000000000000111100111101011100110010000000010
000000000000100000000010101000000000010110100000000000
000000000000110000000100000101000000101001010000000000
000000000000000011100000010111000000010110100000000000
000000000000001101100010000000000000010110100000000010
000000010001010000000011100000011000000011110000000000
000000010000000000000000000000010000000011110000000000
000001010000000000000000011000011111010011100000000000
000000010110001101000010101111011011100011010001000000
000010110000000011100000001101101100110100000000000000
000010110000000000100000000011011011111100000001100000
000000010000001000000110110001100000010110100000000000
000000010000001011000011010000100000010110100000000000

.logic_tile 11 9
000000000000000000000010110101000001000000001000000000
000000000000000000000110100000001110000000000000001000
000000000000000101000111000111001000001100111000000000
000000000000001101100000000000101001110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000001001110011000000000000
000001000000001000000110100011101001001100111000000000
000000000000000101000000000000101010110011000000000000
000000010000000001000000010011001001001100111000000000
000010110000000000100011010000001011110011000000000000
000000010000001000000000000011001001001100111000000000
000000010000001011000011100000101000110011000000000000
000000010000000000000011100001101001001100111000000000
000000011100000000000000000000101100110011000000000000
000000010000001111000000010001101001001100111000000000
000000010000000011000011010000001111110011000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000001000000000000000
000000010000000000000000001101000000000000
011000000000000000000000001000000000000000
000000000000000000000000001111000000000000
110000000000000001000000001111100000000100
110000000000000000000010000111000000000000
001000000000000001000111101000000000000000
000100000000000000000000000011000000000000
000000010000000000000000001000000000000000
000000010000000000000000001111000000000000
000000010000000001000011100000000000000000
000000010000000001100000001111000000000000
000000010000001000000111000111000001000100
000000010000001111000110110101001010000000
110000010000000001000010101000000000000000
010000010000000011100110011011001011000000

.logic_tile 26 9
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000001100000111000110000000000000000000001000000000
000000000000000000000100000000001110000000000000001000
000000000000000011100110000000000001000000001000000000
000000000000000000100100000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000001001100000010000000001000000001000000000
000000000000001001100010010000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000111100000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000111100000000001000000001000000000
000000000000000000000100000000001010000000000000000000

.logic_tile 2 10
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000111100000000000001000000000
000000000110001011000010100000000000000000000000000000
000000100000100000000000000000001000111100001000000000
000001000001010000000000000000000000111100000000000010
000010100111010101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000001010000000000010110000001010000000000000000000
000000000000000000000010110111100000000000001000000000
000000000000000000000111110000101001000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000101011000000000000000000
000000000001000000000000000011100000000000001000000000
000000000000100000000000000000001001000000000000000000
000010000000001001100000000111000000000000001000000000
000001000000001001100000000000101011000000000000000000
000000000010000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000001000000000000000110010011100000000000001000000000
000010100000000000000110010000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
011000000000001001100000000111100000000000001000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000001000111100001000000000
110000000000000000000000000000000000111100000010000000
000000000000000000000111101000011000001110010100000000
000000000000000000000100000001001101001101100100000101
000000000000000000000110001011011000010101010100000100
000000000000000000000000000001100000111100000100000010
000000000000000000000000001001100000011001100100000000
000000000000000000000000000001001101101001010100000011
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
100000001110000000100000000000000000000000000000000000

.logic_tile 5 10
000010000000000000000110001101111010110000010100000100
000000000000000000000011101001101010110000000100000100
011000000001011101100011110101000001100000010000000000
000000000000000101000010000000001011100000010000000000
110000000000000101000110100001100001000110000000000000
010000000000010000100000001101001000000000000000000000
000000000000001000000011101000000001100000010000000000
000000000000001001000010000111001111010000100000000000
000000000000000000000000000101101001000000000100000000
000000000000000000000011110111011011000100000100100100
000000100000000000000000001011101111000000000100000100
000000000000000000000010000111101010000100000100100000
000000000000000001100000000001101000101000000000000000
000000000000000000000000001001110000000000000000000000
110000000000000000000000001000001111000100000110000000
100000000000001001000010000111001010001000000100100000

.logic_tile 6 10
000000000000001011100000001111111101001000000000000001
000000000000000011000000001101111010101000000000000000
011000000000000001100000000101001111000000000000000000
000000000000000000100000001011001011000100000000000000
000000000000001111000000010000001110000100000100000001
000000000000000001100010100000010000000000000001000001
000000000000000001100111101011111111001000000010000000
000000000000000000100111110111001000010100000000000000
000000000000000000000010101101001011000011000010000000
000001000000000011000000001111011101000010000010000010
000000000011000000000010110001000000000000000101000000
000000000100101001000010010000000000000001000000000010
000000000000000111000000000001000000000000000101000000
000010000000000000000011100000000000000001000010000010
000000000000010101000110000011000000000000000101000000
000000000000000101000110100000000000000001000010000010

.logic_tile 7 10
000000000000000001000000000001000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000100000111000000000000011100001000000001000000000
000001001000001111000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000011100000001111000000000000000000
000100000000000001000000000111100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000001011100000010111000000000000001000000000
000000000000001011100011000000001100000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000001000000000000001111000000000000000000
000000000000000001000010000011100000000000001000000000
000000000000000001000010000000101101000000000000000000
000000000000001000000111010111000001000000001000000000
000000000110001111000111000000001110000000000000000000

.ramt_tile 8 10
000010010000010000000111001000000000000000
000000000000000000000000000111000000000000
011000010000000000000000000000000000000000
000000000000000000000000001101000000000000
010000000001010001100010010001000000000000
110000001000000000100111010101100000000000
000000000001000111000000000000000000000000
000000000000000001000010001011000000000000
000000000000000000000010001000000000000000
000000000100101001000010000101000000000000
000010100000000001000000001000000000000000
000000000000001111000000000011000000000000
000000000001000000000000000101100000000000
000000000000000000000000000011101101000000
110001000000000001000000001000000001000000
010010100000001001000000000111001010000000

.logic_tile 9 10
000000000000000111000010000011011100110011000000000000
000000000000000111000110110001101110000000000000000000
000000000001000001100110001101011101100010000000000000
000000000000101101000010100101011110000100010000000000
000000000000010111000010101001111110100000000000000000
000000000000100000000111100001111011000000000001000000
000100000001010000000111010000000000100110010000000000
000001000010101001000111011001001110011001100000000000
000000000000001001100010000011011000100000000000000000
000000000000000001000010011001001100000000000000000000
000000000001010111100111101101111110110011000000000000
000000000100000000000110011011101110000000000000000000
000000000000001001000110010111001011110011000000000000
000010100001010111000011101011111011000000000000000000
000000101001000001000000010001101111000100000000000000
000001000100100001000010000001111011010000000000000000

.logic_tile 10 10
000010100001010000000000000101101110001011100000000000
000000000000000111000000000000101100001011100001000000
000001000001010000000000000000000001001111000000000000
000010100010001001000000000000001100001111000000000000
000000000000000000000000000000000001001111000000000000
000010001000000000000010010000001111001111000000000000
000000001000000000000000000111111000010101010000000000
000000000000000000000010100000000000010101010000000000
000000000000001000000000000011101011100010000000000000
000000000110000011000010100001111111000100010000000000
000000000000000101000010010000001100000011110000000000
000010000000000111000010110000010000000011110000000000
000000000001001101100000011000011010010111000010000000
000000000000100101000010101011011110101011000000000000
000000001100000001000010100000011101000110110010000000
000000000000000000000000001111001011001001110000000000

.logic_tile 11 10
000000000000000000000000000011101000001100111000000000
000000000000000111000000000000101100110011000000010000
000000000000001111000111000011001001001100111000000000
000000000100001011000100000000101111110011000000000000
000000000000000000000000001001101000110011000000000000
000000000000000000000000000011000000001100110000000000
000000000000000000000000010001000000010110100000000000
000000001010000000000011100000000000010110100000000000
000000000000001011100000010001100000010110100000000000
000000000000000011100011000000100000010110100000000000
000000000000101000000110001000000000010110100000000000
000000000001000011000000001101000000101001010000000000
000000000000000000000000000011000000010110100000000000
000000000110000000000000000000000000010110100000000000
000000001101000000000000010001100000010110100000000000
000000000000100000000010000000000000010110100000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 22 10
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000001010000100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000101000000000010000000000000

.ramt_tile 25 10
000000010000000111100011101000000000000000
000000001010000000100000001011000000000000
011000010001010000000111000000000000000000
000001000000100000000100001111000000000000
110000000000000000000010001001000000000000
110000000000000000000010010111100000000000
000001000000000111000011101000000000000000
000010101110000000000010011001000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000000000001000000000000000000000000000
000000000000000111000010011101000000000000
000000000000000000000111101101100001000000
000000000000000000000110000101101011000000
110000000000000011100000000000000001000000
010000000000000000100010010001001111000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000010000
000000100000010000000000000000000000000000001000000000
000001000110100000000000000000001011000000000000000000
000000000000000000000000000000001000111100001000000001
000000001000000000000011110000000000111100000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 11
000000000000100000000000000011000000000000001000000000
000000000001010000000000000000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000111000111100000001110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000001010000000010100001100001000000001000000000
000000000100000000000100000000101001000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010000001010000000010010101100001000000001000000000
000000000110000000000010100000101101000000000000000000
000000000000100000000010000000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000001001000000000000101000000000000001000000000
000000000110100101000000000000000000000000000000000000

.logic_tile 3 11
000000001100000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000010000
011000000000000000000000010111100000000000001000000000
000000000100000111000011110000000000000000000000000000
000000000000100000000000000000001000111100001000000000
000000000001000000000000000000000000111100000000000001
000000100000010000000111100000000000010110100000000000
000001001110000000000000001011000000101001010000100110
000000001100000000000010100000001110000011110010000000
000000000000000000000100000000010000000011110000100111
000000000000000000000000000001100000010110100010000010
000000000100000000000000000000100000010110100010100100
000000000000000000000000001000000000010110100010000100
000000000000000000000010001101000000101001010000100110
110000000001010001100000000001100000000000000100000000
100000000000000000000010110000000000000001000100100000

.logic_tile 4 11
000010100001011000000000000000000000000000001000000000
000000000000001111000000000000001011000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000100000000000110110000000000000000001000000000
000010000000000000000011110000001000000000000000000000
000000000000001000000000010111000000000000001000000000
000000000000000111000010100000101011000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000010000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 11
000000000000000111100000001001001010000010000000000000
000000000000000000000000000011011011000000000000000000
011000000000001000000110000001101100000111000000000000
000000000000001011000000001011001110001111000000000001
110000000000100000000111111101011000010100000100000000
010000000101000000000010001111110000000001010110100001
000000000000000000000000000111101111000000000000000000
000000000000000000000000001111011001000001000000000000
000000001110001000000110000000000000000000000000000000
000010000010000001000010000000000000000000000000000000
000000000000001000000000000000000001001111000000000000
000000001110100101000000000000001001001111000000000000
000000000010001000000010100000000000000000000000000000
000000000100001011000010100000000000000000000000000000
110000000001000101100111000000011111000011000100000000
100000000000100000000100000000011001000011000100000000

.logic_tile 6 11
000000000000100000000000010000000001000000001000000000
000000000001000000000010100000001011000000000000001000
011000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
110010000000000000000000001000001000000100101110000010
110000000000000000000000001011001101001000010110100100
000000000000001001100110101000001000000100101110000110
000000000000000001000000000011001101001000010110000100
000000000000000000000110011101101000010100001100000100
000000000000000000000010001011000000000001010110000010
000010000000100001000110001101101000010100001100000011
000000000001000000000010000011000000000001010110000111
000000000001110000000111101111101000010100001100000100
000000001010010000000100001011100000000001010110100001
110000000000000000000000011000001001000100101100000011
100000001100000000000010000011001101001000010110100100

.logic_tile 7 11
000000000000001111100011110011000001000000001000000000
000000000000001101000111010000101101000000000000010000
000010100000000000000011100101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000111100001000000000000001000000000
000010000000000000000000000000001111000000000000000000
000100000000000111100000000000001000111100001000000000
000000000110000011000000000000000000111100000000000000
000000000010000000000110100111111101010111100000000000
000000000010000011000100000001101100001011100000000000
000001000000000001100000010111101000010111100000000000
000000100000001011100011000111111001001011100000000000
000001000000100000000010001011111110010111100000000000
000000000000001011000000001111001100000111010000000000
000100000000001000000110011101101001010111100000000000
000000000000001101000110010101011111000111010000000000

.ramb_tile 8 11
000000100001100000000000000000000000000000
000001010010010000000011111001000000000000
011000000000000001000000001000000000000000
000000000000000000100011110101000000000000
110000001000000000000000000111000000000000
110000000010100000000000001011100000000000
000000000000000000000000000000000000000000
000000000110001111000000001011000000000000
000001100000000000000111111000000000000000
000010001000000000000111011011000000000000
000000000000010011100000011000000000000000
000000000000000001100011000111000000000000
000000000000011000000111101001100001000000
000000000000101011000011111001001111000000
110000000000001000000111000000000001000000
010000000000000011000100000111001100000000

.logic_tile 9 11
000000000000000001100000000000000000010110100000000000
000000000000101111000000000001000000101001010000000000
000000000000101111100110010001111011100010000000000000
000000001001000111100011100101111100000100010000000000
000010000001000000000000001111101010100010000000000000
000001001000000111000000000001101110001000100000000000
000000000001011111100011101111111010100000000000000000
000000001000001111000100001001101000000000100000000000
000000000110000111100111101011011100110011000000000000
000000001110000000100100000001111000000000000000000000
000000000001000111100111100000000000000000000000000000
000000001000000000100100000000000000000000000000000000
000000000001000001000000000101100000010110100000000000
000000001100000000100000000000000000010110100000000000
000010100000000000000011101000000000100110010000000000
000000000010000000000110010001001100011001100000000000

.logic_tile 10 11
000000000101010111000000000101100001000000001000000000
000000000000100000100010100000101011000000000000001000
000000000000000101000000010101101000001100111000000100
000000100000001101000010100000001100110011000000000000
000000000001001101000000000001101000001100111000000000
000000000010100101000010000000001110110011000000100000
000000000000000101000010000001101000001100111000100000
000000000000000000100010110000001101110011000000000000
000000000001010001000011100101001001001100111000000000
000000000000000000000000000000001110110011000000000100
000000000000000000000011100101001001001100111000000000
000000000000100000000000000000001101110011000000100000
000010100000000111000000000001001001001100111000000000
000000000000000000000000000000001001110011000000100000
000000100001000111000000000001001000001100111000000000
000000001000000000000000000000101011110011000000100000

.logic_tile 11 11
000000000000010000000110010101100000000000001000000000
000000000100000111000010000000000000000000000000001000
011000000000000000000110000101000000000000001000000000
000000000001010000000000000000100000000000000000000000
110000000001010000000010100000001000000100101100100000
010000000000000111000100000001001001001000010101000000
000000000000000000000000000000001000000100101110000000
000000000000001101000000000011001001001000010111100000
000000000001000111000000010111101000010100001110000000
000000000100100000000010100111000000000001010101000010
000000000000000001100000000000001001000100101110000000
000000000000000000000011100011001100001000010101100000
000010000000000111000000001111101000010100001110000000
000000000000000000000000001011100000000001010101100000
110000000000001000000000010000001001000100101110000000
100000000000000001000010000101001001001000010101100000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000011111011001010111100000000000
000000000000000000000010010101111111000111010010000000
000001000000000000000000000111011010010111100000000000
000010100000000000000000001111101001000111010000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000000000000000000001111011101010111100000000001
000000000000000001000010100101111110001011100000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000010000000000000000000111000000000000
011000000000000000000011111000000000000000
000100000000000000000011101111000000000000
010000000000000000000111101111000000100000
110000000000001001000110011111000000000000
000000000000000000000000011000000000000000
000000000000000000000011110011000000000000
000000100000010000000000001000000000000000
000001000000000000000000001001000000000000
000000000000000001000000001000000000000000
000000000000000101000000001101000000000000
000000000000000001000011101101000000000000
000000001100000011000000000111001111000000
110000000000000001000010001000000000000000
010000001000000000100010001001001011000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000011000101100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000100000000000001000010000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000100000111000010000000000001000000001000000000
000000000100000000100000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001111000000000000000000
000010000000000000000111010000001000111100001000000000
000001000000000000000110100000000000111100000001000000

.logic_tile 2 12
000000000000000000000000010000000001000000001000000000
000000000000001011000011110000001101000000000000010000
011000000001000000000000000101100000000000001000000000
000000001010100000000000000000000000000000000000000000
010000000000000111000110010000001000111100001000000000
010000000000000000000011010000000000111100000000000001
000010100000010001100000000101000000010110100100100001
000000000010000000100000000000100000010110100100000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000010000000000000000100000000000
000001000000000000000010000000001011000000000000000000
000000000000000000000000000000000000010110100000000111
000000000000000000000000000101000000101001010010100101
110010000001000000000000000001000000000000000000000000
100000000000100000000000000000000000000001000000000000

.logic_tile 3 12
000000000000000000000010110001000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000100000000000000010001100000000000001000000000
000000000110000101000011000000001100000000000000000000
000000000000001000000011010101000000000000001000000000
000000000000001011000111010000001011000000000000000000
000000100000001000000000000000000000000000001000000000
000001001010000011000010100000001011000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000100000000000000000000100000000000000000000000
000010000000000000000000000101100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 4 12
000000000000000000000000000111100000000000001000000000
000000001100000000000000000000000000000000000000010000
000000100001000000000000000000000001000000001000000000
000001000000100000000000000000001100000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000010100001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000111000000000000000000000000000000000000

.logic_tile 5 12
000000000000000111000000000000000001000000001000000000
000000000000001111100000000000001010000000000000001000
000000100000010000000000000000000001000000001000000000
000001000000100000000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000010100000011101000010000000000001000000001000000000
000000000000100111000010000000001110000000000000000000
000000100000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000110100001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000100000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001001000000000010000000001000000001000000000
000010100000100101000010100000001011000000000000000000

.logic_tile 6 12
000100000000001001100010110000001000000100101110100001
000100000000000001000011101101001000001000010110110011
011100100000010000000000000000001000000100101100100000
000101000000100101000010100101001000001000010111000100
010001000000000000000010000111001000010100001100000000
010000100000000001000000001101100000000001010110000110
000000000000000000000000000101001000010100000110000010
000000001010001001000000001011100000000010100110000011
000000100000000000000110000001000000010110100000000110
000001000110000000000000000000100000010110100010000010
000000100000000000000000000101000001111001110000000100
000001000000000000000000000000101010111001110010000001
000000000000000000000000011000000000010110100010000010
000000001010000000010010001001000000101001010001000101
110010000000000000000000000000011000000011110010000000
100001001110000000000000000000000000000011110010100010

.logic_tile 7 12
000100000000011000000111010101101110010111100000000000
000100000000000101000110010101111001001011100000000000
011000000000001000000000010111011101001000000000000010
000000000000000011000010011001111100010100000000000000
000000000000000001000000000111001010000000010010000000
000010001010000001000000001111001100100000010000000000
000000000000000011100000001101111110000010000000000000
000000001110000000100011111101011111000000000000100100
000010100010000001000000010000000001001111000010000101
000010000000000001000011100000001110001111000010100000
000000100001010001000000010001000000010110100010000101
000001000000000000000010000000000000010110100010000000
000101000000001000000110001011001111010111100000000000
000110100010000001000010010001011001000111010000000000
000100000001010001100110000000001100000100000100000010
000001000000000000100000000000010000000000000000000011

.ramt_tile 8 12
000000010001010000000000000000000000000000
000000000000000111000000000001000000000000
011000011100001000000111001000000000000000
000000000000001101000000001111000000000000
110000000000000001000111001111000000000000
010000000000000000100110010111100000000000
000010000000000000000000000000000000000000
000000000000000000000000001101000000000000
000000100110000001000000000000000000000000
000010000000000000100010001101000000000000
000000000000000001000000001000000000000000
000000001010000000000000000011000000000000
000000000000000011000000000011000000000000
000000000010000000000010000101001110000000
010000000001000001000000011000000001000000
010000001000000001000011000111001001000000

.logic_tile 9 12
000000000000000000000111100001000000000000001000000000
000001001100001001000100000000101000000000000000001000
000000000000000000000000000111100000000000001000000000
000000001000101001010010010000001101000000000000000000
000000000001000000000000010011100001000000001000000000
000000000000000000000011110000001000000000000000000000
000110000001000000000000000001100001000000001000000000
000000000000000000000011110000101011000000000000000000
000001000000000000000011100111000000000000001000000000
000010000000001001000110010000001100000000000000000000
000000000001000111100000000011000000000000001000000000
000000001010000000100000000000101011000000000000000000
000000000000011000000010110111100001000000001000000000
000000000000100111000011100000101111000000000000000000
000000000000000001000011110111000000000000001000000000
000000000110000000000111000000101111000000000000000000

.logic_tile 10 12
000000000000000000000000000011101001001100111000100000
000000000000000000000000000000001110110011000000010000
000000000000000000000000000111101001001100111000000100
000001000000000000000000000000101111110011000000000000
000000000000000000000110000111001001001100111000000000
000000000010000000000100000000001011110011000000100000
000000000000000000000110000000001000111100001000100000
000001001000000000000000000000000000111100000000000000
000000000001010000000000000000000000001111000000000000
000010000000100000000000000000001011001111000000000000
000000000000001101100000000000001110000011110000000000
000001000010100101000000000000010000000011110000000000
000000000000000000000110111000000000010110100000000000
000000001110001001000010100011000000101001010000100000
000000000000000011100111010000000000010110100000000000
000000000000000000100110101111000000101001010000000000

.logic_tile 11 12
000000000000000000000110010101001000010100001101100000
000000000000000000000010011111000000000001010100010100
011000000000001000000000000111001000010100001100100000
000000000110000001000000001011000000000001010110000100
010000000000001000000111100011001000010100000100100000
010000000000000001000100001011100000000010100101000001
000000000000100000000000000001100000010000100110100000
000000000000010000000000000011001001001001000100000001
000000000000000011100111010000011111000011000110000000
000000000000000000000110000000001100000011000101100000
000000000000001000000011100000000000001111000000000000
000000000000000011000000000000001010001111000000000000
000000100000000001100111000000000000001111000000000000
000001000100000000000100000000001110001111000000000000
110000000000001000000000001101001110111101010000000000
100001000000000001000000001011110000111100000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100001111100000001000000000000
000000000000000000000010011001101011000010100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000001100000010000000000
000000000000000000000000001101001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.ramt_tile 25 12
000000010000000000000011111000000000000000
000000000000000000000011001011000000000000
011000010000000000000000000000000000000000
000000000000000000000000001001000000000000
010000000000010000000010000111100000000000
010000000000100000000110001011100000000000
000000100000000000000000000000000000000000
000000000000000000000010000111000000000000
000000000000000001000000010000000000000000
000000000000000000100011011101000000000000
000000000000001000000000000000000000000000
000000000000000101000010001101000000000000
000000000000000000000000001101100001000000
000000001100001111000010000111101111000000
110010000000000111000011110000000000000000
010001001000000000000011010011001111000000

.logic_tile 26 12
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000010000000001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001100000000000000000000
000000000000000000000011100000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000100000000000000000000000011100000000000001000000000
000100000000000000000000000000100000000000000000000000
000100000000000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000001

.logic_tile 2 13
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000001000000000010100000000000000000001000000000
000000000000100000000011100000001010000000000000000000
000000001100100000000000000111100000000000001000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000100000000000000000000000
000001000000001000000000010001100000000000001000000000
000000100000001101000010110000101101000000000000000000
000010000001000000000000000011100000000000001000000000
000000000110100001000010000000000000000000000000000000
000001000000100000000000000101100000000000001000000000
000010100001000000000000000000000000000000000000000000
000000000001011000000000000011000000000000001000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000111010000000001000000001000000000
000000000000000000000011000000001101000000000000010000
000000000000011101100000000001000000000000001000000000
000000000000001111100000000000100000000000000000000000
000000000000001111100111100000001000111100001000000000
000000000000001111100100000000000000111100000000000000
000010000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000010001101010000000000000000010
000000000000000000000010011001001010000001000000000000
000000000000000000000000001001111010000001000000000000
000000000000000000000000000111011011000000000000000000
000010100000000001100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000

.logic_tile 4 13
000000000010000001100110000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001001100000001000001010001000011100100010
000000000110001011000000000101001000000100100110000100
010001000000001111000011101111001000000001011100000110
110000000000000111100100000001100000010100000110000100
000000000000001000000000001000001000001000011100000000
000000000000001011000000000101001001000100100110000000
000010100000100000000000001111101000000001011100000011
000000000000000000000000000001000000010100000101100001
000000000000000000000110001000001001001000011100000000
000000000000000000000000000101001000000100100110000100
000000000000000000000000011111101000000001011100000010
000000000000000000000010000001100000010100000110000110
110000000001011000000000011000001001001000011100000100
100000000000000001000010000101001101000100100110000100

.logic_tile 5 13
000100001010000000000000000011100000000000001000000000
000000000000001001000000000000100000000000000000010000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000001000000000000001000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000100111100000000000001000111100001000000000
000000000000010000000000000000000000111100000000100000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 6 13
000010000000000101000010100111101111100010000000000000
000000000000000101000110101001111110000100010000000000
000000000000000011100010100011111000100010000000000000
000000000000001101100110111001101010001000100000000000
000000000000000101000010100000011100000010100000100000
000000000000000111100010111111010000000001010000000000
000000000000011001100010011011111010100000000000000000
000000000010001011000010001101001100000000000000000000
000100000000011001100110010001011010100010000000000000
000000000100000011000010110101001100000100010000000000
000000000000001000000110011001011111110011000000000000
000000000000000001000010111001011000000000000000000000
000000000000001000000010110111101010110011000000000000
000001000000010001000011001101011101000000000000000000
000000100001011001000010100001111010100000000000000000
000001000000000011000010001011111110000000100000000000

.logic_tile 7 13
000100001000000000000000000101100001000000001000000000
000100001010000000000000000000001011000000000000001000
000000000001000101000000010111000000000000001000000000
000000000000100101000011110000001010000000000000000000
000001000000000000000000000111000001000000001000000000
000000100000000111000000000000101100000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000001101000100000000101101000000000000000000
000000101100000000000000000111100001000000001000000000
000011000000010000000000000000001000000000000000000000
000000100001011101000110010011100001000000001000000000
000000000000001001100110010000101100000000000000000000
000000000000000101000010100111100001000000001000000000
000000000001010000100110110000101001000000000000000000
000011000000000000000010100111100001000000001000000000
000011100000001101000110110000101000000000000000000000

.ramb_tile 8 13
000000000000000000000000011000000000000000
000000010000000000000011101001000000000000
011000000000000011100011111000000000000000
000000000100000000100111110101000000000000
110000000000101111100000000111100000000000
110000001100011011000000001001100000010000
000000100000001111000111001000000000000000
000000001000000111100100000011000000000000
000010000110010000000000000000000000000000
000001000000100000000000000101000000000000
000000000000000111100000001000000000000000
000000000010001001100000001001000000000000
000001001000000000000111001111100001000100
000010001100000000000000000101001011000000
110000000001001000000000000000000001000000
010000001000000101000010110101001000000000

.logic_tile 9 13
000100000000000101100110000111000000000000001000000000
000000000110000001110010010000001000000000000000010000
000000000001010111100000010111100000000000001000000000
000000000000100000100010000000101011000000000000000000
000000000000000000000011100101100001000000001000000000
000000000000000000000110010000001101000000000000000000
000000000000000000000000010000001000111100001000000000
000000000110001001000011010000000000111100000000000000
000000000000000101100111101001000000010110100000000010
000000000000000000000100000011000000000000000010000100
000000100000000101000000000111111000001001010000000000
000000001010000001000011111001011100010110100000000100
000000000000001011100000000011011100110011000000000000
000000000000000111000000001001101110000000000000000000
000110000001010101100010001101011101000010110000000110
000000000000000000000100000001101011000001010000000100

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000010011101101111100010000000000000
000000000000001101000110000111111100000100010000000000
000000100000000000000010110111011000100010000000000000
000001000000000000000110000001011011000100010000000000
000000000000000000000010100101100000000000000000000000
000000000000000000000110110000100000000001000000000000
000000001101011111000111011011011111100010000000000000
000000000000000011000111110001011101000100010000000000
000001000000001011100110010001111101001000000000000000
000010100000000001100010111101101101000000000000000000
000000000000001000000011100111001100110011000000000000
000000000000001011000011100011111001000000000000000000
000001000000001000000000010011000001011001100000000000
000000100000000011000011100000101011011001100000000000

.logic_tile 11 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010111101110100000000
000000000000000000000000001111001001111110111100000000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111111101010111100000000000
000000000000000000000000000111111100000111010000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000011101111000001001010001000000
000000000000000000000010100101111010000000000000000000

.ramb_tile 25 13
000010000000000000000000001000000000000000
000000010000000000000000001101000000000000
011000000000001000000000000000000000000000
000000000000001001000000001111000000000000
110000000000000000000011101111100000010000
110000000000000001000010000011000000000000
000000000000000000000111101000000000000000
000000000000000000000100001011000000000000
000000100000000000000000001000000000000000
000001000000000000000000001011000000000000
000000000000001000000010010000000000000000
000000000000000111000111000111000000000000
000000000000000000000010001101000000000000
000000000000000001000010010111001011000000
010001000000001001000000011000000000000000
010000100000001101000011011111001011000000

.logic_tile 26 13
000000000000000000000011000001000000000000000000000000
000000000000000000000100000000100000000001000000000000
000010000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000100000100000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000001000000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000011100011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100010000011000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000001000011110000100000000000000000000000
000000000000000111100011100011000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 2 14
000000000000000000010000010101100000000000001000000000
000000000000000000010011010000000000000000000000010000
000000000000000111000011110111000000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000011100000001000111100001000000000
000000000000000111000011100000000000111100000000000100
000000000000000001100111001101101001000001000000100001
000000000000000111000011101111011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001011000000000000000000
000000001010000000000000000001101001010000000000000000
000000000000000001000000001101001011100000000000000000
000000000000000000000000001001101011000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 14
000000000000000011100111000001000000000000001000000000
000000000000000111100000000000100000000000000000001000
000000000000001000000000000101000001000000001000000000
000000000000001011000000000000101010000000000000000000
000000000000000011100111100000000000000000001000000000
000000000000000000000111100000001000000000000000000000
000001000000000000000000000101000000000000001000000000
000000000000000001000011100000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000000000000000000000101000000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000001100000000000001000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000011110000001000001000011100000000
000000001010000000000111101001001100000100100110010001
011000000000000000000000000101001000000001011100000110
000000000000001101000000001001000000010100000110000000
010000100000001001100111010111001000000001011100000000
110011000000000011000011011001100000010100000100000000
000000000000000000000000000000001000001000011100000000
000000000000000000000010001001001101000100100100000000
000000000000001000000110011001001000000001010100000000
000000000000000001000010010011100000101000000100000000
000000000000001001100000011111111110010000110000000000
000000000000000001100010011111011010110000110000000000
000000000100000000000000011111101011011100000000000000
000000000000000000000010001011111000111100000000000000
110000000000000001000111001001101101011100000000000000
100000000000000000000010110011011011111100000000000000

.logic_tile 5 14
000000000000000000000000010000011010000001000010000000
000000000000000000000010101101001001000010000000100000
000000000000000101100110101001001010000000000010000000
000000000000000000000000000101110000000001010010000100
000000000000000000000110100101100000000110000000000001
000000000000000000000000001101001001000000000000000100
000000000000001101100010011011011011101110010000000000
000000000000000101000010100001011011101101010000000000
000100000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101101111000110100000000000
000000000000000000000000001011011001000000100000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000001000000000001100000000000000001000000001000000000
000000100000000000000000000000001111000000000000001000
011000100000000001100000000000011110000100101100000000
000001001010000000000000001101011000001000010100000000
010100001100000000000010000111001000010100001100000000
110100000000000000000110001011100000000001010100000000
000000100000000000000000000111001000010100001100000000
000001001010000000000000001101100000000001010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000010001011001100001000010100000000
000001000001001000000110000000001001000100101100000000
000010000000100001000000001101001000001000010100000010
000000000000100000000110010111101000010100001100000000
000000000001010000000010001011100000000001010100000000
110000000001010000000110110000001001000100101100000000
100000000100000000000010001101001101001000010100000000

.logic_tile 7 14
000000000000100000000011010011100000000000001000000000
000000000001010000000011000000001100000000000000010000
011000100000000111100110000001100000000000001000000000
000001000000000000000011100000101100000000000000000000
110100000001001000000000000111100000000000001000000000
110100001010100011000000000000001101000000000000000000
000100000001000011100000000000001000111100001000000000
000000001010100000100000000000000000111100000000000000
000000000000000101000000000000011000000011110010000101
000000000000001101100010110000000000000011110010000010
000010000000000101010000000000000000000110000000000000
000000000000000000100000000101001001001001000000000011
000100000000000000000111001101000000010110100010000001
000100000000000000000000000101000000000000000000000000
110100000001000000000000001001000000010110100100000000
100000000100101101000000001001100000000000000100000000

.ramt_tile 8 14
000010010000010000000000001000000000000000
000001000000100000000000000011000000000000
011000010000000101100110001000000000000000
000000000000100000000100001101000000000000
110000000000000001000000001001100000000000
110000000000000000000010001101100000000000
000000000001000111000010010000000000000000
000000001010000000000011001101000000000000
000100001110000000000010001000000000000000
000000001100000000000010000101000000000000
000000100001001000000000000000000000000000
000001001000101011000000000111000000000000
000001000000000000000111000001100000000000
000010100000000001000000000101001101000000
110000100000010111000000001000000000000000
110001000010000001100000000111001101000000

.logic_tile 9 14
000000000000000000000010000011100000000000001000000000
000000000000001001000110010000101100000000000000001000
000000000000010000000000000111000000000000001000000000
000000000100000000000000000000101010000000000000000000
000000000000000000000000010001000001000000001000000000
000000000000000001000011110000101010000000000000000000
000010100001001001000010010111100000000000001000000000
000000000100001111100011010000101110000000000000000000
000000100000001111100000000101000000000000001000000000
000000000000000111100000000000101001000000000000000000
000000000001001000000011100001000000000000001000000000
000000000010101011000000000000001100000000000000000000
000000000000001000000010000101100001000000001000000000
000000000000001011000000000000101100000000000000000000
000100100001000000000010000101100001000000001000000000
000000000100100000000100000000101010000000000000000000

.logic_tile 10 14
000010000000000000000010100001000000000000001000000000
000000100000000000000100000000100000000000000000001000
011000000000000001100000000001100000000000001000000000
000000000100001101000000000000000000000000000000000000
110000000001000001000110010101001000010100001100100000
010000000000000000000010000101100000000001010100000000
000000000001000000000110001101001000010100001100100000
000000100011010001000000000101100000000001010100000000
000000000000100000000010010111101000010100001100000000
000000000101010000000010100101000000000001010100100000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001011001000001000010100100000
000100000001010000000000000111101000010100001100000000
000100000000000000000000000101100000000001010110100000
110000000000001000000000010101101000010100001100000000
100000000000000001000010001011100000000001010100000010

.logic_tile 11 14
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000000000000000000000000111100000000000000000000000
100000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000110000110100000000
000000000010000000000000000001101111111001111100000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000010000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000

.logic_tile 12 14
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010010011011110010000100100000000
110000000000000000000010001011101111000010000100000000
000000000000000000000000000111001101000110100100000000
000000000000000000000000001011111110000000000100000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000011011110111101010000000000
000000000000000000000000000000100000111101010001000000
110000000000001000000000000000000000010000100000000000
100000000000000011000000001001001011100000010000000100

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 14
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 23 14
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001001000010000000000000000000000000000000
000000000000000111000000001011111100000110100000000000
000000000000000001000000000101011011001111110000000000
000000000000001000000110000001000000000000000000000000
000000000000001001000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000000001011001010001001010000100000
000000000000000000000000000101101100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000010000000000000000001000000000000000
000000000000000000000011011001000000000000
011000010000000000000000011000000000000000
000000000000000000000010011111000000000000
110000000000001011000000000101100000000000
010000000000001001100000000101100000000100
000000100000000111000011110000000000000000
000001000000001011000011010111000000000000
000010000000000001000010010000000000000000
000001001010000000100111001001000000000000
000000000000011000000000000000000000000000
000000000000100111000000001011000000000000
001010000000001000000000001011000001000000
000000001110001011000000000101001011000000
110000000001000000000000001000000000000000
010000000000000000000010000101001010000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000001110100000000000000000001010000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010011000000000000001000000000
000000000000000000010011000000000000000000000000010000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000001
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 2 15
000001001110000000000011100111100000000000001000000000
000010100000000111000000000000100000000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000001100100000000111100111000000000000001000000000
000000000001010000000100000000000000000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001001000000010000000000000000001000000000
000000000000001101000010110000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000010000000001101000000000000000000

.logic_tile 3 15
000000000000001000000000010000000000000000001000000000
000000000000001011000011000000001000000000000000010000
000000000000001101100000000011000000000000001000000000
000000000000000111100011110000100000000000000000000000
000000000000001111100000000000001000111100001000000000
000000000000001111100000000000000000111100000000000000
000000000000000111100000011111101101001001010000000000
000000000000000000000011011101001111010110100000000001
000001000000100000000000010111111101001000000000000000
000010100001010001000010110101101010000000000000000000
000010100000000001100010001001011110000000000000000000
000000000000001111000010111011111110000010000000000000
000001000000000000000000001001101011000010000000000000
000010100000000001000000000011001000000000000000000000
000000000000000001100010011011111001011100000000000000
000000000000000000100010001111111100111100000000000000

.logic_tile 4 15
000000000000000000000110001000000000100000010000000000
000000000000000000000100000111001011010000100000000000
000000000001001001100110101001101100110000000000000000
000000000000000101100010100001111001100000000000000000
000000001100000000000110100001100000000110000000000000
000000000000010001000000000000101011000110000000000000
000000000000001111100000000000000000000000000000000000
000000000100001111100000000000000000000000000000000000
000001000000100000000000011000000001001001000000000000
000000100001010000000010001011001010000110000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000000000101101011000100000000000000
000000000000000000000000000000001000000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000100000000000000000000000000000000000000100101000000
000000000000000000000011100000001011000000000110000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000100000000111001111001100000000000010100000
010000000001000000000100000011110000000010100000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000110000000
000100001110000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000001000000000000010010000000000000000000000000000
110000000000000000000000000000011100000000010000000001
100000001010000000000000001011001111000000100010000000

.logic_tile 6 15
000000000000101001100011100000001000000100101100100000
000000000001010001000000001111001000001000010100010000
011000000000000011100000001000001000000100101100100000
000000000000000000100000001111001000001000010100000000
010010000000000000000011100000001000000101000100100000
110000000000000000000110001011001111001010000100000000
000000000000010000000111001000000000010110100000000001
000000001010000000000100000001000000101001010010100001
000000000000000000000000010000001010000011110010000101
000000000000000000000010000000010000000011110010000110
000010100000000000000000000101100000010110100000000101
000000000000000000000000000000100000010110100010000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000001111000000000000
100000000000000000000010000000001001001111000010100110

.logic_tile 7 15
000100000000000111100000001111011011100000000000000000
000100000000000000100010011001111000000000000000000000
011000000000001011100111100000000000000110000000000000
000000000110000001100011000101001101001001000001000000
000000000000001000000000010101001101110011000000000000
000000000000000001000011001001101101000000000000000000
000010000000001001000000000000000001000000100100000000
000000000110000011000011110000001100000000000000000110
000000000000001111000010000001011101100010000000000000
000000000000000111100010000011011111001000100000000000
000000000000000111000010001111001101010111100000000000
000000000000000000100011101111011010000111010000000000
000100000000010001000000010001100000000000000100000100
000100000000000000000010000000100000000001000000100000
000100000000001000000010011101100001101001010000000000
000000001010001011000010100001001110110110110010100000

.ramb_tile 8 15
000000000110000000000000001000000000000000
000000010000000000000000001001000000000000
011010100000000111000011101000000000000000
000000000010000000100111111001000000000000
010010100001000111000011100111100000000000
110001100001000001100100001011100000000000
000000100000000000000000000000000000000000
000000000000000000000000001111000000000000
000000000110000000000000010000000000000000
000000100001010000000011011111000000000000
000000000001000000000000001000000000000000
000000000000000001000000000111000000000000
000010100000000000000111010101000001000000
000001000000100111000111110101001111000000
110000000001001000000111011000000000000000
010001000000000011000110010001001110000000

.logic_tile 9 15
000000000000000000010010000111000001000000001000000000
000000100000000000000000000000001111000000000000010000
000010001110000111100010100111000001000000001000000000
000000000000001101100110110000101101000000000000000000
000010000000001000000010100001100001000000001000000000
000001000000001011000100000000001010000000000000000000
000000000000001001000000000000001000111100001010000000
000001001010000011100000000000000000111100000000000000
000000000000000001000000000011111001100010000000000000
000000100000000001000010001011011000001000100000000000
000010100000100001000010010001111110100010000000100000
000000000001000000000010000011101010000100010000000000
000000000000001001000010010111011010100010000000000000
000000000000000011000111010011101011001000100000000000
000000100000001101000111101011101110100001000010000000
000001001010000001000100000111101001000000000000000000

.logic_tile 10 15
000000000000000001100110011111001000010100001100100000
000000000000000000000010000011000000000001010100010010
011000000001001000000000001000001000000100101100100101
000000000000101011000000000111001000001000010100000000
010000000000000000000010000111101000000100100100100000
110000000000000000000000000000001001000100100100000010
000000000011011000000000000011100000000110000100000000
000000000110000001000000000000001001000110000100000110
000010000000000000000000000101111110000001100100000000
000001000000000000000010000000001111000001100100000110
000010100000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000001000000110000000011111111100100000000000
000000000000000001000000001011001000111100010001000000
110000000001000000000000000000000000000000000000000000
100000001000000001000000000000000000000000000000000000

.logic_tile 11 15
000000000000000001100110010000000000000000001000000000
000000000000000000000010000000001010000000000000001000
011000000000000000000000011000001010000100101100000000
000000000000000000000010000011001000001000010100000000
000010100000000101000000001000001000000100101100000000
000001000000000000100000000111001001001000010100000000
000000000000000001100000001000001000000100101100000000
000000000000000000000000000011001001001000010100000000
000000000000000000000000001111101000010100001100000000
000000000000000000000000000111000000000001010100000000
000000000000000101100000001101101000010100001100000000
000000000000000000000000000011000000000001010100000000
000000000000000000000000001011101000010100000100000000
000000001010000000000000001001000000000010100100000000
110000000000001101100000000101001000000010000000000000
100000000000000001000000000001011001000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000001111001110000000000
000000000000000000000000001011001111110110110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111011010000000000000000
000000000000000000000010000101011011000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000010100000000000000000001000000000000000
000100010000000000000000001001000000000000
011000000000000000000000010000000000000000
000000000000000111000011101111000000000000
010010101000000000000110001101100000010000
110001000000001001000100000011000000000000
000000000000000011000000010000000000000000
000100000000001111000011011011000000000000
000010000000000001000010101000000000000000
000001000000100000100100000101000000000000
000000000000010000000000001000000000000000
000001000000100001000011100111000000000000
000000000000000000000000001101000001000000
000000000000000000000010000111001101000100
010000000001001001000000001000000000000000
010001000000001001100000001101001100000000

.logic_tile 26 15
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
100000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000011110000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000011100010000011000000000000001000000000
000000000000000000100010000000000000000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000001000000000000000000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101100000000000001000000000
000000000000001111000000000000001000000000000000000000

.logic_tile 2 16
000000000000000011100000000111100000000000001000000000
000000000000000000000011100000000000000000000000010000
000000000000000000000111000000000001000000001000000000
000000000000000000000100000000001101000000000000000000
000000001100101001000011110000001000111100001000000000
000000000001011011000011010000000000111100000000000000
000000000000001000000010111111101010001000000000000000
000000000000001011000110011101001010000000000000000000
000000000000000000000110100101101010000000000000000000
000000000000000000000000001111010000000001010000000000
000000000000000000000010000101001000000000000000000110
000000000000000000000000001011110000000010100000000000
000000000000000000000110000001001010010100000000000000
000000000000000000000000000000000000010100000000000011
000000000000001001100000001101011010000000000000000000
000000000000001101000000001001110000101000000000000000

.logic_tile 3 16
000000000000001111100011101001111010010000110000000000
000000000000001111100010100001111001110000110000000000
000000000000001011100110111011011001111100000000000000
000000000000001001100010011111111100110100000000000000
000000000000000011100010000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000100000101100111000101000000000110000000000000
000000001010000000000010100000101001000110000000000010
000000000000000000000110000101001011000000000000000000
000000000000000000000010100101101011000100000000000000
000000000000001101000110101001111110000000000000000000
000000000000000001000100001011111000000010000000000000
000010000000000000000000000011011011001001010000000000
000001000000000000000000000001111100010110100000000000
000000000000100000000110011000011011100000000000000000
000000001010000000000010100001001011010000000000000000

.logic_tile 4 16
000000000000000001100000000011001111010110100000000000
000000000000000101000000000001111111101001000000000000
000010100000000000000000000001011110000110100000000000
000000000100000000000000001111011101010110100000000000
000000000000001101000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011001011100101110010000000000
000000000000000101000010101101011010010100100000000000
000000000000000000000010001011001110111110000000000000
000000000000000000000000001111111010111111100000000000
000000000001000000000010101101011100101110000000000000
000000000000100000000010001101011000111101010000000000
000000000000101000000010110101111100000000000000000000
000000000001000001000011001111010000000001010000000000
000000000000000000000110001011101010111111010000000000
000000000000000000000100001101101110101001000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000000000000000010101011001100000000000000000
000000000000000111000010001111111011000000000000000000
000001001100001000000110000000011010101010100000000000
000010100000000011000000001001000000010101010000000000
000000000000010011100000001101111100100010000000000000
000000000000000001100010110011001010001000100000000000
000100000000000000000111000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000100000000000000000000010011011111110011000000000000
000000000000000000000010001011101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000010100111000001000000001000000000
000000000000000000010000000000001010000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000011100000001001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000001010101000010100001100000000000001000000000
000000000000000001100000000000101101000000000000000000
000000000000001001000010100111100001000000001000000000
000000000110001101000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000100101000000000111100001000000001000000000
000000000001000001000010100000101011000000000000000000
000000000000000101000010100111100001000000001000000000
000000000110000101000010100000101010000000000000000000

.logic_tile 7 16
000010100000000001000010111101111000010000000000000000
000000000000000000000010001101011001110000000000000100
000000000000000101000110000101111100001000000000000010
000000000000000000000010101011111111010100000000000000
000000000000000000000010111101101000010111100000000000
000000000000001001000010011111111101001011100000000000
000000000001000111000111001001101011010111100000000000
000000000000100111000110101011111100001011100000000000
000000000000000001000110001001101101001001010010000000
000000000000000001000010100111001011000000000000000000
000000000000010001010010010101011000010111100000000000
000000000110000000000010000001111110001011100000000000
000000000000000001000000001101011110010111100000000000
000000000000000111100010010101011100000111010000000000
000010000000010001100010011111011010000110100000000000
000000000100000000000110111111001011001111110000000000

.ramt_tile 8 16
000000011111000000000011101000000000000000
000000000000000000000000000001000000000000
011000010001001000010000000000000000000000
000000000000101011000000000011000000000000
110000000000000001000000001011000000000000
010000001010000001100000001011100000000000
000000000000000111100000001000000000000000
000000001010000000000000001111000000000000
000010100001000011100010001000000000000000
000000000000100000100010000111000000000000
000000100001000000000000000000000000000000
000001000100100000000010001111000000000000
000000000000000101100000000001000000000000
000000000000000000100010000101101110000000
010100000000000011100000001000000000000000
110000000000100001100010000111001010000000

.logic_tile 9 16
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000011101000110000000000001000000001000000000
000000000000000111110000000000001011000000000000000000
110000000000000000000000001000001000000100101110000000
110000000000000000000000000001001101001000010100000010
000000000000011000000000001000001000000100101100000001
000001000110000111000010110101001101001000010100000000
000000000000000000000110011111101000010100001100000000
000000000000000000000010000001000000000001010100000010
000000100000000000000000001111101000010100001100000100
000001000000000000000000000101000000000001010100000010
000100000000000000000011001111101000010100001100000000
000100000000000000000000000001100000000001010100100000
110000100000011001100000011000001001000100101100000001
100000001010000001000010000101001001001000010100000000

.logic_tile 10 16
000000000000011000000000001101011100111000100110000100
000000000100000001000000000001101000010100101100000000
011000000000001000000000001111111000111001110000000100
000000000000001111000000000011101011111110110000000000
000000000000000000000000011000000000000000000000000000
000000000000000000000010111101000000000010000000000000
000000100000000000000010100000000000000000000000000000
000001000110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010101100000000000011100000100000000000000
000001001010000000000010110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000100000000000000010100000000000000000000000000000
100001001010100000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000001100000011000000000000110000100000000
000001100000000000100010000001001100001001000100000000
000000000000000000000010100000011000000100000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101100000001101011001010110110000000000
000000000000000000100010001111111011101011110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101011100000000100000000
000000000000000000000000001111011011111001010100100100
000000000000000000000000001000011111101001110100000000
000000000000000000000000000101011001010110110100000000
110000000000000001100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 12 16
000000000000000000000000010000001110000010100100000000
000000000000000000000010100011000000000001010100000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011011110101000000000100000
010000000000000000000000000000110000101000000000000000
000000000000000101100000010111001100000001100100000000
000000000000000000000010100000101110000001100100000000
000000000000001000000010101101101110011110100000000000
000000000000001111000100000101101111101110010000000000
000000000000000000000010100000001110010101010000000000
000000000000000000000100000111010000101010100000000000
000000000000001000000110000111011000100000000000000000
000000000000000001000000000000011111100000000001000010
110000000000000000000000011101100001111001110000000010
100000000000000000000010001101001101111111110000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000010110001010011000000001000000000000000
000000000000000000100000001011000000000000
011000010000000000000000001000000000000000
000000000000001001000000000101000000000000
010000000000000000000111100111100000000000
110000000000000000000110010011000000000100
000010000000001000000111000000000000000000
000000000000001001000100000001000000000000
000000000000001001000010001000000000000000
000000000000101011000000000001000000000000
000000000000000000000000000000000000000000
000000000000001111000010001011000000000000
000000000000000000000110000011000001000000
000000000000000001000100001111001011000100
110000000000000000000000000000000000000000
010000000100000111000000001101001110000000

.logic_tile 26 16
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000001011000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000100000000000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000100000000000000000000000011001111000000000000000010
000000000000001111000000001101111010000100000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000110100000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000010001111010000001010000000000
000000000000000111000011110101001110000010110000000100
000000000000000001100010111011011000100000010000000010
000000000000000111100011100101111010010100100000000000
000000000000001001100110001011101011011100000000000000
000000000000000111100110101111111010111100000000000000
000000000000000101000111101001001011001001010000000000
000001000110000101000100001001011101101001010000000000
000000000000000101100000000101111000010000100000000000
000000000000000000000010001001001010010100100000000000
000000000000001000000010101101011011001001000000000000
000000000110001011000100000001011010001101000000000000
000000000000000111000000000111101101100000010000000100
000000000000000000100000001001001100110000010000000100
000000000000000000000110011000011000000010100000000010
000000000000001101000011001111000000000001010000000000

.logic_tile 3 17
000000000000000000000110001111011100000000010000000010
000000000000000000000100000111111110000000000000000000
000000000000001001100110000101101011101000000000000000
000000000000001001100110100101011001100000010000000000
000000001110000001000011100101101011100000010000000000
000000000000000101000010010101001010000000100000000000
000000000001010101000000010000001101111000000000000000
000000000000000111100011010101011000110100000000000100
000000000000001000000010011001011101111100000000000100
000000000000000001000010001001101000001000000000000000
000000100010000001100011100101101010101001000000000000
000001000000000001000000001011011010000000000000000000
000000000000000111000000010101101011010110100000000000
000000000000000000000010110011111100110110100001000010
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 17
000000000000000111100000000101111100000001000000000000
000000000000000000100000000101101101000110000001000000
011000000100000000000110011111101110000000100000000000
000000000100000000000010001101001000100000100000000000
010010100000000111100111000101101101000111110000000000
110001000000000000100000001111101101101111110000000000
000100000000001000000011111001111111010010100000000000
000000000000000001000010111001111011010001100001000000
000000000000000001100110011000011010000001010110000100
000000000000000000000110101101000000000010100110100100
000000000000000111000010010111111101100000000000000000
000000000000000001000111011011101100010110000000000000
000000000000000001000010101011111110111100100000000000
000000001110000000100000000111111110110011110000000000
110000000000000111000110101111100001001001000000000000
100000000000000000000010101111001101100000010000000000

.logic_tile 5 17
000000000000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000100000000000010110000000000000000000000000000
000000000000000000000000000101111101101101100000000000
000000000000000000000000000111011001011110110000000000
000100000000000001000000011001101111010110000000000000
000000000000000001000011110101101101101001010000000000
000000001110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100010000000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000100000000111000000001101111001110011000000000000
000000000000000000000000000101101100000000000000000000
000100000100000000000000000000001110101000000000000000
000000000000000000000000001001000000010100000000000000

.logic_tile 6 17
000001000000000000000110000111000000000000001000000000
000010100000000111000011100000001001000000000000010000
011000000000000001100011100111000000000000001000000000
000000000000000000000111100000101100000000000000000000
010100000000000111000011100111000000000000001000000000
110100000000000000000000000000101000000000000000000000
000000000000000111000110000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000101000110111001011110010110100000000000
000000000001010000000010101101111110000110100000100000
000000000000000011000000000000011111000011000100000000
000000000000000000000000000000011000000011000100000000
000100000000000001100111001111011100100010000000000000
000100000000000101100110101001101101001000100000000000
110000000000000000000010010101101011110011000000000000
100000000000000000000010001011001001000000000000000000

.logic_tile 7 17
000000000000000000000110000000000001000000001000000000
000000000000010111000011110000001010000000000000001000
011000000000001000000011111111011010010100001110000000
000000000100000001000010001001000000000001010100000000
010100000000000000000000000111001000010100001100000000
010100000000000000000000000001100000000001010100000000
000010000000000101100000000000001000000100101100000000
000000000000000000000000001011001001001000010100000000
000001000000000000000011000000001001000100101110000000
000000100000000000000000000001001000001000010100000000
000010000000000000000000000111101000010100001110000000
000000000000000000000000001011000000000001010100000000
000000000000000001100000010000001001000100101110000000
000000000000000000000010000001001001001000010100000000
110000000000000001100110001111101000010100001100000000
100000000000000000000000001001100000000001010101000000

.ramb_tile 8 17
000010101110000000000111110000000000000000
000000010000000000000111011111000000000000
011000000001010000000000000000000000000000
000000000010000000000000001001000000000000
110000000000000111000111000111100000000000
010000000000000111100110001001000000000000
000010000001011000000111001000000000000000
000000000000100011000110001101000000000000
000000000000000000000000010000000000000000
000000000000000000000011111101000000000000
000000100000000000000000001000000000000000
000001001010101111000000000101000000000000
000000000000001000000111000101000001000000
000001000000000111000100000101101011000100
110010100000010000000000000000000000000000
010000001010000001000000000111001010000000

.logic_tile 9 17
000000000000101001100000001000001000000100101100100000
000000000001010001000011111001001000001000010100010100
011010100000000000000000001000001000000100101100000001
000001000000000000000011101101001000001000010100000010
010000000001000111000000001111001000010100000110000000
010000000000100000000000001001100000000001010100000010
000100000001010000010010000101011100000010100010000010
000000000100000000000111100000000000000010100010000000
000000000000000001000000001111101101110000110000000010
000000000000000000100000001101001001110001110000100000
000010000000000001100000000000011001000011000100000000
000000001010000001000000000000011100000011000100100000
000000000000000000000000010111111101000101000100000000
000000000000000000000010000000101001000101000100000010
110010000000010000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001011000000000000001000
011000000000000111100000001001101010110111101100000000
000001000000001111000000000011011100101101111100000000
010000000000000000000110000011101000011110110100000000
010000000000000000000000000000001101110111101100000000
000000001000000000000000000111101010010111110100000000
000000000000000000000000000000110000010111111100000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000101001101000000100000000000
000100000000000000000000000011111000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110101000011110101011110000000000
100000000000000000000000000001010000010111110000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101100110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001101111110100010100000000
000000000110000000000000001001111000010100100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000000001001001000000110000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101101010101011110100000000
100000000000000000000000000000010000101011110100000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010111001111011111111100000000010
000000000000000000000011001001111010101111010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101011111111110000000010
000000000000000000000000000101011001101011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000010100001010000000000000000000000000000
000000010000100000000000000111000000000000
011000000000000000000000000000000000000000
000000000010000000000011100011000000000000
110010100000000000000000000111100000000000
110000000000000001000000001011000000000100
000010100000000000000000000000000000000000
000001000000001011000000001011000000000000
000000000000000001100110011000000000000000
000000000000000000100111111011000000000000
000000000000001000000000010000000000000000
000000000000000111000011000111000000000000
000000000000000001000111101101000001001000
000000000000000001100100000111001001000000
110000000000000001000000011000000001000000
010000000000001011000011011111001010000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000011000000000000001000000000
000000000000000000010011100000100000000000000000001000
011000000000001001100011100111000000000000001000000000
000000000000001001100000000000100000000000000000000000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000000111000000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000101100111101000011100111000000000000000
000000000000000000100000000001011010110100000000000000
000000000000000000000010100101011111111000000000000001
000000000000000101000000000000011000111000000000000000
000000000000000000000010100101100000010110100100000000
000000000000000000000000000000100000010110100110000100
110000000000000000000010101001011010000000000000000000
100000000000000000000000001001101100000010000000000000

.logic_tile 2 18
000001000000000111100000000000000000000000001000000000
000000100000000111100000000000001000000000000000001000
000000000000010111100000000111100000000000001000000000
000000000000100000100000000000000000000000000000000000
000000000001010000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000011100001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000011100000000000100000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000100000000000001101000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001011010000000000000000000
000000000000000111000000000111000000010100000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000011101010101000000011000000
000000000001001011000000000000010000101000000010000000

.logic_tile 4 18
000000000000000000000000000101100000000000001000000000
000000001100000000000000000000000000000000000000001000
000000000000000101000000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000111000011100000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000011100101000000000000001000000000
000000000110000000000000000000001100000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000000000000000011000001100000010000000100
000000000000000000000000000000101111100000010000100000
000000000000000000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000100
000000000000000000000000000000010000000011110100000001
110000000001000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 6 18
000000000000001001100010000001100000111111110000000000
000000000000000011010010110001000000000000000000000000
000000000000101101000111001000001111100100000000000000
000000000000010001100110110101011011011000000000000000
000101000000101111000010111101001110100000000000000000
000100100001001011000111011011101100000100000000000000
000000000000000000000000000001001010100010000000000000
000000000000001101000010001001101100000100010000000000
000001101100001011000000010111001011100010000000000000
000010000000000011000010001101101110000100010000000000
000010000000001001100110110011011000101000000000000000
000001000000000101000110000001100000000000000000000000
000100000000001101100110001001111100100010000000000000
000100000000000001100011001001111110001000100000000000
000000000000000001000000001011100001010110100000000000
000000000000000000100010011111001100001001000000100000

.logic_tile 7 18
000000000000001001100111000000001000000100101100000000
000000000110010001000011110011001000001000010101010000
011000000000000001100000010000001000000100101100000000
000000000000000111000011100111001000001000010101000000
010000000000001011100010010101001000000101000100000000
110000000000000011100010000000101100000101000100000000
000100000000001011100110011101111001001001010010000000
000000000001000011100011010001101011000000000000000000
000000000000000011100000001101001101100010000000000000
000000000000000011000011111001001111000100010000000000
000000000000010000000010001101011011010111100000000000
000000000000000000000000000101001110001011100000000000
000000000000000111000011110011100000101001010000000100
000000000000000011000110111001101101111001110011000100
110100000000001000000010100111001110010111100000000000
100000000000000111000100001111011001001011100000000000

.ramt_tile 8 18
000000110000000011100111001000000000000000
000001000000000000100100000011000000000000
011000111100011000000000000000000000000000
000001000000000111000000000001000000000000
110010101100000001000010000111100000000000
110001000000000001000010001101000000000000
000000000000010011100000000000000000000000
000000000000000000100010001101000000000000
000001000000000000000000001000000000000000
000000100000000000000010000101000000000000
000010100001000000010000000000000000000000
000000000100100111000000000101000000000000
000000000000000000000010000001000000000000
000000000000001001000000000101101101000000
010000000001000000000000000000000001000000
010000000000100001000000000111001011000000

.logic_tile 9 18
000010000000000111100111100011100001000000001000000000
000000000000000111110100000000001010000000000000001000
000000000000100000000110100001000001000000001000000000
000000000001011001000111100000001111000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000001000000000011100000010011100001000000001000000000
000000100110000000000011010000101110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000010111100001000000001000000000
000000000110000000000010100000101001000000000000000000
000000000000000000000010100101100001000000001000000000
000000000000000000000010100000101110000000000000000000
000100000000001101000011100111000000000000001000000000
000000001010000011000110000000101001000000000000000000

.logic_tile 10 18
000000000000001011000011101001001111100010000000000000
000000000000000001000010111101111111000100010000000000
000000000000000000000111000111011011000010000000000000
000000000100000000000100000001001101000100000000000000
000000000000000001100111111011001010100010000000000000
000000000000000111000010000011001011000100010000000000
000000000000001101000010001001001111110011000000000000
000000000000100011100000001001111010000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111000000000000000000000000000000
000000001000100101000000000000000000000000000000000000
000010000000100011100010100000000000000000000000000000
000000000001010000100010101111000000000010000000000000
000000000000000000000010100001001010100000000000000000
000000000000000000000000001101001101000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000010000001000000000000000000000000000
000000000000001011000000000111000000000000
011000010001000000010010001000000000000000
000000000000100000000100001111000000000000
110000000000000000000000000101100000000000
110000000000000000000010000001000000001000
000010000000000111000000001000000000000000
000000000000000111000000000011000000000000
000000000000000000000010100000000000000000
000000000000000000000110001011000000000000
000000000000001111000011001000000000000000
000000000000001011000000001001000000000000
000000000000000001000111001011000001001000
000000000000000000000100000101101100000000
110000000000000111000000000000000001000000
110000000000000000100010001101001101000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000001011100111000000000000000000001000000000
000000000000001011000000000000001010000000000000001000
000000000000000000000111000111000000000000001000000000
000000000100000000000000000000001001000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000001000111100001000000100
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000010000
000000000000010000000111000000000001000000001000000000
000000000000100000000000000000001110000000000000000000
000000000001000000010000010000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000111100000000000000000000000
000000000000000001000100000000000000000001000000000000
000010100000010000000010100000000000000000000000000000
000001001010000000000010100000000000000000000000000000
000000000000000000000010100011111001010110100000000010
000000000000000000000000000011111111000110100000000000
000000100001010101000110000011111110000000000000000000
000001000000000101000100001101101101000010000000000010

.logic_tile 3 19
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000010000011000000000000001000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001111000000000001100001000000001000000000
000000000000001011000010010000001010000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000001011000000000000101010000000000000000000
000000000000001000000000000111100001000000001000000000
000000000000000011000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000011101100000000000000001000000001000000000
000001000000100101000000000000001001000000000000000000

.logic_tile 4 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000000000000000000000000000
000000001100000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000100000001000000000000011111001110000010000010000000
000000000000100000000010011101011111000000000000000100
000000000000000000000010100101100000010110100010000100
000000000000000000000100000000100000010110100000000100
000000000000000101000000000000000001001111000010000110
000000000000001101000000000000001100001111000000000100
000000000000000101000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000001101000000010110100010100000

.logic_tile 5 19
000100000100000111000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000001000000000000000111100001000000001000000000
000000000000100000000000000000001110000000000000000000
000100000000000001000000010000000000000000001000000000
000000000000000111000011010000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000010100011100001000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000010000000001000111100001000000100
000000000000000000000010010000000000111100000000000000
000000000000000000000011100101101010001110000000000000
000000000000000000000000000000111010001110000010000000
000000000000000001000010000101011110000000100000000000
000000000000001001000000000101011011000001010010000000

.logic_tile 6 19
000000000000000001100000010111100000000000001000000000
000000000000000000000010000000000000000000000000001000
011000000000001000000000011000011100000100101100100000
000000000000000001000010001011001000001000010100000000
010000000000100000000011101000001000000100101100000000
110000000001000000000000000111001001001000010100000000
000000000000000001100000001111001000010100001100000000
000000000000000000000000001011100000000001010100000000
000000000000100000000000001000001001000100101101000000
000000000000000000000000000111001000001000010100000000
000000000000000000000010001101101000010100001100000000
000000001010000101000000001011000000000001010100000000
000100000000000000000110001000001001000100101100000000
000100000000100000000000000111001001001000010100000000
110000000000000001000110001111101000010100001100000000
100000000000000101000000001011100000000001010100000000

.logic_tile 7 19
000100100000001101100110110101100000000000001000000000
000101000000001111000111010000001110000000000000001000
000000000000001101110110110101100000000000001000000000
000000000000000011000010100000101000000000000000000000
000000000001000011100110110101000000000000001000000000
000000000000100111000010100000101000000000000000000000
000000000000000000000011100101000001000000001000000000
000000000000001101000000000000101101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000010000001100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000100001000001000000000101000001000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000

.ramb_tile 8 19
000100000000010000000000001000000000000000
000000010000000000000000001001000000000000
011010000000000111000011101000000000000000
000000000100000111000111101001000000000000
110000000000000000000111001001100000000000
010000000000000001000000001011000000001000
000000000001010000000000001000000000000000
000001000000000000000000000111000000000000
000000000110000011100000000000000000000000
000000001010000000000011101111000000000000
000000000000010111000111011000000000000000
000000000000000000000011001011000000000000
000000000000000000000111000101000001000000
000000000000000000000100001101001111000100
010000100000010000000111000000000001000000
010000000000000001000100000011001100000000

.logic_tile 9 19
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000001000000110000000000001000000001000000000
000000000000000001000000000000001001000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000010100001010000000110000000001000111100001000000000
000001001010100000010100000000000000111100000000000000
000000000000000000000110101011011101100010000000000000
000000000000000001000010001111111101000100010000000000
000010000000000000000110100001111010010110100000000000
000000000000000000000010001001010000000001010000000100
000000001111000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000010110100010000100
000000000100000000000000001111000000101001010001000010

.logic_tile 10 19
000001100000000000000010001001111111110011000000000000
000000000000000000000011101111001000000000000000000000
011000000000001011100000000101101001000011000000000000
000000001110000011000000000111111010000000000000000000
010000000000000000000010001000000000000000000110000000
110000000000001111000000000111000000000010000100000000
000000000001000000000111100000001110000100000110000000
000000000000100111000100000000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000100000000
000000000000000111100100001001000000000010000100000000
000010000000000000000011100011101011111001010000000000
000000000000000101000000000000101100111001010001000000
110000000000000011100010101000000000000000000100000000
100000000000000101000000000011000000000010000100000010

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000011000000000000000000110000000
000000000000000111000011010111000000000010000100000000
010010100000000000000111000000000000000000000100000000
110001000000000000000000001001000000000010000100000100
000000000000000000000000000000011000000100000100000000
000000000000000000000011100000010000000000000100000100
000000000000000000000000000101100000000000000110000000
000000001010000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000110000010
100000000000000111000000000000000000000000000100000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000101000000000000000100000010
000000000000000000000000000000100000000001000100000011
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000001
010000000000000000000010000000001111000000000100000100
000000000000000011000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000011110000010000000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001111000000000100000011
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000010000000000000000000111000000000000
011000000000000000000011111000000000000000
000000000000000000000011001111000000000000
010000000000001000000110001101000000010000
110000000000000101000100000111000000000000
000000000000000000000000011000000000000000
000000001010000000000010100111000000000000
000000000000000001000000001000000000000000
000000000000000000100000001001000000000000
000000000000000000000000010000000000000000
000000000110000001000011100111000000000000
000000000000000001000000001101100001000100
000000000000001001000000001011101111000000
110000000000000001000111001000000000000000
010000000000000001000110001001001100000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001100000000000000001000
000010000000000000000000000011000000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000011000011000000101010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000

.logic_tile 2 20
000000000001000000000000000000000000000000001000000000
000000000100000000000000000000001111000000000000001000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010000001010000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000011000000000000001100000000000000000000
000000100000000000000010000111100000000000001000000000
000001001100000101000000000000101110000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000011000010100000100000000000000000000000
000000000000010000000111000000000000000000001000000000
000000001100100000000110000000001101000000000000000000

.logic_tile 3 20
000000000000000000000000010011000000000000001000000000
000000000010000000000010010000100000000000000000010000
000010100000001000000000000011100000000000001000000000
000001000000000111000011110000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000011100000000000111100000000100000
000000000000010000000011110111100000010110100010000000
000000000000001111000011100000100000010110100000000101
000000000000000000000110000000000001001111000010000100
000000000000100000000000000000001011001111000000000001
000000100001001000000000001001111101000000000000000000
000001000000100001000010101101011111010000000000000000
000000000000000101000000000000001110000000100000000000
000000000000000101000000000111001001000000010000100000
000000000000000000000010000001111101000000000000000000
000000000110000000000010001101111010010000000000000000

.logic_tile 4 20
000000000000000000000110100000000000000000001000000000
000000000000000000000010110000001011000000000000001000
000010000000000000000000000001000000000000001000000000
000000000000001101000000000000101100000000000000000000
000000000000100000000010100011000001000000001000000000
000000000001000000000100000000001000000000000000000000
000000000000001101000000000101100000000000001000000000
000000000000000101000000000000001100000000000000000000
000000001110000111100010100000000000000000001000000000
000000000000000000000110110000001101000000000000000000
000010100000000000000000000000000000000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001010000000000000000000

.logic_tile 5 20
000101000000000001100110000000000001000000001000000000
000000100000000000000010110000001110000000000000001000
011000000000000000000000000000011110000100101100100001
000000000110000000000000001101001000001000010100000000
110000000000000000000000000111001000010100001100100000
110000000000000000000010111001100000000001010101000001
000000000000000000000110000000001000000100101110000000
000000000000000000000000001101001001001000010101000001
000000000000000000000000000000001001000100101100000100
000000000000000000000000001001001100001000010100000000
000010000000001001100000010000001001000100101100000100
000000000000000001000010001101001100001000010101000000
000000000000010000000111010000001001000100101110000101
000000000000000000000110001001001101001000010100000110
110000000000000001000000000101101000010100001110000100
100000000000000000000000001101100000000001010100100000

.logic_tile 6 20
000000000000000001100111101000001000000100101100100000
000000000000100111000000001101001100001000010100010000
011000000000000000000000000000001000000100101100000000
000000000000000000000000001101001000001000010100000010
010000000000000000000110100101001000000100100100000001
110000000000000000000110000000101101000100100100000000
000000000000000000000010010000000000001111000000000000
000000000000000000000011010000001110001111000000000000
000000100001001000000000010001011010000000100001000000
000000000000000001000010000001111111000000000000000000
000000000000000000000000000001001111000000000001000000
000000000000000000000000001001011011000100000010000000
000000000001101000000111000101101000000000000011000000
000000000000101011000100001111111000000000100000000000
110001000010000000000000001001001110000000000001000000
100010000000000000000000001101011001010000000000000000

.logic_tile 7 20
000000000000001000000011110101100000000000001000000000
000000000010000101000110100000101000000000000000010000
011000000001001000000000000101000000000000001000000000
000000000000100001000000000000001011000000000000000000
010001000000000101100010010101100000000000001000000000
110000000000000000000011110000001001000000000000000000
000000000000001011100000010000001000111100001000000000
000000000000001011100011010000000000111100000000100000
000000000000000000000000000000011111000011000100000000
000000000000000000000000000000001000000011000110000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000001000000000000000000001000001001111001010001000000
000000100000000000000000000101011110110110100011000000
110000000000001011100000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.ramt_tile 8 20
000000010000000000000000001000000000000000
000000000000000000000000001011000000000000
011000110001010000000111000000000000000000
000010000000000000000100000111000000000000
110010101100010001000000000011000000000000
010001000000001001100010010111100000000000
000000000000000000000010001000000000000000
000000000110000000000000001111000000000000
000000000000000000000010001000000000000000
000000000000000000000010000111000000000000
000000000000000000000000000000000000000000
000000000110001111000010110101000000000000
000000000000001001000000001001100000000000
000001001110000011000000001101101010000000
110100000000000011100000001000000000000000
010000000010000001100010000111001011000000

.logic_tile 9 20
000000000000001111100000010001000001000000001000000000
000000000000001111100011000000001010000000000000001000
000000000001010011100000000001100000000000001000000000
000000000000000000000011110000101101000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000111000000000000001100000000000000000000
000000000001001101000010110001000001000000001000000000
000000000000000011100111100000001010000000000000000000
000000000000000000000010000001100001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000001001000000000111000000000000001000000000
000000000000001111000000000000001010000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000000000000000000000001100000000000000000000
000100000001010000000000000001000001000000001000000000
000000000000000001000000000000101011000000000000000000

.logic_tile 10 20
000000000000000101000111001011011101000110100000000000
000000000100000000000010111011101010001111110010000000
011010000000000001100000000101100000000000000100000000
000001000001000000000010110000100000000001000100000000
010000000000000001110110010001011001100000000000000000
010000000000000101000011011101001111000000000000000000
000000001010001101000011111011101100100010000000000000
000000100000001001000111001111001011001000100000000000
000000000010000000000010111111111010010111110000000000
000000000000000111000011011001001010101111010000000100
000001000010000011100010110111011110110011000000000000
000010000000001101100110101001101110000000000000000000
000000001000001001000110110111001010010110100000000000
000000000000001011000010001011100000000001010000100000
110000000000000101000110001011101111110011000000000000
100010100000000111100010111101101101000000000000000000

.logic_tile 11 20
000000000000000000000011100000000001000000100100000000
000000000000000000000111100000001011000000000101000100
011010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010011100000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000111010000000001000000100100000000
000000000000100000000011010000001101000000000101000001
000000000000000000000000000000000000000000100100000000
000000000110000000000000000000001011000000000101000000
000000000001010000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000101100000000000000100000000
000000000000000000000000000000100000000001000110000000
110000000000000000000000000000000000000000100110000010
100000000000000000000000000000001001000000000100000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000100000010000000000
000000000000000000000000001011001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000010000000000000000001000000000000000
000000000000000000000010011011000000000000
011010010000000000000111000000000000000000
000000000000000000000100001101000000000000
110000000000000111000000000111100000000000
010000000000001001000011100101000000000000
000010100000000000000000001000000000000000
000001000000000000000000001001000000000000
000010000000000000000011010000000000000000
000001000000000000000011111001000000000000
000000000000011000000000001000000000000000
000000000000000111000010001111000000000000
000000000000000001000000011111000000000000
000000000000100000000010010111101110000000
110000000000011011100000000000000000000000
010000001100101001000010000101001101000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000111000011110101000000000000001000000000
000000000000001111100111110000000000000000000000001000
000000000000000111000000000001000000000000001000000000
000000001100000000100000000000000000000000000000000000
000000000000001000000000000001000000000000001000000000
000000001000001111000000000000100000000000000000000000
000000000000011000000000010000000000000000001000000000
000000001110100111000011100000001000000000000000000000
000001000000001000000000000001100000000000001000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 2 21
000000000000000000000110000001000000000000001000000000
000001000000000000000100000000100000000000000000010000
000010000000001000000111000000000001000000001000000000
000001000000000011000000000000001010000000000000000000
000000000000000000000111100000001000111100001000000000
000000000000000000000100000000000000111100000000100000
000000000000101000000000001101011001000001000000000000
000000000100011001000010001001101011000000000000000000
000000000000000000000000000111101110000011100000000000
000000000000000000000000000111101111000011110000000001
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 3 21
000000000001001011100000011011101011100000000000000000
000000000000000111100011100111001101000000000000000000
000000000000000000000110000011011011010000000000000000
000000000000000000000000000000001001010000000001100000
000000000000001000000000000000001010000011110000100000
000000000000001111000011110000000000000011110001000110
000000000000010001000011110000000000010110100000000000
000000000000000000100011110111000000101001010001100110
000000000000000000000000000000011010000011110010000000
000000000010000011000000000000010000000011110000100010
000000000000000101100110100001001000000001010000000100
000000000000000000000010000000010000000001010000000000
000000000000001000000000001111101010101000000010000000
000000001000100111000000001101110000000000000000000000
000000000000000011100000011000000000010000100000000000
000000000000000000100010101011001000100000010000100010

.logic_tile 4 21
000000000000000000000110000000001000111100001000000000
000000000000000000000100000000000000111100000000010000
000000000000001000000110011011111001001000000000000000
000000000100001001000110011101011001000000000000000000
000000000000000001100000010000001000000011110010100001
000000000000000000100010010000010000000011110001000001
000000000000001001100111110000000000010110100010100001
000000000000011001100110001101000000101001010001000100
000000000000000001000000001000000000010110100010000100
000000000000000000000000000001000000101001010001100000
000000000010001000000000001101111010000000000000000000
000000000000000101000000000101101110000100000000000000
000000000000001101000000000011001111000010000000000000
000000000010100101000000000101001011000000000000000000
000000000000010001100000010111101111100000000000000000
000000000000100000000010101001001111000000000000000100

.logic_tile 5 21
000000000000101101000000000000001000000100101110000000
000000000000000001100000001011001000001000010101010000
011000000000000101000010100011001000000100100100000000
000000000000000101000010100000101100000100100101000000
110000000100000101000010100101111100100000000000000000
110000000000000000000010100000011110100000000000000000
000000000001001000000000001001111001000000100010000000
000000000000100001000000000001101001000000000000000000
000000001110000001100000010101011001000000000000000000
000000000000000001000010001101101000000001000000000000
000000000000000000000110001101011000001000000010000000
000000000000010000000000000001101011000000000000000000
000000000000000101100010000000001010000100000000000000
000000000000010000100000000011011010001000000000100000
110000100000000000000000000001000000000000000000000000
100001000000000000000000000001001100010000100000000000

.logic_tile 6 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000100000000110000001100001000000001000000000
000000000000011111000000000000001111000000000000000000
000000100001000000000010100111100001000000001000000000
000001000000100000000000000000001000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000010000100000000000001101000000000000000000
000000000000001000000010100000000000000000001000000000
000000000000000101000100000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000011010000011110000000000
000000000000011101000010110000000000000011110000100000

.logic_tile 7 21
000100100000000000010000001000000000010110100000000000
000100000000000000010000001111000000101001010000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110101000000000000000000000000000
000000000000000000000100000011000000000010000000000000
000000100000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.ramb_tile 8 21
000000000000000011100111110000000000000000
000000010000000000000111011111000000000000
011000100001000111000111010000000000000000
000001001010100000000011001001000000000000
110000000000000000000111001101000000000000
010000000000000001000100001001000000001000
000010000000010000000111001000000000000000
000000000000000000000110001101000000000000
000000000000000000000010110000000000000000
000000000000000000000111111101000000000000
000000100000000000000000001000000000000000
000001000100001111000000001001000000000000
000000000000000000000111000011000001000000
000000000000000000000100001001101011000100
110000000001000000000000000000000001000000
010000000110100000000000000001001000000000

.logic_tile 9 21
000000000000000000010000000111000001000000001000000000
000000000000000000010000000000101001000000000000010000
011000100000000000010000010000000001000000001000000000
000001000110000000000010000000001011000000000000000000
110000000000000000000000000111000000000000001000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000001000111100001000000001
000000000000000001000011100000000000111100000000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000010000101000000000010000100000011
000000000000000000000000000011100000000000000100000000
000000000000000101000000000000000000000001000100000000
000000001010000000000000000101100000000000000110000000
000000000001000001000010000000000000000001000100000000
110110000000010001000000000111100000000000000100000000
100000001010000000100000000000000000000001000100000000

.logic_tile 10 21
000000000000001000000010111000000000000000000100000000
000000000000000001000110000001000000000010000100000000
011000000000000000000000000001011010000110100000000000
000000000000001101000000001001001101001111110000000000
010000000001010000000010100111111100111100010000000000
010000000000000000000110010000011011111100010000000000
000000001011010101100000010000000001000000100100000000
000000000000101001000010000000001111000000000100000000
000000000000000000000110110000001110000100000100000000
000000000000000000000011000000010000000000000100000001
000000000000000000000010000000001111111100010000000000
000000000000000001000000001011001110111100100001100000
000000001000000001000110000000001010001100000000000000
000000000000000000000010000000011101001100000000000100
110000000000100000000000001011101111010111100000000000
100000000000011101000010011101011010111011110000100000

.logic_tile 11 21
000000000000000000000000010111000000000000000100000000
000000000000000000000010100000100000000001000100000000
011000000000011000000011110111011001010111100000000000
000000000000100001000110000101101101000111010010000000
010000100000000000000110000101101110000110100000000000
010001000000001101000010111101001111001111110000000100
000000000000000011100111100011011011000100000010000000
000000000000000101100100000000111110000100000000000001
000000000110000000000010110000000001000000100100000000
000000001100000000000011000000001010000000000100000000
000000000000000000000010101001101110010111100000000000
000000000000000111000010001011111011000111010000000000
000000000000001000000010100000000001000000100100000000
000000000000000001000111100000001100000000000100000000
110000000000001000000000000011101011000110100000000010
100000000000000011000000001011111001001111110000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000111100000001111111011000110100000000000
000000000000000101100000001011111000001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101111111000000000000000000
000000000000000001000000000001001010001001010000100000
000000000000001011000000010000000000000000000000000000
000000000100000001000010010000000000000000000000000000
000000000000000011100000000101001111000110100000000000
000000000000000000000000001111011101001111110000000000
000000000000000000000000000111011100010111100000000000
000000000000000000000010000001111100001011100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000

.ramb_tile 25 21
000000100000010011100000000000000000000000
000001010000100000100000000111000000000000
011000100000000111000000001000000000000000
000001000000000000000000001111000000000000
010000000000000000000111000001000000010000
110000001110000000000000000011000000000000
000000000000000000000111001000000000000000
000000000000000000000100000011000000000000
000000000000010001000000001000000000000000
000000001110000001000000001111000000000000
000000000000001001000000000000000000000000
000000000000000111100000000111000000000000
000000000000000001000000001001100001000000
000000000000000001100011100111001011010000
110000000000000111100111000000000000000000
010000000000000000100010011111001100000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000001100000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000010100011000000000000001000000000
000000000000000000000110010000101001000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000001000111100001000000000
000000000000000000100000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101001111111110000000000
000000000000000000000000000101011010111011110010000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000110010101100000000000001000000000
000000000000000000000110010000000000000000000000001000
000000000000001000000111000000000001000000001000000000
000000000000000111000100000000001011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000011000000000010111100000000000001000000000
000000000000101001000011100000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000001101000010000000101110000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001011100000000011100001000000001000000000
000000000110001101100000000000101110000000000000000000

.logic_tile 3 22
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001010000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000110010000000000000000001000000000
000000000000000000000110010000001011000000000000000000
000000000000001001000010000000000000000000001000000000
000000000000001001000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000101100000000000001000000000
000000001110100000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000001010000000000000000000101001000000000000000000

.logic_tile 4 22
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000010000000010100000100000000000000000000000
000000000000000000000111000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010010000100000000000000000000000
000100000000001000000000000000000000000000001000000000
000000000000001001000000000000001101000000000000000000

.logic_tile 5 22
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000010001000000000000000011001000011000000000000
000000000000000011000000000000001011000011000001000000
000000000000001000000000000000001010001000000000000001
000000000000001111000000001111001110000100000000000000
000000000000000000000000000000000000010110100000100000
000010000000000000000011101011000000101001010000000000
000000000010000101100110100111000000010110100000000000
000000000000000000000000000000100000010110100000000010
000000000000000000000110001111000000100000010000000000
000000000000000000000000001011001010000000000000000010
000000000000000011100010010011000000010110100000000000
000000000000000000100010100000000000010110100000100000
110000000000000000000000000000001110000100000100000000
100000000000000000000000000000010000000000000100000000

.logic_tile 6 22
000000000000000000000000000001100000000000001000000000
000000000000010000000011110000100000000000000000001000
011000000000000000000110000000011110000100101100000000
000000000000000000000000000101011100001000010100000000
010000000000000001100110010101001000010100001100000000
010000000000000001100010000101100000000001010100000000
000000000000100101100000000101001000010100001100000000
000000000000000000000000000101100000000001010100000000
000000000000000001100000000111101000010100001100000000
000000000000000000000000000101000000000001010100100000
000000000000000011100111000111101000010100000100000000
000000000000000000100100000101000000000001010100000000
000000000000000000000111001011111100000000000001000000
000000000000000000000100000101101111000100000000000000
110000000000001001100110001000000000000110000100000000
100000000000000001000000001001001010001001000100000000

.logic_tile 7 22
000000000000000101100111110011011110111100000010000000
000000000000000000000010101101011001011100000000000000
011000000100001101100010101101111000000000100000000000
000000000000000101000100000001101000000000000000000000
110000000001000111100110110101011010010110100010000000
010000000000000000100010100111101011100001010000000000
000000000000001101000110100000000000000110000000000001
000000000000000001100011111001001101001001000000000100
000000000000000001100010001001011001000000000000000000
000000000000000000000010000001001011010000000000000000
000001000000100000000000010000001110000011000010000001
000010000000000000000010000000011101000011000001000000
000000100000000111000011100000000000000000000100000000
000000000000000000100100000101000000000010000100000000
110000000000000000000000011101111101000110100010000000
100000000000000000000010011101011001001111110000000000

.ramt_tile 8 22
000001010000000000000000001000000000000000
000000000000000000000000001011000000000000
011000010000011101100011000000000000000000
000000000110000111000100000101000000000000
110000000000001001000010000111000000000000
110010000000000011000110000111000000000000
000000100000010011100000001000000000000000
000001000000000000100000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000000101000000000000
000010000000000001000000011000000000000000
000000001000000000100010011001000000000000
000010000000001001000010000001100000000000
000000000010000101000000001101001010000000
010000000000000000000000001000000000000000
010000000000000001000000000011001011000000

.logic_tile 9 22
000000000000000111100000000001011010010110100000000010
000000000001011111100010110101001000100000000000000100
011000000000000001100011101111011011000110100000000000
000100000000100000000100000011111000001111110000000001
010000100000000001000000000000000000000000100100000000
010001000000000000000000000000001100000000000100000000
000100000001011111100111010101111101000110100000000000
000000100000100011000110011111111001001111110000000000
000000000000000000000011100011001111000000000010000101
000000000000001001000000000101101100000001000010100010
000010100000001101100000000111000000000000000100000000
000000000100001111000010000000000000000001000100000000
000000000110001011100110110101100001100000010010000001
000000000000001111000010000000101010100000010010000010
110000000000001000000000000000000001000000100110000000
100000001010000101000000000000001110000000000100000000

.logic_tile 10 22
000000000000000101000110100000011110000100000100000000
000000000000000000000010100000000000000000000100000000
011000000000001000000110000011111010011111110000000000
000000000000001011000010100011101001111111110000000100
010000000100000000000110011101111100000110100000000000
010000000000000000000110000001101111001111110000000000
000000101010000001100111110111011000010100000000000000
000001000000001111100010100000010000010100000000000000
000010000000000101100010000011011000000010100000000010
000000000000000000000000000000110000000010100010000010
000000000000001101000000010011100000000000000100000000
000000000000001011100010000000000000000001000100000000
000000000000000001000010000011111011010111100000000000
000000000000000000000000001101001111000111010000000000
110000000001010101000110000101111110011111110000000100
100000000000000111000100001101101000111111110000000000

.logic_tile 11 22
000010100100000111100000010001000000000000000100000000
000000000000000000000011000000000000000001000100000000
011000001010000000000000000011111001010111100000000000
000000000000001101000000000011001110000111010000000000
110000000000000000000111000000000000000000100100000000
010000000000000000000000000000001110000000000100000000
000001000001001000000000000000011110000100000100000000
000010000000100101000000000000010000000000000100000000
000000000000001011000000000000011110111001010001000100
000000000100000111000010111001011100110110100001000000
000000000000010000000110101111001011010111100000000000
000000000000001001000000000111111101001011100000000001
000000000000000011100110000000011010000100000100000000
000010000000000000100000000000000000000000000100000000
110010100000001011100111010111100000000000000100000001
100001000111000111100011100000000000000001000100000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010010000000001000000110100000000000000000000000000000
110001000000000111000100000000000000000000000000000000
000000000110001000000000000000011000000100000100000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000101000000
000100000000000001000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000001111000000010000100000000100
100000000000000001000000000111001010000000000011100000

.logic_tile 13 22
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 18 22
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000001000000001101101011010111100000000000
000000000000000101000000000001111100001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000101000000001011111010001000000010000000
000000001010000000000011000111101000101000000000000000
000000001110001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000011001001100001000000000000000
000000000000001001000010000111001010101000000001000000
000000000000000111000000000101001100000110100000000000
000000000000000000000000000101101110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.ramt_tile 25 22
000010011010000000000010001000000000000000
000000000100000000000000001011000000000000
011000010000000000000000001000000000000000
000000000000000000000000001111000000000000
110000000000010111000010010101100000000000
110000000000100001100011110011000000000000
000000000000001000000000001000000000000000
000000000000000011000000000011000000000000
000000000000000000000000000000000000000000
000000000000000111000000001101000000000000
000000000000010111000110100000000000000000
000000001010001001000110011001000000000000
000000000000000000000111000101000001000000
000000000000000000000000000101101100000000
110000001110010111000000010000000001000000
110000000000100000100011010101001101000000

.logic_tile 26 22
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000011100110000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011000000011001001100010100000000000000
000000000000000000000010100011110000000000000000000001
000000000000000000000000000011101100111111110000000000
000000000000000011000000001111001101111011110000000100

.logic_tile 2 23
000000000000000001100000000000000001000000001000000000
000000000000001101000000000000001010000000000000010000
000000100000001000000000000000001000111100001000000000
000001000000000001000000000000000000111100000000000000
000000000000101000000011101001001101010110100000000000
000000000001011011000000001101001100100110000000000000
000000000000000001000111110000001101011100000000000000
000000000000000000000010001011011111101100000000000000
000000000000000001000010011000001011110000010000000000
000000000000000000000010011011001111110000100000000000
000000000000001000000110111101000000101001010000000000
000000000000000101000010111101101110010000100000000000
000000000000000000000010000000011100101000000000000000
000000000000000001000000000001010000010100000000100000
000000000000000000000010011111011000101001010000000001
000000001010000000000010101101100000010100000000000000

.logic_tile 3 23
000000000000000000000111000101000001000000001000000000
000000000000001001000111100000101110000000000000010000
000000000000000001100111110000000001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000001000000110000000001000111100001000000000
000000000000001111000010000000000000111100000000000000
000000000000000111100000000001001001010000110000000000
000000000000000001000010001001011000110000110000000100
000000000000000000000000011000011001001000000000000000
000000000000000000000010101001011010000100000000000000
000000000000000000000011100011000000000000000000000000
000000000000000000000100001111101010000110000000000000
000000000000000000000000010111111100100000000000000000
000000000000000000000010000000111001100000000000000000
000000000000001001000000011000001011000010000000000000
000000000000001101000010101101011110000001000000000100

.logic_tile 4 23
000000000000000111100000010101100000000000001000000000
000000000000000000010011000000001001000000000000010000
011000000000001011100110000001100000000000001000000000
000000000000000011100000000000000000000000000000000000
010100000000000011100011100000001000111100001000000000
110100000000000000000000000000000000111100000000000000
000000000000000001000010000000000000001111000000000000
000000000000000111000000000000001000001111000000000000
000000000000000001000010001001111100101011010100000000
000000000000000000000000000011011010101001010100000000
000000000000000000000011100101111011010001000000000000
000000000000000001000100000001101001001000100000000000
000100000000000000000000000011001101001000000000000000
000100000000000000000000000000011010001000000000000000
110000000000000000000000001000011101111101110100000000
100000000000000000000000000001001101111110110100000000

.logic_tile 5 23
000000000100000111000000000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000100000000000000000001011001100111000000000
000000000000000000000000000000001101110011000000000010
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000001
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000000010111101000001100111000000100
000000000000000000000011000000100000110011000000000000
000000000100001000000111010011001000001100111000000100
000000000000001011000111010000100000110011000000000000
000000000000000000000000000111101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000001000000011110011101000001100111000000100
000000000000000011000011000000000000110011000000000000

.logic_tile 6 23
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000100000000000000111000000000000000110000001
000000000000000000000000000000100000000001000110000100
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000100000001
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011101000011100111101010000000100
000000000000000000000000001011010000111110100000000000
110000000000000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000001010000000000000000000000000000001000000000
000000000000000000000011100000001010000000000000001000
011000000000000000000000000011101010001100111000000001
000000000000000000000000000000001101110011000011000000
010000000000000101100010011101001000001100110010000001
010000000000000000000010100011100000110011000010000001
000100000000001000000000000000000000001111000000000000
000000000000000111000000000000001011001111000000000000
000000100000000001100111010000000000001111000000000000
000000000000000000000110000000001010001111000000000000
000000000000000000000000000101001100100000000010000000
000000000000000001000000000000011100100000000010000000
000110000000000000000000000101100000101001010100000000
000100000000000000000000001101000000111111110101000000
110000000000000000000000000011001010000010100010000000
100000000000000000000000000011100000000000000010100001

.ramb_tile 8 23
000000000001000011100000000000000000000000
000000010000000000100011101001000000000000
011010000001000000000011100000000000000000
000000000100100111000000000001000000000000
010000000000000011000111101011100000000000
110000000000000011000000001011000000001000
000000000001010000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000000000110010000000000000000
000000000000000000000111001011000000000000
000010100000010011100000010000000000000000
000000000000000000000011000101000000000000
000000000000100011100000000011000000000000
000000000001010001000000000111101010100000
010000000000000000000000001000000001000000
010000000000000000000010001001001111000000

.logic_tile 9 23
000000000000011001110110011101101110000110100000000000
000000000000101001000110000101111111001111110000000000
011000000000001001100110010111011110111001000000000000
000000000000000001010011100111011100111010000000000000
010000000000000101000111010101101110111000110010000000
010010100000000000100011100000011101111000110000000000
000000000000000011100111001000000000000000000100000000
000000000000000101000010101011000000000010000100000000
000000000000000001000000001001011000010111100000000000
000000001010000000000011101101101000001011100000000000
000010100000000000000010100000011110001000000000000001
000000000010000000000000001101011100000100000000000010
000010101000001001000110010001011001101111110000000000
000000000000000101000011100101011000001111110000000000
110000000001000000000111101101011001000110100000000000
100000000000001001000000001101111110001111110000000000

.logic_tile 10 23
000000000000010000000010100101000000000000000100000000
000000000000100000000010010000100000000001000100000000
011000000000000011100110000001001101011111110000000000
000000000000000000100011100101101001111111110000000000
110010000000101111100010101000001101111000110000000000
010001000001010101000110110011011111110100110010000001
000000000000000101000010100101000000000000000100000000
000000000000000000100111110000100000000001000100000000
000001000000001101100011101011011000011111110000000000
000010000000000101000110011001001010111111110000000000
000001000000001000000000010101100000000000000100000000
000010000000001001000010000000000000000001000100000000
000010000000000001000000000000000001000000100100000000
000001000000000000000000000000001011000000000100000000
110000000000000000000010001011101110000110100000000000
100000001110000000000100001101101001001111110000000000

.logic_tile 11 23
000000000000010000000111111011101011010111100000000000
000000000000100000000111011011111011000111010000000000
011000000000000000000110010111001010000110100000000000
000000000000000000000110001001011010001111110000000000
010000000000001000000010001111011000010111100010000000
010000001100001111000110001011111111000111010000000000
000000100000000000000110001000000000000000000100000000
000000000000000000000010101111000000000010000100000000
000010100000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000001000000010001001111101010111100000000000
000000000000001001000010101001111011000111010000000000
000000000000000101100110001000000000000000000100000000
000000001010000000000010000011000000000010000100000000
110000000000000000000010100000011110000100000100000000
100000000000001101000110110000010000000000000100000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000011100000000000000000100100000000
000000000000000000000000000000001111000000000100000000
110000000000000000000000000000000001000000100000000000
010000000000000000000000000000001100000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000000000000001001000000000100000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000001110000000000000000000010000000000000100000000
000000000000000000000000000000000000010000100000000000
000000000000000000000000001111001101100000010001100000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000010000000000000010000111000000000000
011000000000000011100000001000000000000000
000000000000000000100000001111000000000000
010000000000000000000000001101100000010000
010000000000001001000011101111000000000000
000000000000001000000111001000000000000000
000000000000000011000000000011000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000000000001001000010001000000000000000
000000000000000111000100001011000000000000
000000000000000001000011101001100000000000
000000000000000000000000000011001111100000
110000000001000001000010000000000000000000
110000000000000000000010001101001010000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000001111000000000000000001000000001000000000
000000000000000011100000000000001001000000000000001000
000000000000001000000000010001100000000000001000000000
000000000000001011000011100000001000000000000000000000
000000000000000111000000000101000000000000001000000000
000000000000000111100011010000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000110000000000000010000001000001000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000011110000001110000000000000000000
000000010000001000000000000011000000000000001000000000
000000010000000111000000000000101010000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000100000000000000000111000101100000101001010000000000
000100000000000000000000001111000000000000000000000000
000000000000000101000111010001101101010000110000000000
000000000000000101000011110000111111010000110000000000
000000000000000111000110011000001101010000000000000000
000000000000000000000111010101011011100000000000000000
000000000000000011100110000011011010101100000000000000
000000000000000001000110001001011110111100000000000000
000000010000000000000110100000011000000011100000000000
000000010000000001000110011101001010000011010000000000
000000010000000000000000000000001101010000110000000000
000000010000000000000000001101011111100000110000000000
000000110000001000000110100111011000000110100000000000
000000010000000001010110000000111011000110100000000000
000000010000000000000000011001101111101100000000000000
000000010000000000000010011101011010111100000000000000

.logic_tile 3 24
000000000000000000000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000111011011100001010000000000
000000000000001001000000001011101010001001010000000000
000000000000000000000000000000001000101000000000000000
000000000000000000000000000001010000010100000000100000
000000000000001001100000000111100000000000000000000000
000000000000001001100000000000100000000001000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000011000000011110000000000
000000010000000000000000000000000000000011110000000000

.logic_tile 4 24
000000000000000000000010100101000001000000001000000000
000000000000000000000000000000001011000000000000001000
011000000000000000000010100101100000000000001000000000
000000000000000000000000000000001001000000000000000000
010000000000000000000110100101100000000000001000000000
110000000000000001000000000000101110000000000000000000
000001000000000011100110110000001000111100001000000000
000000000000000001000010000000000000111100000000000000
000000011110000000000000000111000001000000000100000000
000000010000100000000000001111001100001001000100000010
000000010000001000000000001000011100100000000010000000
000100010000000001000000000101001110010000000000000010
000001110000001101100110100001100000010110100000000000
000000010000000011100100000000100000010110100000000000
110000010000000000000000000111000001111111110000000000
100000010000000000000000000111101010111001110000000000

.logic_tile 5 24
000000000000000000000110000000001000001100111000000000
000000000000001101000000000000001000110011000000010000
011000000000001000000110000000001001001100111000000000
000000000000001111000000000000001010110011000000000000
110000000000000000000000010111101000001100111000000000
110000000010000000000010000000100000110011000000000000
000000000000000111000000000111101000001100111000000000
000000000000001101000000000000000000110011000000000000
000000010000000011100000000001101000001100110000000000
000000010000000000100000000000100000110011000000000000
000000010000000000000000000101111100010100000100000000
000000010000000001000010000011011001010000100100000010
000000010000000000000111101011001011010000100100000000
000000010000000000000100000101011100101000000100000010
110000010000001001100000011001111010000001010100000000
100000010000010001000010000111001100000001100100000010

.logic_tile 6 24
000000000000000101000000000101000000000000001000000000
000000000000001101000010100000100000000000000000001000
000000000000000000000000000001100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001011000000000000000000
000000001010000101000010100011000000000000001000000000
000000000000000000100100000000001000000000000000000000
000000010001011000000000000111100001000000001000000000
000000010000100111000000000000001010000000000000000000
000001010000000000000000000001000001000000001000000000
000000110000000000000000000000101110000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000001111000000000000000000111100000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000101000010100000000001000000001000000000
000000000000000101100110110000001000000000000000000000
000001000000000101000010100101000000000000001000000000
000000100000000000100010110000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001100000000000000000000
000001010000000001000000000000000001000000001000000000
000000110000000000000000000000001001000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000100000000000000000000000
000100010000000000000000000001100000000000001000000000
000100010000000000000000000000100000000000000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000001100111100000000000000

.ramt_tile 8 24
000000010000100111100010011000000000000000
000000000011010000000111000101000000000000
011000110000000000000000000000000000000000
000000001110001111000000001011000000000000
010000000000010000000010001011100000000000
010000000000000001000000001111000000000000
000010001000000011100000001000000000000000
000000000100000000100000001111000000000000
000001010000000000000111001000000000000000
000000110000000000000000000111000000000000
000000010001010111100000000000000000000000
000000011001010000100000001001000000000000
000001110000000011000000000001000000000000
000010110000000000000000001101001110000000
010000010000000011100010001000000000000000
010000010100000001100010000111001010000000

.logic_tile 9 24
000000000000000000000000000011000000000000000100000000
000000001000000000000010100000000000000001000110000000
011010000001000101000111111001101010100011110000000000
000000000110100000110011101001111011010001010000000000
010000000000000000000111110000000000000000100100000000
010000000000000000000110000000001101000000000100000000
000110000000010001100000001000000000000000000100000000
000000000000000000100000000011000000000010000100000000
000000010000000101100110111001101111000110100000000000
000000010000000101000010101011011110001111110000000010
000000010000100101100000000000000000000000000100000000
000000010000000000000010001011000000000010000100000000
000000010000000000000110001111101110000110100000000000
000000010000000000000011100101111111001111110000000000
110000010001000001100000000000001100000100000100000000
100000010111100000000011100000000000000000000100000000

.logic_tile 10 24
000000001100000101000000000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000000000101111000010100001000100001
000000000000000101000011100101010000000001010001000011
000001000000100101000000010000001001000100101000000000
000010100001000001000011010011001101001000010000100000
000000000000000101000000000000001001000100101000000000
000000000000000000100011100101001110001000010000000010
000000010000000000000000000101001000010100001000000001
000000010000000001000000000011100000000001010000100010
000000010000000000000000010000001000000100101000000000
000000010001010000000010010101001000001000010000000010
000000010000000000000000000000001001000100101000000000
000000010000000000000000000011001000001000010010100010
000000010000001000000000000101001000010100001000000001
000000010000000101000000000101000000000001010000000100

.logic_tile 11 24
000000000000001011100110110000001000000100000100000000
000000000001010001000011100000010000000000000100000000
011000000000000011100000010011111101010111100000000000
000000000000000000000011100101011000000111010000000000
010000000000001000000000010101111111010111100000000000
010000000000001111000010100011111010001011100000000000
000000000000001001100111000000000000000000100100000000
000000000000000111100111110000001011000000000101000000
000001010000000011000110010001011101011111110000000000
000010010000001111000111011111001001111111110000000000
000000010000001001000000011011011100101001010000000100
000000010000000101000010100101110000111101010010000010
000000010000000001100010000011011011010111100000000000
000000010000000001000000000001111101000111010000000010
110000010000000000000000010111011010011111110000000000
100000010000000000000011010011011110111111110000000000

.logic_tile 12 24
000000000000000111100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000111110000000000000000000000000000
000000001000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000001110000100000100000000
000000010000000000000000000000000000000000000100000000
000000010110000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000001110000000000000000000001001011010000000000000000
000010011100000001000000000000011011010000000000100000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000010000001100110
000000000000000000000000000000000000000000000011100011
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000010000000000000000010000000000000000
000000000100000111000011010111000000000000
011010110001000111000000001000000000000000
000001000000100000000010011101000000000000
010000000000001000000000000011100000000000
010000000100001011000000000001100000000100
000000100000000000000000011000000000000000
000001000000000000000011010001000000000000
000000010000000001000110111000000000000000
000000011110000000100111011001000000000000
000000010000000101000111001000000000000000
000000010000000001100000000011000000000000
000000010000000101000000000101000001000000
000000010000000000000000001011001100000100
110000010001000111100000000000000000000000
110000010000100000000000000011001101000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000100000100000000
000001111100000000
000000001100000001
000000000100010010
000011010100010000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 25
000000000000000001100000000000001000111100001000100000
000000000000000000100000000000000000111100000000010000
000000000000001000000000001111111110000001010000000000
000000000000001001000000000101010000101001010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000001000000000001011111000010000100000000010
000000010000000101000000001111001000010000110000000000
000000010000000101100000000111111010001001000000000000
000000010000000000000000000101111110000110100000000100
000000010000000001000010010000000000000000000000000000
000000010000000000000010110000000000000000000000000000

.logic_tile 2 25
000000000000000001100010101011001001100000010000000000
000000000000000000100000000011011001010010100000000000
000000000000000101000111110111111001000110100000000000
000000000000000000000111000001111111010110100000000000
000000000000000000000110001000001011010110000000000000
000000000000000111000010101001001101101001000000000000
000000000000001001100010100011111000000010110000000000
000000000000001111000010000000111110000010110000000000
000000010000000001000000001001011011001111000000000000
000000010000000000000000001001001111001011000000000000
000000010000001000000000000001111111000011110000000000
000000010000000001000010000001111001000011100000000100
000000010000000001100000010111011011001000000000000000
000000010000001101000010000111111011010110100000000000
000000010000000000000010001101101010001000000000000100
000000010000000000000011110001011011010110100000000000

.logic_tile 3 25
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001110000000000000001000
000000000000000000000000000011001110001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000010000000
000000010000001000000110110011001000001100111000000000
000000010000000101000010100000100000110011000010000000
000000010000001101100000010111101000001100111010000000
000000010000000101000010100000100000110011000000000000
000000010000000101100000000000001001001100111000000000
000000010000000000000000000000001100110011000010000000
000000010000000000000110100011001000001100111000000000
000000010000000000000000000000100000110011000010000000

.logic_tile 4 25
000100000000000101100000000001000000000000000100000000
000100000000000000000010110011000000101001010100000000
011000000000000000000110110011000000000110000100000000
000000000000000000000010100000001100000110000100000000
010000000000000000000110110001100000001001000100000000
010000000000000000000010100000101100001001000100000000
000000000000001101100000000011000001010000100100000000
000000000000000101000000000000001010010000100100000000
000000010000000001100000001000000000001001000100000000
000000010000000001000000001001001100000110000100000000
000000010000000000000000000000001100000001010100000000
000010010000000000000000001101000000000010100100000000
000000010000000000000000000000000000001001000100000000
000000010000000000000000001101001100000110000100000000
110000010000000000000000000011011010010100000100000000
100000010000000000000000000000000000010100000100000000

.logic_tile 5 25
000000000000000101100011111001001010010000100101000100
000000000000000111000111100001101100010100000100000000
011000000000000111000000000001101100001101000100100100
000000000000000111100011101101011001000100000110000000
010000000000100101000000001001011111000100000100100100
010000000000010101000011100101101000010100100110000000
000010000000000001000000000001011000000010000100100100
000001000000000111000000001001001000101001000110000000
000000010001001000000000001001101000000000010101100000
000000010000000111000011110001011010000001110100000000
000010110000000001000000000000011110111100110000000000
000000010000000000000011110000001111111100110010100001
000000010000000001000000001101101001000000010101000010
000000010000000000100010111011011001000010110100100001
110001010010000001100000000001101111010100000101100000
100000010000001111100000001001001100100000010100100000

.logic_tile 6 25
000000000000000101000000000101100000000000000100000000
000000001100000000100010110000100000000001000100000000
011000000000000000000010100011111010000000000000000000
000000000000000000000100001101111010100000000000000000
000010000000001000000010110000000000000000100100000000
000001000000000001000111010000001100000000000100000000
000000000000100000000110001001001011100000000000100000
000000000000011101000010111101111001000000000000000000
000000010000000000000000011101001010000100000000000000
000100010000000101000010001101011101000000000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000010000101000000000010000100000010
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000000000000001000100000000
110000010000000000000000000000001000000100000100000000
100000010000000000000000000000010000000000000100000000

.logic_tile 7 25
000100000000000000000110001001101001111001010000000000
000100000000000000010000001111001010111000100000010000
000000000000001101100110100000000000001111000000000000
000000000000000101000000000000001011001111000000000000
000001000000001101100000010001100000010110100000000000
000010101010000101000010100000100000010110100000000000
000000000000000011100010111101111000000110000000000000
000000000000000000100010101101101110001110000000000000
000000010000000000000000001001001010100000000010000000
000000010000000000000000001111111010101001010000000000
000000110000000000000000001000000000010110100000000000
000001010000000000000000001101000000101001010000000000
000001010000001000000000000000011000000011110000000000
000010110000000001000000000000000000000011110000000000
000010010000000000000110000000000000010110100000000000
000000010000000000000100000101000000101001010000000000

.ramb_tile 8 25
000000000000000000000111010000000000000000
000000010000000000000111001011000000000000
011000000000010011100111011000000000000000
000000000100000000000011001101000000000000
110000000000000011100000001001100000000000
110000000000000111000000001001000000000100
000010100000001000000111010000000000000000
000000000000001111000111100111000000000000
000000010000000000000000010000000000000000
000000010000000000000011001001000000000000
000000110000001000000000001000000000000000
000001010000001011000000001001000000000000
000000010000000000000010000101100001000000
000000010000001001000000000101001011000001
110000010000000000000000000000000000000000
010000010100000000000000001001001010000000

.logic_tile 9 25
000000000000000101000110000000011010000100000100000001
000100000001000000110110110000000000000000000100000000
011000000000000011100011110000011010000100000100000000
000000000000000000000010010000000000000000000100000000
010000001000000001110010010000000001000000100110000000
010000000000000111000010010000001001000000000100000000
000001000000001001100010101101101010000110100010000000
000010000000001001100000001011111000001111110000000000
000010110000000000010110100101001100010111100000000000
000001110000000000000000001101011010000111010000000000
000000010000000000000111000000000000000000000100000000
000000010000000000000000001001000000000010000100000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000010000000000000100000100
110110110001010000000000001101000001111001110000000001
100000010000000000000000000001101001110000110000100000

.logic_tile 10 25
000000000000000000000111000111001001000100100010000101
000000000000001101000000000000001011000100100000010000
011000000000000011100010101011111000010111110000000000
000000000001010000000011101111110000111111110000000000
110000000000100000000000000000001010000100000100000000
010000000001000000000010100000010000000000000100100000
000000000000001101000110010101100000000000000100000000
000000000000000101000111010000000000000001000100000000
000000010000001000000000011111101000000110100000000000
000000010000000101000011011111011000001111110000000010
000000010000000000000110111000001111011111110000000000
000000010000000000000010001011001011101111110000000000
000001010000000101100000001101111000000001000000000000
000010110000000001000000000111001100001001000000000000
110000010000000001000110011000000000000000000100000000
100000010000000001000010011001000000000010000100000000

.logic_tile 11 25
000000000000000000000000001000000001100000010000000000
000000000000000000000000001001001100010000100000000000
011000000000000000000000011111101110000110100000000000
000000000000000000000010010101111101001111110000000000
010000000000101000000011100000000000000000000000000000
110000000001001111000010100000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000001111000000000000000000000001000100000000
000001010000000000000010000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000001001100000010000000001000000100000000000
000000010000000101100010000000001100000000000000000000
000000010000000001100110000000011111110000000000000000
000000010010000000100000000000011001110000000000000000
110000010000000101100010110011111110000000000000000000
100000010000000000100110101101101010000110100000000000

.logic_tile 12 25
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000110000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000000101100000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001000000100000100000000
000000010000000000000000000000010000000000000100000000
110000010000000001100000000000000000000000000000000000
100000010000000000100000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000110000000000000000000000000000000000000000
000100000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000110100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000100001000000000000111000000000000000100000000
000000000000000001000000000000100000000001000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000100000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010101001110100000000001000000
000000010000000000000011101111111000000000000010000010
110000010010000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000000000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000001000000000000000
000100010000000000000000001101000000000000
011000000000000111000000001000000000000000
000000000010000000000000001111000000000000
110010000001011000000011100101000000010000
010001000000100011000000000111000000000000
000000000000000000000111101000000000000000
000100000010000000000100000111000000000000
000000010001010001000000001000000000000000
000000010000100000000010111111000000000000
000000010000000011100010011000000000000000
000000010010000000100011101011000000000000
000000010000000111100000001001100000000000
000000010000000000100000001011001011000100
110000010000000001000111001000000000000000
110000010000001001100010010011001100000000

.logic_tile 26 25
000000000000000000000011000000000000000000000000000000
000000001110000000000100000000000000000000000000000000
000000000000000000000011001000000000000000000000000000
000000000000000000000100001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000011100110000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000100010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000001000000000000000000000000
000000010000010000000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000001000000000000111000000000000000000000000
000000000000001001000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111001100010000100000000000
000000000000000000000000000001101100000000010001000000
000000000000000000000000000001101101010100000000000000
000000000000000000000000001111101110000100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000001001100000010110100000000000
000000000000000000000000000101101011000110000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100010000011011010010000110000000000
000000000000000000100000000000111010010000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000111101000001100110000000000
000000000000000000000000000000000000110011000000010001
011000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101001110010100000100000000
000000000000000000000010100000000000010100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000100001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 4 26
000000000000001000000000000000001100000100000100100000
000000000000000001000000000000000000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001101110001110000000000
000000000000000000000000000001001010110010110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
011000000000000101000000010011111000000000100100100100
000000000000001111100010000111101001101000010110000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000001101000101100000
000000000000000000000010001101011110000100000100100000
000000100000001000000011101111011001010100000101000010
000000000000000111000000000001001001000110000100100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000001100010100000000000000000001000000000
000000000000000000000000000000001100000000000000001000
011000000000001001100000010000001100000100101100000000
000000000000000001000010001001001000001000010100000000
000000000000000000000010100111001000010100001100000000
000000000000000000000000001101100000000001010100000000
000000000000000000000000000111001000010100001100100000
000000000000000000000000001001100000000001010100000000
000000000000001000000000000000001001000100101100000000
000000000000000101000000001101001000001000010100000000
000000000000000000000000000000001001000100101100000000
000000000000000000000000001001001000001000010100100000
000000000000000000000110011000001000000101000100000000
000000000000000000000010001001001011001010000100000000
110000000000000000000000000011011001000001000000000000
100000000000000000000000000001001000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001100001111000100000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000010000000000000111000000000000000000
000000000000000000000000001101000000000000
011000010000001000000000000000000000000000
000000000100000111000000001001000000000000
110000000000000001000110101101100000000000
110000000000001001000010001011000000000000
000000000001000011100000001000000000000000
000000000000100001110010011011000000000000
000000000000000000000000001000000000000000
000100000000000000000000000101000000000000
000010000000000000000110101000000000000000
000000000100000000000010011101000000000000
000000000000000000000010000101000001000000
000000000000000000000000000101101110000000
010000000000000101100000001000000000000000
010000000000001001100000000111001010000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
011000000000000000010000000000000000000000100100000000
000000000000000000000000000000001010000000000100000000
010000000000101000000111001000000000000000000000000000
110000000000011001000000001101000000000010000000000000
000000001000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
100000000000000000000000000011000000000010000000000000

.logic_tile 10 26
000000000000000000000000000000011010000100000100000000
000000000000000000000011100000010000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000001
000000000000000000000011000000001110000000000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000100000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000101100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000010110000000111100000000000000000000000
000010100000001111100011010101000000000000
011000010000000000000111011000000000000000
000000000000000000000010010111000000000000
010000000000000001100111000001100000000000
110000000000000000100100000111100000001000
000000000000000001000000000000000000000000
000000000000001011100000001111000000000000
000010000000000000000000000000000000000000
000001000000000000000000001001000000000000
000000000000000001100011001000000000000000
000000000100000000100100000011000000000000
000000000000000111000000000001000001001000
000000001110000000000011100001001001000000
010000100000001000000000001000000001000000
110000001000001011000000000101001101000000

.logic_tile 26 26
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000001100000000000000000000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 27
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001001010000001010000000000
000000000000000000000010110001111101001001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001011000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000111100000000000000000100100000000
110000000000000000000000000000001011000000000100000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000111000000010000000000000000
000000010000000000000011001001000000000000
011000000001011011100011101000000000000000
000000000000001011000000000001000000000000
110000000000000000000000001001000000000100
110000000000000000000010001011000000000000
000000100001000011100000000000000000000000
000001000000100000100000000111000000000000
000000000000000000000111010000000000000000
000000000000000000000011001011000000000000
000000000000000000000010010000000000000000
000000000100000000000011001011000000000000
000000000000000011100011100101000001000000
000000000000000001000000000111101010100000
010010100001000000000000001000000001000000
010000000000100000000000001001001101000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001010000100000110000000
000000000000000000000000000000010000000000000100000000
000001000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000110101000000000000000
000000010000000000000100001001000000000000
011000000000000011100000011000000000000000
000000000000000000100011101111000000000000
010000000000000000000111000001000000010000
110000000000000000000100001111100000000000
000001000000001011000000011000000000000000
000010000000001001000011010111000000000000
000000000000000000000000001000000000000000
000000001110000000000000000101000000000000
000000000000001000000000001000000000000000
000000000000000111000000000101000000000000
000000000000000000000111101101100001000000
000000000000000000000111110011101111000100
110000000000000001000011101000000000000000
110000000000000001000010000001001111000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000110010
000000000000010000
000000000000000000
000001010000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramt_tile 8 28
000000010000000000000000000000000000000000
000000000000000000000000000011000000000000
011000010000000000000011100000000000000000
000000001100001111000000000101000000000000
110000000001011000000010001111000000000000
010000000000000101000000000011000000000000
000010100000000000000010001000000000000000
000000000000001001000010011111000000000000
000000000000000000000000001000000000000000
000000000000001101000010001011000000000000
000000100000000000000000011000000000000000
000001000000001001000011010101000000000000
000000000000000000000000000001100001000000
000000000000000001000000001101101011000000
010100000001000000000000001000000001000000
010000000100100001000010000111001011000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000111000000000000000000000000
000000000000100000010000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000001000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000010000000000000111011000000000000000
000000000000000000000111000011000000000000
011000010000000000000000001000000000000000
000000000000000000000010010101000000000000
010000000000000111000000000011100000000010
010000000000000000000011100101100000000000
000000000000001001000000000000000000000000
000000000000001011000000001101000000000000
000000000000000001000011001000000000000000
000000000000000000100100001001000000000000
000000000000001000000111000000000000000000
000000000000001111000010000111000000000000
000000000000000011100000000001000001001000
000000000000000001100000000111101101000000
010000000000000000000000000000000000000000
110000000000000000000000000011001101000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000001000000000000000000000111100000000000000000000000
000010101000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000001100111011000000000000000
000000010000000111100011000111000000000000
011000000000000111100000011000000000000000
000000000000000000000011001101000000000000
010000000000000011100011101001000000000100
110000000000000011000000001001000000000000
000000000001001000000000010000000000000000
000000000000101011000011100101000000000000
000000000000000000000000000000000000000000
000000000000000000000000001001000000000000
000000000000001000000011100000000000000000
000000000000001011000000001001000000000000
000000000000000000000000000001100000000000
000000000000000000000000000101001000100000
110000000000000011100000001000000001000000
010000000000000000000000001011001010000000

.logic_tile 9 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000010
000111010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000010110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000010000000000000110100000000000000000
000000000000000000000111100011000000000000
011000010000001000000111010000000000000000
000000000000000111000011011101000000000000
010000000000000000000000011101000000000000
010000000000000001000010110011000000000000
000000000000000001000010001000000000000000
000000000000000001000110000111000000000000
000000000000001000000000001000000000000000
000000000000001001000000001001000000000000
000000000000000000000000001000000000000000
000000000000000001000000000101000000000000
000000000000000000000000001001100001000000
000000000000000000000000001101101010000000
010000000000000000000000000000000001000000
010000000000000001000000001001001011000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000100000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000011100000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000100000000000001000000000000000
000000010000010000000011110101000000000000
011000000000001000000011110000000000000000
000000000000001011000011010101000000000000
010000000000000011100111010011000000000000
110000000000000011100111000101100000000100
000000000000000011100000001000000000000000
000000000000000000000011100111000000000000
000000000000000000000010001000000000000000
000000000000000000000000000111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000000000000000000000000101000001000000
000000000000000001000000001001101001100000
010000000000000011100000001000000000000000
010000000000000001000000001001001110000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000010000000000000000000000000000000000
000000000000000000000000001011000000000000
011000010000001000000010000000000000000000
000000000000001101000100000111000000000000
010000000000000000000010001101000000000000
110000000000000000000010000011100000000000
000000000000000000000010010000000000000000
000000000000000001000011001111000000000000
000000000000000000000000010000000000000000
000000000000000000000010011111000000000000
000000000000000001000000001000000000000000
000000000000001001000000001001000000000000
000000000000001011000010001101100000000000
000000000000001001100010001101101110000000
010000000000000000000000001000000001000000
010000000000000000000000000011001010000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000001100000100000100000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010101101000000100110100000000
000000000000000000000010001111001101001100110100000000
000000000000001000000000000111000001011001100100000000
000000000000000001000000001101101010011001100100000000
000000000000000000000000010000011010000011110100000000
000000000000000000000010000000000000000011110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000011001
000000000000000010
000001110000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000011110001
000000000001110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000001010000000000
000000001000000000

.io_tile 28 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 29 33
010000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 4 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 5 clk50mhz_$glb_clk
.sym 7 rst$SB_IO_IN_$glb_sr
.sym 44 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 47 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 48 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 49 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 51 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 52 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 53 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 54 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 76 camera_config_steps[4]
.sym 78 camera_config_steps[5]
.sym 79 camera_config_steps[1]
.sym 86 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 91 camera_config_steps[0]
.sym 107 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 177 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 178 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 179 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 180 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 181 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 182 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 183 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 184 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 190 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 211 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 216 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 225 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 253 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 257 rst$SB_IO_IN
.sym 291 img_proc.pulse_proc_ctrl
.sym 292 img_proc.proc_ctrl_rg1
.sym 293 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 294 controller.data_wr[3]
.sym 295 img_proc.proc_ctrl_rg2
.sym 296 controller.addr[1]
.sym 297 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 298 controller.data_wr[0]
.sym 299 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 323 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 328 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 337 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 340 camera_config_steps[1]
.sym 344 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 370 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 371 rst$SB_IO_IN
.sym 376 rst$SB_IO_IN
.sym 381 proc_ctrl$SB_IO_IN
.sym 408 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 411 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 413 rst$SB_IO_IN
.sym 440 controller.data_wr[3]
.sym 450 camera_config_steps[1]
.sym 484 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 713 rst$SB_IO_IN
.sym 748 vga_col[1]
.sym 749 vga_col[2]
.sym 750 vga_col[3]
.sym 751 vga_col[4]
.sym 752 vga_col[5]
.sym 753 vga_col[6]
.sym 754 vga_col[7]
.sym 767 capture_data[7]
.sym 827 rst$SB_IO_IN
.sym 861 vga_col[8]
.sym 862 vga_col[9]
.sym 866 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 867 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 869 capture.data_rg3[0]
.sym 892 proc_fb.ram.0.2.0_WCLKE
.sym 896 vga_col[3]
.sym 898 vga_col[4]
.sym 900 vga_col[5]
.sym 915 vga_col[4]
.sym 917 vga_col[0]
.sym 918 vga_col[5]
.sym 938 vga_col[1]
.sym 940 vga_col[2]
.sym 1019 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 1021 vga_col[8]
.sym 1023 vga_col[9]
.sym 1025 ov7670_d[4]
.sym 1055 ov7670_d[4]
.sym 1091 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 1134 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 1149 $PACKER_VCC_NET
.sym 1169 rst$SB_IO_IN
.sym 1210 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 1283 rst$SB_IO_IN
.sym 1324 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 1329 $PACKER_VCC_NET
.sym 1350 ov7670_d[5]
.sym 1353 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1378 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 1397 ov7670_d[5]
.sym 1472 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1473 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 1511 ov7670_d[4]
.sym 1547 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 1583 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 1588 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 1590 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1625 rst$SB_IO_IN
.sym 1667 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1737 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 1738 rst$SB_IO_IN
.sym 1742 rst$SB_IO_IN
.sym 1743 ov7670_d[5]
.sym 1748 ov7670_d[1]
.sym 1768 rst$SB_IO_IN
.sym 1774 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 1775 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 1813 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 1817 ov7670_d[1]
.sym 1819 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 1856 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1857 ov7670_d[4]
.sym 1862 ov7670_d[6]
.sym 1875 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1889 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1890 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 1891 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1892 vga_new_pxl
.sym 1893 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 1913 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 1919 rgbfilter[0]
.sym 1928 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 1938 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 1952 ov7670_d[6]
.sym 1965 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 2006 vga_hsync_SB_LUT4_O_I0
.sym 2009 i_vga.new_line
.sym 2033 vga_new_pxl
.sym 2047 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 2080 rst$SB_IO_IN
.sym 2120 vga_hsync_SB_LUT4_O_I2
.sym 2194 rst$SB_IO_IN
.sym 2344 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 2348 vga_hsync$SB_IO_OUT
.sym 2375 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2396 $PACKER_VCC_NET
.sym 2397 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 2417 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 2419 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 2459 vga_hsync_SB_LUT4_O_I1
.sym 2462 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 2463 vga_vsync$SB_IO_OUT
.sym 2485 proc_img_addr[2]
.sym 2489 vga_hsync$SB_IO_OUT
.sym 2506 rst$SB_IO_IN
.sym 2536 vga_hsync$SB_IO_OUT
.sym 2620 rst$SB_IO_IN
.sym 2684 vga_vsync_SB_LUT4_O_I1
.sym 2685 vga_blue_2b_SB_LUT4_O_1_I0
.sym 2689 vga_red[2]
.sym 2690 vga_blue[2]
.sym 2701 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 2727 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 2730 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 2739 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 2771 vga_hsync$SB_IO_OUT
.sym 2776 vga_vsync$SB_IO_OUT
.sym 2785 vga_vsync$SB_IO_OUT
.sym 2786 vga_hsync$SB_IO_OUT
.sym 2798 vga_col[6]
.sym 2800 vga_red[3]
.sym 2801 vga_blue[3]
.sym 2811 capture_addr[2]
.sym 2827 capture_addr[9]
.sym 2868 vga_vsync$SB_IO_OUT
.sym 2874 rgbfilter[0]
.sym 2916 vga_green[2]
.sym 2943 capture_addr[3]
.sym 2948 vga_red_2b_SB_LUT4_O_I3
.sym 2953 vga_blue_2b_SB_LUT4_O_I3
.sym 2960 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2962 vga_red[3]
.sym 2992 vga_red[3]
.sym 2999 vga_blue[3]
.sym 3004 vga_blue[2]
.sym 3011 vga_blue[2]
.sym 3021 vga_blue[3]
.sym 3094 vga_blue[2]
.sym 3113 vga_green[3]
.sym 3118 vga_green[2]
.sym 3135 vga_green[3]
.sym 3136 vga_green[2]
.sym 3201 vga_green[3]
.sym 3341 vga_red[3]
.sym 3346 vga_red[2]
.sym 3352 vga_red[3]
.sym 3366 vga_red[2]
.sym 3391 vga_red[2]
.sym 3703 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 3704 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3705 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 3706 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3707 camera_config_steps[1]
.sym 3708 camera_config_steps[0]
.sym 3709 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 3710 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 3721 vga_col[9]
.sym 3727 vga_col[4]
.sym 3764 camera_config_steps[5]
.sym 3766 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 3776 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 3793 camera_config_steps[4]
.sym 3795 camera_config_steps[5]
.sym 3857 camera_config_steps[4]
.sym 3859 camera_config_steps[5]
.sym 3887 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 3888 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 3889 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 3890 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 3891 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 3892 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 3893 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 3894 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 3897 vga_col[5]
.sym 3901 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 3902 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3904 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 3906 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 3907 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 3910 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3918 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 3925 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 3928 camera_config_steps[1]
.sym 3935 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 3939 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 3941 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 3943 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 3944 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 3946 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 3948 camera_config_steps[0]
.sym 3949 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 3950 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 3952 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 3964 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 3967 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3968 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 3978 camera_config_steps[5]
.sym 3980 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 3981 camera_config_steps[0]
.sym 3982 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 3983 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 3984 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 3986 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 3987 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3988 camera_config_steps[1]
.sym 3989 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 3990 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 3991 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 3992 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4000 camera_config_steps[4]
.sym 4001 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4002 camera_config_steps[5]
.sym 4006 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 4007 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 4009 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4010 camera_config_steps[0]
.sym 4011 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4015 camera_config_steps[0]
.sym 4016 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 4017 camera_config_steps[1]
.sym 4022 camera_config_steps[1]
.sym 4024 camera_config_steps[0]
.sym 4029 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4030 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 4033 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 4035 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4036 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 4039 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 4040 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 4041 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 4042 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4045 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4046 camera_config_steps[4]
.sym 4047 camera_config_steps[5]
.sym 4048 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 4051 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4053 camera_config_steps[5]
.sym 4054 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4058 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 4059 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 4060 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 4061 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 4062 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 4063 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 4064 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 4065 controller.data_wr[2]
.sym 4069 vga_col[6]
.sym 4071 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 4074 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4076 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4078 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4082 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 4083 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 4084 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 4085 controller.data_wr[0]
.sym 4086 camera_config_steps[4]
.sym 4088 camera_config_steps[5]
.sym 4089 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 4091 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 4092 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4103 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4111 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 4113 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 4114 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4115 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4117 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 4118 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 4119 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4120 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4122 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4123 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4125 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4127 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 4128 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 4130 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 4131 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4135 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4136 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4137 camera_config_steps[0]
.sym 4138 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 4140 camera_config_steps[1]
.sym 4141 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 4144 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4145 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4147 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 4150 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4151 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 4152 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 4153 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 4156 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 4157 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 4158 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4159 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 4163 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4165 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 4168 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 4169 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 4170 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 4171 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 4174 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4175 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4176 camera_config_steps[0]
.sym 4177 camera_config_steps[1]
.sym 4182 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4183 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4187 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 4188 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4193 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 4194 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 4195 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 4196 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 4197 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I3
.sym 4198 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 4199 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 4200 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 4203 vga_col[7]
.sym 4205 camera_config_steps[4]
.sym 4210 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 4211 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4212 camera_config_steps[4]
.sym 4213 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 4214 camera_config_steps[5]
.sym 4215 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4217 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 4218 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 4219 controller.addr[1]
.sym 4222 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4223 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4225 img_proc.pulse_proc_ctrl
.sym 4246 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 4248 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 4250 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4251 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 4252 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4253 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4254 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 4255 img_proc.proc_ctrl_rg1
.sym 4256 proc_ctrl$SB_IO_IN
.sym 4257 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 4258 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4259 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4260 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 4261 camera_config_steps[0]
.sym 4263 camera_config_steps[1]
.sym 4266 img_proc.proc_ctrl_rg2
.sym 4267 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 4268 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 4276 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 4277 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 4279 img_proc.proc_ctrl_rg1
.sym 4281 img_proc.proc_ctrl_rg2
.sym 4285 proc_ctrl$SB_IO_IN
.sym 4291 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4292 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4293 camera_config_steps[0]
.sym 4294 camera_config_steps[1]
.sym 4297 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 4298 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 4299 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4300 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 4305 img_proc.proc_ctrl_rg1
.sym 4309 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4310 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 4311 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 4312 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 4315 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 4316 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 4318 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 4321 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4322 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 4323 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 4324 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4326 clk50mhz_$glb_clk
.sym 4327 rst$SB_IO_IN_$glb_sr
.sym 4328 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 4329 controller.data_wr[7]
.sym 4330 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 4331 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 4332 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 4333 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 4334 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 4335 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 4346 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4349 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4351 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 4354 camera_config_steps[1]
.sym 4393 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I3
.sym 4394 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4406 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4407 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4434 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I3
.sym 4435 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 4452 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 4453 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 4464 controller.data_wr[4]
.sym 4465 controller.data_wr[5]
.sym 4466 controller.data_wr[6]
.sym 4473 vga_col[1]
.sym 4474 vga_col[8]
.sym 4476 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 4478 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 4479 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4480 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 4481 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 4496 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4599 capture.data_rg2[4]
.sym 4605 capture.data_rg1[4]
.sym 4608 vga_col[9]
.sym 4615 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 4622 vga_col[8]
.sym 4623 vga_col[6]
.sym 4625 vga_col[7]
.sym 4628 ov7670_d[4]
.sym 4631 vga_col[2]
.sym 4633 vga_col[3]
.sym 4634 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4741 cam_fb.ram.1.3.0_RDATA
.sym 4757 vga_col[4]
.sym 4759 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 4761 img_proc.pulse_proc_ctrl
.sym 4762 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 4763 vga_col[7]
.sym 4764 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4765 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4767 vga_col[1]
.sym 4770 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 4772 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4773 vga_col[4]
.sym 4774 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 4775 vga_col[5]
.sym 4777 vga_col[6]
.sym 4778 vga_col[8]
.sym 4779 vga_col[7]
.sym 4787 vga_col[1]
.sym 4788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4789 vga_col[3]
.sym 4792 vga_col[6]
.sym 4797 vga_new_pxl
.sym 4801 vga_col[7]
.sym 4803 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4805 vga_col[0]
.sym 4807 vga_col[5]
.sym 4812 vga_col[2]
.sym 4813 vga_col[0]
.sym 4814 vga_col[4]
.sym 4818 $nextpnr_ICESTORM_LC_8$O
.sym 4820 vga_col[0]
.sym 4824 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4825 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4827 vga_col[1]
.sym 4828 vga_col[0]
.sym 4830 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 4831 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4832 vga_col[2]
.sym 4834 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 4836 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 4837 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4839 vga_col[3]
.sym 4840 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 4842 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 4843 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4844 vga_col[4]
.sym 4846 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 4848 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 4849 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4851 vga_col[5]
.sym 4852 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 4854 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 4855 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4857 vga_col[6]
.sym 4858 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 4860 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4861 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4862 vga_col[7]
.sym 4864 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 4865 vga_new_pxl
.sym 4866 clk50mhz_$glb_clk
.sym 4867 rst$SB_IO_IN_$glb_sr
.sym 4870 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4871 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 4872 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 4873 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 4874 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 4875 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 4876 capture_data[5]
.sym 4884 vga_col[1]
.sym 4885 vga_new_pxl
.sym 4893 vga_col[2]
.sym 4895 vga_col[3]
.sym 4897 vga_col[4]
.sym 4899 vga_col[5]
.sym 4900 vga_col[8]
.sym 4901 vga_col[6]
.sym 4902 vga_col[9]
.sym 4910 vga_new_pxl
.sym 4915 vga_new_pxl
.sym 4916 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4924 vga_col[3]
.sym 4925 vga_col[4]
.sym 4931 vga_col[2]
.sym 4934 vga_col[5]
.sym 4937 vga_col[8]
.sym 4938 vga_col[9]
.sym 4939 vga_new_pxl
.sym 4948 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4953 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4954 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4956 vga_col[8]
.sym 4957 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 4961 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 4962 vga_col[9]
.sym 4963 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 4984 vga_col[3]
.sym 4985 vga_col[5]
.sym 4986 vga_col[2]
.sym 4987 vga_col[4]
.sym 4990 vga_col[5]
.sym 4991 vga_col[2]
.sym 4992 vga_col[4]
.sym 4993 vga_col[3]
.sym 5000 vga_new_pxl
.sym 5001 clk50mhz_$glb_clk
.sym 5002 rst$SB_IO_IN_$glb_sr
.sym 5009 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 5011 capture.data_rg3[1]
.sym 5016 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5018 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5020 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5028 vga_col[5]
.sym 5029 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5031 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5033 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5034 vga_col[0]
.sym 5035 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5036 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 5037 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5038 vga_col[4]
.sym 5041 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5043 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5057 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5059 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5061 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5063 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5068 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5069 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5070 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5079 $PACKER_VCC_NET
.sym 5081 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5087 $PACKER_VCC_NET
.sym 5088 $nextpnr_ICESTORM_LC_87$O
.sym 5091 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5094 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 5097 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5100 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 5102 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5103 $PACKER_VCC_NET
.sym 5106 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 5109 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5112 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 5114 $PACKER_VCC_NET
.sym 5115 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5118 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 5121 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5124 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 5126 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5130 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 5133 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5148 vga_col[9]
.sym 5151 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5162 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5164 vga_col[6]
.sym 5166 vga_col[7]
.sym 5167 vga_col[8]
.sym 5169 vga_col[3]
.sym 5171 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5172 vga_col[2]
.sym 5173 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5186 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 5201 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5221 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5223 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 5225 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5229 $nextpnr_ICESTORM_LC_88$I3
.sym 5232 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5239 $nextpnr_ICESTORM_LC_88$I3
.sym 5275 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 5276 vga_col[0]
.sym 5278 vga_col[4]
.sym 5279 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5280 $PACKER_VCC_NET
.sym 5281 cam_fb.ram.2.0.0_RDATA
.sym 5285 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5289 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5291 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5295 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5302 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5303 vga_col[1]
.sym 5304 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5305 vga_col[4]
.sym 5307 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5308 vga_col[7]
.sym 5309 vga_col[4]
.sym 5310 vga_col[6]
.sym 5311 vga_col[5]
.sym 5312 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5314 vga_col[8]
.sym 5315 vga_col[7]
.sym 5316 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5333 $PACKER_VCC_NET
.sym 5337 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5339 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5341 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5343 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5345 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5356 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5357 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5358 $nextpnr_ICESTORM_LC_44$O
.sym 5360 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5364 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[5]
.sym 5366 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5367 $PACKER_VCC_NET
.sym 5370 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[6]
.sym 5373 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5376 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[7]
.sym 5379 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5382 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[8]
.sym 5385 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5388 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[9]
.sym 5391 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5394 $nextpnr_ICESTORM_LC_45$I3
.sym 5397 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5404 $nextpnr_ICESTORM_LC_45$I3
.sym 5419 vga_col[4]
.sym 5421 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5429 vga_new_pxl
.sym 5431 $PACKER_VCC_NET
.sym 5432 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5433 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5434 vga_col[0]
.sym 5436 vga_col[8]
.sym 5437 vga_col[4]
.sym 5438 vga_col[9]
.sym 5439 vga_col[5]
.sym 5440 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5441 vga_col[2]
.sym 5442 vga_col[6]
.sym 5443 vga_col[3]
.sym 5444 vga_col[7]
.sym 5450 vga_new_pxl
.sym 5452 $PACKER_VCC_NET
.sym 5472 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5474 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5475 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5477 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5479 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5484 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5489 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5493 $nextpnr_ICESTORM_LC_85$O
.sym 5496 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5499 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5501 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5505 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 5508 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5511 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 5514 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5517 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 5520 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5523 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 5526 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5529 $nextpnr_ICESTORM_LC_86$I3
.sym 5531 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5539 $nextpnr_ICESTORM_LC_86$I3
.sym 5545 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5546 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5548 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5549 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 5552 vga_col[5]
.sym 5553 vga_col[5]
.sym 5562 display_img_addr[4]
.sym 5567 vga_col[4]
.sym 5569 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5570 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5571 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5572 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 5574 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5575 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5576 vga_col[5]
.sym 5577 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 5578 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 5580 vga_col[8]
.sym 5601 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5607 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5613 $PACKER_VCC_NET
.sym 5615 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5616 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5617 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5618 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5621 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5623 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5628 $nextpnr_ICESTORM_LC_56$O
.sym 5631 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5634 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 5636 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5640 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 5642 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5646 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 5649 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5652 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 5654 $PACKER_VCC_NET
.sym 5655 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5658 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 5660 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5664 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 5666 $PACKER_VCC_NET
.sym 5667 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5670 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 5673 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5689 vga_col[6]
.sym 5702 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5705 vga_col[2]
.sym 5708 vga_col[2]
.sym 5709 vga_col[3]
.sym 5711 vga_col[7]
.sym 5712 vga_col[6]
.sym 5726 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 5733 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5748 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5763 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 5765 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5769 $nextpnr_ICESTORM_LC_57$I3
.sym 5771 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 5779 $nextpnr_ICESTORM_LC_57$I3
.sym 5815 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0
.sym 5816 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 5817 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5818 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5819 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 5820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 5821 capture_data[11]
.sym 5822 vga_col[7]
.sym 5823 vga_col[7]
.sym 5831 vga_col[8]
.sym 5833 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5838 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 5841 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 5843 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 5845 vga_col[4]
.sym 5849 vga_col[9]
.sym 5851 vga_col[5]
.sym 5852 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5855 vga_col[8]
.sym 5857 vga_col[4]
.sym 5858 vga_col[6]
.sym 5860 vga_col[7]
.sym 5867 $PACKER_VCC_NET
.sym 5875 $PACKER_VCC_NET
.sym 5876 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5877 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5879 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5880 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5883 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5889 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5893 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5894 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5898 $nextpnr_ICESTORM_LC_54$O
.sym 5901 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 5904 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 5907 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 5910 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 5912 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 5916 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 5918 $PACKER_VCC_NET
.sym 5919 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 5922 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 5925 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 5928 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 5931 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 5934 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 5936 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 5940 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 5942 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 5943 $PACKER_VCC_NET
.sym 5948 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5949 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5950 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 5951 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 5952 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5953 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5954 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5955 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5958 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 5974 vga_col[9]
.sym 5975 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 5976 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 5977 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5978 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 5979 vga_col[5]
.sym 5981 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5989 vga_new_pxl
.sym 5992 vga_col[7]
.sym 5996 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 6011 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 6013 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6019 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 6027 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6028 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 6032 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6033 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 6035 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6039 $nextpnr_ICESTORM_LC_55$I3
.sym 6041 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 6049 $nextpnr_ICESTORM_LC_55$I3
.sym 6052 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 6053 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 6054 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6055 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 6092 vga_col[1]
.sym 6094 vga_col[8]
.sym 6097 rgbfilter[2]
.sym 6100 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6101 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6104 rgbfilter[1]
.sym 6107 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6109 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6110 $PACKER_VCC_NET
.sym 6112 $PACKER_VCC_NET
.sym 6115 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6120 vga_col[8]
.sym 6124 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6138 vga_col[8]
.sym 6140 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6141 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6143 vga_col[7]
.sym 6145 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6149 vga_col[6]
.sym 6150 vga_new_pxl
.sym 6153 vga_col[9]
.sym 6155 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6156 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6159 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6163 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6167 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6168 $nextpnr_ICESTORM_LC_79$O
.sym 6170 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6174 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 6176 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6180 $nextpnr_ICESTORM_LC_80$I3
.sym 6183 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6190 $nextpnr_ICESTORM_LC_80$I3
.sym 6193 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6195 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6196 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6200 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 6201 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6202 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6206 vga_new_pxl
.sym 6211 vga_col[7]
.sym 6212 vga_col[8]
.sym 6213 vga_col[9]
.sym 6214 vga_col[6]
.sym 6216 clk50mhz_$glb_clk
.sym 6217 rst$SB_IO_IN_$glb_sr
.sym 6220 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6221 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6222 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6224 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6225 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6228 vga_red[2]
.sym 6236 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6238 i_vga.new_line
.sym 6240 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6243 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6244 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6247 vga_col[7]
.sym 6248 vga_col[6]
.sym 6262 vga_hsync_SB_LUT4_O_I0
.sym 6271 vga_col[6]
.sym 6272 vga_col[9]
.sym 6274 vga_col[5]
.sym 6278 vga_col[8]
.sym 6280 vga_col[4]
.sym 6283 vga_col[7]
.sym 6294 $PACKER_VCC_NET
.sym 6296 $PACKER_VCC_NET
.sym 6303 $nextpnr_ICESTORM_LC_58$O
.sym 6306 vga_col[4]
.sym 6309 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 6311 $PACKER_VCC_NET
.sym 6312 vga_col[5]
.sym 6315 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 6317 $PACKER_VCC_NET
.sym 6318 vga_col[6]
.sym 6321 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 6324 vga_col[7]
.sym 6327 vga_hsync_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 6329 vga_col[8]
.sym 6330 $PACKER_VCC_NET
.sym 6333 $nextpnr_ICESTORM_LC_59$I3
.sym 6336 vga_col[9]
.sym 6343 $nextpnr_ICESTORM_LC_59$I3
.sym 6380 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 6381 vga_hsync_SB_LUT4_O_I2
.sym 6385 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 6389 vga_col[9]
.sym 6407 vga_col[7]
.sym 6416 $PACKER_VCC_NET
.sym 6419 vga_col[8]
.sym 6422 vga_col[4]
.sym 6424 vga_col[5]
.sym 6434 vga_col[6]
.sym 6435 vga_col[9]
.sym 6438 $nextpnr_ICESTORM_LC_62$O
.sym 6441 vga_col[4]
.sym 6444 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6446 vga_col[5]
.sym 6450 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6452 vga_col[6]
.sym 6456 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 6459 vga_col[7]
.sym 6462 vga_hsync_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 6464 $PACKER_VCC_NET
.sym 6465 vga_col[8]
.sym 6468 $nextpnr_ICESTORM_LC_63$I3
.sym 6470 vga_col[9]
.sym 6478 $nextpnr_ICESTORM_LC_63$I3
.sym 6490 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 6491 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6492 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6500 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6515 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6518 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6519 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 6520 vga_col[5]
.sym 6521 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6522 vga_col[9]
.sym 6525 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6531 $PACKER_VCC_NET
.sym 6541 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6542 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6543 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6544 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6546 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6549 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 6553 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6555 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6557 $PACKER_VCC_NET
.sym 6565 $PACKER_VCC_NET
.sym 6573 $nextpnr_ICESTORM_LC_75$O
.sym 6575 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 6579 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 6581 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6585 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 6587 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6591 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 6594 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6597 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6599 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6603 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 6605 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6606 $PACKER_VCC_NET
.sym 6609 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 6611 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6612 $PACKER_VCC_NET
.sym 6615 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6617 $PACKER_VCC_NET
.sym 6618 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6635 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 6636 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6637 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6640 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6641 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6642 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6643 vga_col[8]
.sym 6645 vga_row[7]
.sym 6647 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6649 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6651 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6653 vga_row[5]
.sym 6654 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6655 $PACKER_VCC_NET
.sym 6657 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6658 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 6659 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6660 vga_vsync_SB_LUT4_O_I1
.sym 6663 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6664 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6666 vga_vsync$SB_IO_OUT
.sym 6671 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6678 $PACKER_VCC_NET
.sym 6679 vga_hsync_SB_LUT4_O_I1
.sym 6685 vga_hsync_SB_LUT4_O_I0
.sym 6689 vga_hsync_SB_LUT4_O_I2
.sym 6692 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6695 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6704 rst$SB_IO_IN
.sym 6708 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 6710 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6711 $PACKER_VCC_NET
.sym 6714 $nextpnr_ICESTORM_LC_76$I3
.sym 6716 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6724 $nextpnr_ICESTORM_LC_76$I3
.sym 6745 vga_hsync_SB_LUT4_O_I0
.sym 6746 rst$SB_IO_IN
.sym 6747 vga_hsync_SB_LUT4_O_I2
.sym 6748 vga_hsync_SB_LUT4_O_I1
.sym 6759 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 6760 vga_vsync_SB_LUT4_O_I0
.sym 6761 vga_vsync_SB_LUT4_O_I2
.sym 6762 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6763 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 6764 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6765 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 6771 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6775 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6783 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6787 vga_col[7]
.sym 6789 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6812 vga_col[9]
.sym 6814 vga_hsync_SB_LUT4_O_I1
.sym 6822 $PACKER_VCC_NET
.sym 6827 vga_vsync_SB_LUT4_O_I1
.sym 6830 vga_vsync_SB_LUT4_O_I2
.sym 6831 rst$SB_IO_IN
.sym 6836 vga_col[7]
.sym 6837 vga_vsync_SB_LUT4_O_I0
.sym 6839 vga_col[8]
.sym 6843 $nextpnr_ICESTORM_LC_60$O
.sym 6846 vga_col[7]
.sym 6849 vga_hsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 6851 $PACKER_VCC_NET
.sym 6852 vga_col[8]
.sym 6855 $nextpnr_ICESTORM_LC_61$I3
.sym 6857 vga_col[9]
.sym 6865 $nextpnr_ICESTORM_LC_61$I3
.sym 6880 rst$SB_IO_IN
.sym 6881 vga_hsync_SB_LUT4_O_I1
.sym 6883 vga_vsync_SB_LUT4_O_I2
.sym 6886 vga_vsync_SB_LUT4_O_I0
.sym 6887 rst$SB_IO_IN
.sym 6888 vga_vsync_SB_LUT4_O_I2
.sym 6889 vga_vsync_SB_LUT4_O_I1
.sym 6893 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6894 vga_red_2b_SB_LUT4_O_1_I0
.sym 6895 vga_green_2b_SB_LUT4_O_I3
.sym 6896 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6897 vga_red_2b_SB_LUT4_O_1_I3
.sym 6898 vga_green_2b_SB_LUT4_O_I0
.sym 6899 vga_blue_2b_SB_LUT4_O_1_I3
.sym 6900 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 6909 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6914 vga_row[5]
.sym 6921 vga_row[6]
.sym 6926 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 6928 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 6934 vga_blue[2]
.sym 6946 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6947 $PACKER_VCC_NET
.sym 6950 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6952 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6954 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6955 $PACKER_VCC_NET
.sym 6956 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 6965 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6968 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 6970 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 6978 $nextpnr_ICESTORM_LC_101$O
.sym 6981 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 6984 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 6986 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6987 $PACKER_VCC_NET
.sym 6990 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 6992 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6996 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 6998 $PACKER_VCC_NET
.sym 6999 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 7002 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 7004 $PACKER_VCC_NET
.sym 7005 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 7008 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7010 $PACKER_VCC_NET
.sym 7011 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 7014 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 7016 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 7017 $PACKER_VCC_NET
.sym 7020 $nextpnr_ICESTORM_LC_102$I3
.sym 7022 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 7028 vga_red_2b_SB_LUT4_O_I1
.sym 7029 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7030 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7031 vga_green_2b_SB_LUT4_O_I2
.sym 7032 vga_red_2b_SB_LUT4_O_1_I1
.sym 7033 vga_green_2b_SB_LUT4_O_I1
.sym 7034 vga_blue_2b_SB_LUT4_O_I1
.sym 7035 vga_green[3]
.sym 7041 $PACKER_VCC_NET
.sym 7043 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 7053 vga_col[5]
.sym 7055 vga_green_2b_SB_LUT4_O_I1
.sym 7063 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7076 $nextpnr_ICESTORM_LC_102$I3
.sym 7082 vga_red_2b_SB_LUT4_O_1_I0
.sym 7085 vga_red_2b_SB_LUT4_O_1_I3
.sym 7090 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7093 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7095 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7101 vga_red_2b_SB_LUT4_O_1_I1
.sym 7106 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7110 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7111 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7112 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 7117 $nextpnr_ICESTORM_LC_102$I3
.sym 7120 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7121 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7123 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 7144 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7145 vga_red_2b_SB_LUT4_O_1_I1
.sym 7146 vga_red_2b_SB_LUT4_O_1_I0
.sym 7147 vga_red_2b_SB_LUT4_O_1_I3
.sym 7150 vga_blue_2b_SB_LUT4_O_1_I0
.sym 7151 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7152 vga_blue_2b_SB_LUT4_O_1_I1
.sym 7153 vga_blue_2b_SB_LUT4_O_1_I3
.sym 7163 vga_green_2b_SB_LUT4_O_1_I3
.sym 7166 vga_green_2b_SB_LUT4_O_1_I0
.sym 7171 capture_addr[8]
.sym 7177 rgbfilter[1]
.sym 7179 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 7186 rgbfilter[2]
.sym 7197 vga_green[3]
.sym 7216 vga_red_2b_SB_LUT4_O_I1
.sym 7222 vga_blue_2b_SB_LUT4_O_I1
.sym 7232 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7233 vga_red_2b_SB_LUT4_O_I3
.sym 7240 vga_col[6]
.sym 7242 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7244 vga_blue_2b_SB_LUT4_O_I3
.sym 7250 vga_col[6]
.sym 7261 vga_red_2b_SB_LUT4_O_I1
.sym 7262 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7263 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7264 vga_red_2b_SB_LUT4_O_I3
.sym 7267 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7268 vga_blue_2b_SB_LUT4_O_I1
.sym 7269 vga_blue_2b_SB_LUT4_O_I3
.sym 7270 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 7351 vga_green_2b_SB_LUT4_O_1_I3
.sym 7354 vga_green_2b_SB_LUT4_O_1_I0
.sym 7361 vga_green_2b_SB_LUT4_O_I1
.sym 7369 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7408 vga_green_2b_SB_LUT4_O_1_I3
.sym 7409 vga_green_2b_SB_LUT4_O_1_I0
.sym 7410 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 7411 vga_green_2b_SB_LUT4_O_I1
.sym 8221 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8222 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 8223 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8224 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 8225 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8226 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8227 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8228 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 8231 camera_config_steps[0]
.sym 8235 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 8250 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8251 camera_config_steps[1]
.sym 8252 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8256 led[7]$SB_IO_OUT
.sym 8263 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8267 camera_config_steps[1]
.sym 8268 camera_config_steps[0]
.sym 8270 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8271 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8273 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8274 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8275 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8276 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 8279 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 8283 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8291 camera_config_steps[1]
.sym 8293 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8297 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8299 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8302 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8303 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 8304 camera_config_steps[1]
.sym 8305 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 8309 camera_config_steps[0]
.sym 8310 camera_config_steps[1]
.sym 8314 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8317 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8321 camera_config_steps[0]
.sym 8323 camera_config_steps[1]
.sym 8326 camera_config_steps[0]
.sym 8333 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8335 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8338 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8339 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8342 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8343 clk50mhz_$glb_clk
.sym 8344 rst$SB_IO_IN_$glb_sr
.sym 8349 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 8350 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 8351 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 8352 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 8353 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 8354 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 8355 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 8356 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8357 camera_config_steps[1]
.sym 8360 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 8361 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8362 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8363 camera_config_steps[0]
.sym 8365 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8368 camera_config_steps[4]
.sym 8370 camera_config_steps[5]
.sym 8371 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8376 camera_config_steps[0]
.sym 8380 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 8389 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8390 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8392 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8393 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8394 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8401 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 8402 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 8403 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8408 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 8409 camera_config_steps[1]
.sym 8410 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 8411 camera_config_steps[0]
.sym 8420 camera_config_steps[1]
.sym 8428 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8429 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8430 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8431 camera_config_steps[0]
.sym 8432 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 8434 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 8435 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8436 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8438 camera_config_steps[1]
.sym 8440 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 8444 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8446 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 8447 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8448 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8450 camera_config_steps[4]
.sym 8452 camera_config_steps[5]
.sym 8453 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8457 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8459 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8460 camera_config_steps[1]
.sym 8461 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8462 camera_config_steps[0]
.sym 8465 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 8466 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 8467 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8468 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 8471 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8473 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 8474 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8477 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8478 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8480 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8483 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8484 camera_config_steps[5]
.sym 8485 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8486 camera_config_steps[4]
.sym 8490 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8491 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8492 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8495 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8498 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8503 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 8504 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 8508 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 8509 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 8510 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 8511 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8512 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8513 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 8514 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 8515 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 8518 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 8521 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8525 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 8531 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8533 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8535 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8538 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8539 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8540 camera_config_steps[1]
.sym 8542 camera_config_steps[0]
.sym 8543 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 8549 camera_config_steps[4]
.sym 8550 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 8551 camera_config_steps[5]
.sym 8552 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8553 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 8554 camera_config_steps[4]
.sym 8556 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 8557 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 8558 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8560 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 8561 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8562 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 8564 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8567 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 8569 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8570 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 8572 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 8574 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 8575 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8577 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8582 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8584 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 8585 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 8588 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8589 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 8590 camera_config_steps[4]
.sym 8591 camera_config_steps[5]
.sym 8595 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 8597 camera_config_steps[4]
.sym 8600 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 8601 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 8602 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 8603 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 8606 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 8607 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 8608 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8612 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 8613 camera_config_steps[4]
.sym 8614 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 8619 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8621 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8624 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 8625 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 8626 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 8627 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8629 clk50mhz_$glb_clk
.sym 8630 rst$SB_IO_IN_$glb_sr
.sym 8631 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 8632 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 8633 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 8634 controller.data_wr[1]
.sym 8635 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_O
.sym 8636 controller.addr[0]
.sym 8637 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 8638 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 8642 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 8643 camera_config_steps[1]
.sym 8644 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8645 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 8646 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8649 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8651 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8653 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8654 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 8657 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8659 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8660 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 8661 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 8663 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 8664 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 8665 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 8666 controller.data_wr[2]
.sym 8672 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 8673 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8674 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8675 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8676 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8677 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8678 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 8679 camera_config_steps[0]
.sym 8680 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8682 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8683 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8684 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 8685 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8686 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8687 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 8688 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8690 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8691 camera_config_steps[1]
.sym 8693 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8694 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8695 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8696 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 8697 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8698 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 8699 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8701 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 8702 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 8703 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 8705 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 8706 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8707 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8708 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 8711 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 8712 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 8717 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8718 camera_config_steps[0]
.sym 8719 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8720 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8723 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8724 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8725 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8726 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 8729 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 8730 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8731 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8732 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 8735 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 8736 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 8737 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 8738 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 8741 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 8742 camera_config_steps[1]
.sym 8743 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 8744 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8747 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 8748 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 8749 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 8750 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 8754 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 8755 controller.i_sccb.send_rg[1]
.sym 8756 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 8757 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 8758 controller.i_sccb.send_rg[0]
.sym 8759 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 8760 controller.i_sccb.send_rg[2]
.sym 8761 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 8764 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 8768 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 8770 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8784 controller.addr[0]
.sym 8787 controller.data_wr[5]
.sym 8789 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8795 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 8796 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8797 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8798 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8799 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8800 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 8801 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 8802 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8803 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8804 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8806 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 8807 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8808 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 8809 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 8811 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 8813 camera_config_steps[0]
.sym 8814 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 8817 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8818 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 8819 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8820 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 8821 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 8822 camera_config_steps[1]
.sym 8823 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 8824 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8825 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 8826 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 8828 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 8829 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8830 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 8834 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 8835 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8836 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 8837 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 8840 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 8841 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8843 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 8846 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 8847 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 8848 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8849 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 8852 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 8853 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 8854 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8855 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 8858 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 8859 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 8860 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8861 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 8864 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 8865 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 8866 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 8867 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 8870 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 8871 camera_config_steps[1]
.sym 8872 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 8873 camera_config_steps[0]
.sym 8875 clk50mhz_$glb_clk
.sym 8876 rst$SB_IO_IN_$glb_sr
.sym 8877 controller.i_sccb.send_rg[9]
.sym 8878 controller.i_sccb.send_rg[8]
.sym 8879 controller.i_sccb.send_rg[3]
.sym 8880 controller.i_sccb.send_rg[4]
.sym 8881 controller.i_sccb.send_rg[7]
.sym 8882 controller.i_sccb.send_rg[5]
.sym 8883 controller.i_sccb.send_rg[6]
.sym 8884 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 8886 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 8892 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 8896 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 8899 controller.data_wr[0]
.sym 8901 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 8902 controller.i_sccb.clr_datarg
.sym 8911 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 8922 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 8924 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 8932 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8933 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 8941 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 8945 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 8957 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 8958 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 8959 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8960 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 8965 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 8966 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8970 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 8971 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 8998 clk50mhz_$glb_clk
.sym 8999 rst$SB_IO_IN_$glb_sr
.sym 9011 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9014 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 9023 controller.addr[1]
.sym 9056 capture.data_rg1[4]
.sym 9072 ov7670_d[4]
.sym 9081 capture.data_rg1[4]
.sym 9117 ov7670_d[4]
.sym 9121 clk50mhz_$glb_clk
.sym 9122 rst$SB_IO_IN_$glb_sr
.sym 9139 capture.data_rg2[4]
.sym 9156 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9158 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9165 $PACKER_VCC_NET
.sym 9168 $PACKER_VCC_NET
.sym 9169 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9170 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9173 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9175 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9176 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9179 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9183 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9193 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9196 $nextpnr_ICESTORM_LC_89$O
.sym 9198 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9202 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 9204 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9205 $PACKER_VCC_NET
.sym 9208 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 9210 $PACKER_VCC_NET
.sym 9211 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9214 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 9216 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9217 $PACKER_VCC_NET
.sym 9220 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 9222 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9223 $PACKER_VCC_NET
.sym 9226 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 9228 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9232 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 9235 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9238 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 9241 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9248 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 9249 capture.data_rg1[5]
.sym 9252 capture.data_rg2[1]
.sym 9253 capture.data_rg2[5]
.sym 9264 $PACKER_VCC_NET
.sym 9269 $PACKER_VCC_NET
.sym 9270 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9271 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 9272 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9274 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9276 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9279 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9282 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 9296 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9305 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9308 vga_col[5]
.sym 9313 vga_col[2]
.sym 9314 vga_col[3]
.sym 9315 vga_col[4]
.sym 9318 vga_col[7]
.sym 9319 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 9322 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9325 $nextpnr_ICESTORM_LC_90$I3
.sym 9327 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9335 $nextpnr_ICESTORM_LC_90$I3
.sym 9340 vga_col[5]
.sym 9344 vga_col[7]
.sym 9350 vga_col[4]
.sym 9357 vga_col[2]
.sym 9365 vga_col[3]
.sym 9379 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9382 capture.data_rg2[1]
.sym 9383 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9391 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9393 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9394 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9395 capture.data_rg1[1]
.sym 9396 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9397 vga_col[4]
.sym 9398 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9399 vga_col[5]
.sym 9400 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9401 ov7670_d[1]
.sym 9402 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9403 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9404 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9414 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9415 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9421 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9430 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9432 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9439 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9442 $nextpnr_ICESTORM_LC_99$O
.sym 9444 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9448 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 9450 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9454 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 9457 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9460 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 9462 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9466 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 9469 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9472 $nextpnr_ICESTORM_LC_100$I3
.sym 9474 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9482 $nextpnr_ICESTORM_LC_100$I3
.sym 9494 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9495 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9496 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9497 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9498 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9499 capture.data_rg1[1]
.sym 9507 img_proc.pulse_proc_ctrl
.sym 9513 $PACKER_VCC_NET
.sym 9516 vga_col[8]
.sym 9517 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9518 vga_col[9]
.sym 9519 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9521 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9527 vga_col[0]
.sym 9537 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9539 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9540 $PACKER_VCC_NET
.sym 9542 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9548 $PACKER_VCC_NET
.sym 9552 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9555 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9556 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9560 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9561 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9565 $nextpnr_ICESTORM_LC_46$O
.sym 9567 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9571 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 9574 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9577 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 9580 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9583 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 9585 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9586 $PACKER_VCC_NET
.sym 9589 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 9592 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9595 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 9597 $PACKER_VCC_NET
.sym 9598 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9601 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 9604 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9607 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 9609 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9630 vga_col[9]
.sym 9631 vga_col[6]
.sym 9637 proc_fb.ram.0.0.0_RCLKE
.sym 9639 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9641 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9643 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9646 centroid[0]
.sym 9647 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9651 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 9656 $PACKER_VCC_NET
.sym 9658 vga_new_pxl
.sym 9665 vga_col[8]
.sym 9666 vga_col[4]
.sym 9667 vga_col[0]
.sym 9669 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9678 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9688 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 9691 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9694 $nextpnr_ICESTORM_LC_47$I3
.sym 9696 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9704 $nextpnr_ICESTORM_LC_47$I3
.sym 9708 vga_col[0]
.sym 9721 vga_col[4]
.sym 9725 vga_col[8]
.sym 9732 $PACKER_VCC_NET
.sym 9735 vga_new_pxl
.sym 9736 clk50mhz_$glb_clk
.sym 9737 rst$SB_IO_IN_$glb_sr
.sym 9740 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9743 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9744 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9748 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9749 $PACKER_VCC_NET
.sym 9762 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9763 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 9764 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 9765 vga_col[0]
.sym 9766 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9767 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9768 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9771 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9772 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9773 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9785 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9786 $PACKER_VCC_NET
.sym 9787 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9791 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9795 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9797 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9799 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9801 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9807 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9811 $nextpnr_ICESTORM_LC_83$O
.sym 9814 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9817 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 9820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 9823 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 9825 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 9829 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 9831 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 9835 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 9837 $PACKER_VCC_NET
.sym 9838 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 9841 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 9843 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 9847 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 9849 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9853 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 9855 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 9872 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9876 vga_col[2]
.sym 9879 vga_col[8]
.sym 9880 vga_col[7]
.sym 9881 vga_col[3]
.sym 9884 vga_col[6]
.sym 9885 vga_col[4]
.sym 9887 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9890 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 9891 vga_col[5]
.sym 9893 ov7670_d[1]
.sym 9895 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 9897 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 9904 vga_col[7]
.sym 9907 vga_col[2]
.sym 9908 vga_col[0]
.sym 9909 vga_col[3]
.sym 9910 vga_col[8]
.sym 9911 vga_col[4]
.sym 9912 vga_col[9]
.sym 9913 vga_col[5]
.sym 9914 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9915 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9916 vga_col[6]
.sym 9917 vga_col[1]
.sym 9927 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9932 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 9934 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 9936 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 9940 $nextpnr_ICESTORM_LC_84$I3
.sym 9942 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 9950 $nextpnr_ICESTORM_LC_84$I3
.sym 9953 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 9954 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9955 vga_col[6]
.sym 9956 vga_col[7]
.sym 9965 vga_col[2]
.sym 9966 vga_col[5]
.sym 9967 vga_col[3]
.sym 9968 vga_col[4]
.sym 9971 vga_col[0]
.sym 9972 vga_col[9]
.sym 9973 vga_col[1]
.sym 9974 vga_col[8]
.sym 9986 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 9987 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9988 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 9989 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 9990 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 9991 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9992 proc_fb.dina_SB_LUT4_O_3_I2
.sym 9994 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10004 $PACKER_VCC_NET
.sym 10009 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10010 vga_col[9]
.sym 10011 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10015 vga_col[0]
.sym 10016 vga_col[8]
.sym 10019 vga_col[0]
.sym 10025 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10028 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10031 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10036 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10044 $PACKER_VCC_NET
.sym 10049 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10050 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10051 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10055 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 10057 $nextpnr_ICESTORM_LC_48$O
.sym 10059 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 10063 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[2]
.sym 10065 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 10069 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[3]
.sym 10071 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 10075 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[4]
.sym 10078 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 10081 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[5]
.sym 10084 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10087 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[6]
.sym 10090 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 10093 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[7]
.sym 10096 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10099 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[8]
.sym 10101 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10102 $PACKER_VCC_NET
.sym 10107 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10108 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10110 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10111 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10112 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10113 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10114 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10119 vga_col[5]
.sym 10120 vga_col[9]
.sym 10125 vga_col[4]
.sym 10126 vga_col[6]
.sym 10133 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 10138 centroid[0]
.sym 10139 centroid[0]
.sym 10141 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10143 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[8]
.sym 10149 vga_col[4]
.sym 10150 vga_col[2]
.sym 10155 vga_col[2]
.sym 10156 vga_col[5]
.sym 10157 vga_col[4]
.sym 10158 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10159 vga_col[3]
.sym 10160 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10162 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10163 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10167 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10171 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10175 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10176 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10177 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10180 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0_SB_CARRY_CO_CI[9]
.sym 10182 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10186 $nextpnr_ICESTORM_LC_49$I3
.sym 10189 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 10196 $nextpnr_ICESTORM_LC_49$I3
.sym 10199 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 10200 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10201 vga_col[5]
.sym 10202 vga_col[4]
.sym 10205 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10206 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10208 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10211 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10212 vga_col[3]
.sym 10214 vga_col[2]
.sym 10218 vga_col[4]
.sym 10220 vga_col[5]
.sym 10223 vga_col[2]
.sym 10224 vga_col[3]
.sym 10226 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10230 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10231 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10232 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10233 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10234 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10235 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10236 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 10248 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 10249 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10261 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 10263 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10271 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 10273 rgbfilter[1]
.sym 10275 vga_col[4]
.sym 10276 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10277 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10278 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10279 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10280 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10281 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0
.sym 10282 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10283 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10284 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10286 rgbfilter[2]
.sym 10288 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10289 vga_col[0]
.sym 10291 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10294 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10296 rgbfilter[0]
.sym 10299 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10301 vga_col[5]
.sym 10302 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10304 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10305 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10306 rgbfilter[0]
.sym 10307 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10310 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10311 vga_col[0]
.sym 10312 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10313 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10316 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10317 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10318 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10319 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0
.sym 10322 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 10323 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 10324 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10325 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 10328 rgbfilter[1]
.sym 10329 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10330 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10331 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10334 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10335 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 10336 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10337 rgbfilter[2]
.sym 10340 rgbfilter[1]
.sym 10341 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10342 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10343 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10346 vga_col[5]
.sym 10349 vga_col[4]
.sym 10358 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10360 i_vga.new_line
.sym 10365 display_img_addr[0]
.sym 10375 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10377 $PACKER_VCC_NET
.sym 10379 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10380 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10381 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10382 vga_col[4]
.sym 10386 $PACKER_VCC_NET
.sym 10388 vga_col[5]
.sym 10394 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 10395 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10399 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10409 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10413 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10414 $PACKER_VCC_NET
.sym 10415 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10419 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10423 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10426 $nextpnr_ICESTORM_LC_73$O
.sym 10429 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 10432 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 10434 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10438 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 10440 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10444 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 10446 $PACKER_VCC_NET
.sym 10447 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10450 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 10452 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10456 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 10458 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10462 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 10465 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10468 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 10470 $PACKER_VCC_NET
.sym 10471 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10488 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10492 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 10493 i_vga.new_line
.sym 10500 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10503 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10504 vga_col[8]
.sym 10505 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10506 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10507 vga_col[9]
.sym 10508 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 10509 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10510 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10511 vga_row[9]
.sym 10512 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 10524 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10527 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10533 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10536 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10539 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10540 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10544 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10545 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10546 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10548 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10549 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 10552 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10555 $nextpnr_ICESTORM_LC_74$I3
.sym 10558 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10565 $nextpnr_ICESTORM_LC_74$I3
.sym 10571 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10575 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10586 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10587 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10588 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10589 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10592 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 10593 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10594 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10595 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10601 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 10602 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10603 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10604 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 10605 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10606 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10611 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 10615 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10625 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 10629 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10633 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10634 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 10645 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10656 $PACKER_VCC_NET
.sym 10659 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10660 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10663 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10664 $PACKER_VCC_NET
.sym 10666 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10667 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 10670 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10671 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10672 $nextpnr_ICESTORM_LC_50$O
.sym 10675 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 10678 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 10680 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10684 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 10686 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10690 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 10692 $PACKER_VCC_NET
.sym 10693 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10696 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 10698 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10699 $PACKER_VCC_NET
.sym 10702 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 10704 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10705 $PACKER_VCC_NET
.sym 10708 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 10710 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10714 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 10717 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10722 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10723 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10724 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10725 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10726 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10727 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10728 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 10729 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 10735 vga_row[2]
.sym 10736 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 10737 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10739 vga_row[3]
.sym 10743 vga_row[5]
.sym 10745 $PACKER_VCC_NET
.sym 10748 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10750 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10754 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10756 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10758 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 10766 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10767 vga_col[7]
.sym 10770 vga_col[6]
.sym 10774 vga_col[8]
.sym 10775 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10777 vga_col[9]
.sym 10787 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10788 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10790 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10793 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10795 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 10797 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10801 $nextpnr_ICESTORM_LC_51$I3
.sym 10804 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 10811 $nextpnr_ICESTORM_LC_51$I3
.sym 10814 vga_col[6]
.sym 10815 vga_col[8]
.sym 10816 vga_col[9]
.sym 10817 vga_col[7]
.sym 10820 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10821 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10822 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 10823 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 10857 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10860 vga_row[1]
.sym 10861 $PACKER_VCC_NET
.sym 10864 vga_row[6]
.sym 10869 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10870 vga_row[7]
.sym 10871 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10873 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10874 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10875 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 10876 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10878 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10880 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 10888 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10889 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10890 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10893 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10898 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10900 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10906 $PACKER_VCC_NET
.sym 10908 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10914 $PACKER_VCC_NET
.sym 10915 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10918 $nextpnr_ICESTORM_LC_77$O
.sym 10920 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 10924 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10927 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 10930 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 10932 $PACKER_VCC_NET
.sym 10933 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 10936 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 10938 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10942 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 10944 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 10945 $PACKER_VCC_NET
.sym 10948 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 10950 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10951 $PACKER_VCC_NET
.sym 10954 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 10956 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 10957 $PACKER_VCC_NET
.sym 10960 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 10962 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 10963 $PACKER_VCC_NET
.sym 10970 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 10971 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 10972 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10973 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 10974 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 10975 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 10987 vga_row[6]
.sym 10996 vga_col[8]
.sym 10998 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 10999 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11000 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11004 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 11009 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11010 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11013 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11017 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11020 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11022 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11023 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11024 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11026 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11027 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11028 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11029 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11031 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11032 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11033 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11036 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11039 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11040 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11041 $nextpnr_ICESTORM_LC_78$I3
.sym 11044 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11051 $nextpnr_ICESTORM_LC_78$I3
.sym 11054 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11055 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 11056 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 11057 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 11060 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11062 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11063 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11066 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11068 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11069 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11072 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11073 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11074 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11078 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11081 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11084 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11085 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11087 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11092 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 11093 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11094 capture.cnt_byte_SB_DFFER_Q_E
.sym 11098 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 11103 vga_row[2]
.sym 11107 vga_row[3]
.sym 11110 vga_col[9]
.sym 11112 img_proc.colorpxls[10]
.sym 11117 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11121 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11124 vga_red_2b_SB_LUT4_O_I3
.sym 11126 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11135 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11136 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11137 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11138 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11139 vga_row[5]
.sym 11141 vga_col[7]
.sym 11142 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 11143 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11144 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11145 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11146 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11147 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11148 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11150 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11151 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11156 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11158 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11159 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11162 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11165 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11166 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11172 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11173 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11174 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11177 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11179 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11180 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11183 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11184 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11185 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11186 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11189 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11191 vga_col[7]
.sym 11192 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11195 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 11197 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11198 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11202 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 11203 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11204 vga_row[5]
.sym 11207 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11208 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11209 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11210 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11215 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 11216 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 11217 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 11218 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 11219 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 11220 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 11221 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 11222 $PACKER_VCC_NET
.sym 11230 capture.red_SB_DFFER_Q_E
.sym 11232 $PACKER_VCC_NET
.sym 11234 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 11256 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 11258 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11260 vga_green_2b_SB_LUT4_O_I0
.sym 11261 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11262 rgbfilter[1]
.sym 11263 vga_row[6]
.sym 11265 vga_green_2b_SB_LUT4_O_I3
.sym 11266 vga_green_2b_SB_LUT4_O_I2
.sym 11267 rgbfilter[2]
.sym 11268 vga_green_2b_SB_LUT4_O_I1
.sym 11269 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11270 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11272 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11275 vga_red_2b_SB_LUT4_O_1_I1
.sym 11277 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11279 vga_col[6]
.sym 11280 vga_blue_2b_SB_LUT4_O_1_I1
.sym 11281 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11285 rgbfilter[0]
.sym 11286 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11288 vga_red_2b_SB_LUT4_O_1_I1
.sym 11289 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11290 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11291 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11294 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 11295 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11296 rgbfilter[0]
.sym 11297 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11300 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11302 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11303 vga_row[6]
.sym 11307 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11308 vga_col[6]
.sym 11309 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11312 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11313 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 11314 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11315 rgbfilter[2]
.sym 11318 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 11319 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11320 rgbfilter[1]
.sym 11321 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11324 vga_blue_2b_SB_LUT4_O_1_I1
.sym 11325 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11326 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11327 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 11330 vga_green_2b_SB_LUT4_O_I0
.sym 11331 vga_green_2b_SB_LUT4_O_I1
.sym 11332 vga_green_2b_SB_LUT4_O_I3
.sym 11333 vga_green_2b_SB_LUT4_O_I2
.sym 11337 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11341 capture.cnt_pxl_base[12]
.sym 11346 capture_addr[2]
.sym 11350 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 11354 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 11356 $PACKER_VCC_NET
.sym 11385 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11386 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11389 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11391 vga_col[5]
.sym 11393 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 11396 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11411 vga_col[5]
.sym 11412 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11413 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 11430 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11431 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 11432 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 12298 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12299 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 12300 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12301 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12302 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12303 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12304 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12305 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 12310 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12340 camera_config_steps[4]
.sym 12341 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12342 camera_config_steps[5]
.sym 12343 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 12344 camera_config_steps[1]
.sym 12346 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 12347 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12350 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12351 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 12352 camera_config_steps[1]
.sym 12353 camera_config_steps[0]
.sym 12355 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 12356 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12358 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 12359 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12360 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12364 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12366 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12367 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12368 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12369 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12370 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12371 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 12373 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12374 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12375 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 12376 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 12379 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12380 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12381 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12382 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 12385 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12386 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12387 camera_config_steps[0]
.sym 12388 camera_config_steps[1]
.sym 12393 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12394 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 12397 camera_config_steps[5]
.sym 12399 camera_config_steps[4]
.sym 12403 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12404 camera_config_steps[0]
.sym 12405 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12406 camera_config_steps[1]
.sym 12409 camera_config_steps[0]
.sym 12410 camera_config_steps[1]
.sym 12411 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12415 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 12416 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 12417 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12418 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 12426 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 12427 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12428 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 12429 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12430 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12431 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 12432 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 12433 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 12443 camera_config_steps[1]
.sym 12446 led[2]$SB_IO_OUT
.sym 12454 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12455 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12458 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12463 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12468 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12471 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12481 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12485 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12486 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12488 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12489 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12490 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12494 led[6]$SB_IO_OUT
.sym 12497 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12504 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12505 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 12507 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12508 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12511 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 12513 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12514 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12515 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12516 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12517 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 12518 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12520 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12521 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12523 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12524 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12525 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12529 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12531 camera_config_steps[1]
.sym 12532 camera_config_steps[0]
.sym 12534 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 12537 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12538 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 12539 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 12542 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12543 camera_config_steps[0]
.sym 12544 camera_config_steps[1]
.sym 12548 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12549 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12550 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12554 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12555 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12560 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12561 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12562 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12563 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12567 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12568 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12569 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 12572 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 12573 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 12574 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12575 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 12578 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12579 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12581 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12585 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12586 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_I1
.sym 12587 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 12588 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12589 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 12590 controller.addr[3]
.sym 12591 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12592 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 12599 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 12600 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12601 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 12605 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 12607 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 12610 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 12611 led[6]$SB_IO_OUT
.sym 12613 camera_config_steps[1]
.sym 12614 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12615 camera_config_steps[0]
.sym 12617 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12626 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12627 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12629 camera_config_steps[0]
.sym 12630 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 12631 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12632 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 12634 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12635 camera_config_steps[1]
.sym 12636 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12637 camera_config_steps[0]
.sym 12638 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12639 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 12640 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12641 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12642 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12645 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12650 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12652 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12653 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12654 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12657 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 12659 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 12660 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12661 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 12662 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12665 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12666 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 12668 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12671 camera_config_steps[1]
.sym 12672 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12673 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12674 camera_config_steps[0]
.sym 12677 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 12679 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12683 camera_config_steps[0]
.sym 12684 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12685 camera_config_steps[1]
.sym 12686 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12689 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12690 camera_config_steps[0]
.sym 12691 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 12692 camera_config_steps[1]
.sym 12695 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 12696 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12697 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12698 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12701 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12702 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 12703 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 12708 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 12709 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 12710 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 12711 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 12712 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 12713 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 12714 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12715 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 12723 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 12734 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12735 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12736 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12739 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 12743 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 12749 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12750 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 12754 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 12755 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 12756 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12757 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12758 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 12759 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12761 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 12763 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12765 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 12766 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 12767 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 12769 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12770 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 12771 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 12772 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12773 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 12774 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 12775 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 12776 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12778 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 12779 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12780 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12782 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12783 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 12784 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 12785 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 12788 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 12789 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 12790 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 12791 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 12795 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 12797 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 12800 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 12801 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 12802 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 12803 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 12806 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 12807 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 12808 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 12809 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 12812 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12813 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 12814 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 12815 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 12819 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 12821 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 12824 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 12825 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 12826 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 12827 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 12829 clk50mhz_$glb_clk
.sym 12830 rst$SB_IO_IN_$glb_sr
.sym 12831 controller.addr[2]
.sym 12832 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 12833 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 12834 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 12835 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12836 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 12837 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 12838 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 12841 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 12843 camera_config_steps[0]
.sym 12846 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 12849 camera_config_steps[1]
.sym 12853 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_O
.sym 12856 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 12859 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 12864 display_img_addr[6]
.sym 12866 display_img_addr[7]
.sym 12872 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12873 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12874 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12875 camera_config_steps[0]
.sym 12877 controller.data_wr[0]
.sym 12879 controller.data_wr[2]
.sym 12881 camera_config_steps[1]
.sym 12883 controller.data_wr[1]
.sym 12885 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 12887 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 12892 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12893 controller.i_sccb.clr_datarg
.sym 12895 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12896 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12897 controller.i_sccb.send_rg[1]
.sym 12900 controller.i_sccb.send_rg[0]
.sym 12903 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 12906 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12907 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 12911 controller.i_sccb.clr_datarg
.sym 12912 controller.data_wr[1]
.sym 12913 controller.i_sccb.send_rg[0]
.sym 12914 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12917 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12918 camera_config_steps[0]
.sym 12919 camera_config_steps[1]
.sym 12920 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12924 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 12925 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12926 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 12929 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12930 controller.data_wr[0]
.sym 12932 controller.i_sccb.clr_datarg
.sym 12936 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 12938 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 12941 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 12942 controller.data_wr[2]
.sym 12943 controller.i_sccb.send_rg[1]
.sym 12944 controller.i_sccb.clr_datarg
.sym 12947 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12949 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 12951 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 12952 clk50mhz_$glb_clk
.sym 12953 rst$SB_IO_IN_$glb_sr
.sym 12954 controller.i_sccb.send_rg[10]
.sym 12962 orig_img_addr[8]
.sym 12967 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12975 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 12988 controller.data_wr[3]
.sym 12995 controller.data_wr[3]
.sym 12996 controller.data_wr[4]
.sym 12997 controller.addr[0]
.sym 12999 controller.addr[1]
.sym 13000 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 13001 controller.i_sccb.send_rg[2]
.sym 13002 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13004 controller.i_sccb.send_rg[8]
.sym 13006 controller.data_wr[6]
.sym 13008 controller.data_wr[5]
.sym 13010 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13011 controller.i_sccb.clr_datarg
.sym 13013 controller.i_sccb.send_rg[3]
.sym 13015 controller.i_sccb.send_rg[7]
.sym 13017 controller.i_sccb.send_rg[6]
.sym 13019 controller.i_sccb.clr_datarg
.sym 13020 controller.data_wr[7]
.sym 13022 controller.i_sccb.send_rg[4]
.sym 13024 controller.i_sccb.send_rg[5]
.sym 13028 controller.addr[1]
.sym 13029 controller.i_sccb.clr_datarg
.sym 13030 controller.i_sccb.send_rg[8]
.sym 13031 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13034 controller.i_sccb.clr_datarg
.sym 13035 controller.addr[0]
.sym 13036 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13037 controller.i_sccb.send_rg[7]
.sym 13040 controller.data_wr[3]
.sym 13041 controller.i_sccb.clr_datarg
.sym 13042 controller.i_sccb.send_rg[2]
.sym 13043 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13046 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13047 controller.i_sccb.clr_datarg
.sym 13048 controller.data_wr[4]
.sym 13049 controller.i_sccb.send_rg[3]
.sym 13052 controller.data_wr[7]
.sym 13053 controller.i_sccb.clr_datarg
.sym 13054 controller.i_sccb.send_rg[6]
.sym 13055 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13058 controller.i_sccb.clr_datarg
.sym 13059 controller.data_wr[5]
.sym 13060 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13061 controller.i_sccb.send_rg[4]
.sym 13064 controller.data_wr[6]
.sym 13065 controller.i_sccb.clr_datarg
.sym 13066 controller.i_sccb.send_rg[5]
.sym 13067 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 13070 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 13073 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13074 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 13075 clk50mhz_$glb_clk
.sym 13076 rst$SB_IO_IN_$glb_sr
.sym 13077 capture.data_rg3[4]
.sym 13085 cam_fb.ram.0.2.0_RCLKE
.sym 13087 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13090 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13091 controller.i_sccb.clr_datarg
.sym 13108 ov7670_d[6]
.sym 13110 display_img_addr[4]
.sym 13200 capture.data_rg3[5]
.sym 13202 capture.data_rg2[6]
.sym 13204 capture.data_rg1[6]
.sym 13207 capture.data_rg3[6]
.sym 13211 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 13242 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13253 $PACKER_VCC_NET
.sym 13262 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13263 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13264 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13267 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13268 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13269 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13270 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13273 $nextpnr_ICESTORM_LC_42$O
.sym 13275 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13279 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[2]
.sym 13282 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13285 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[3]
.sym 13288 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13291 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[4]
.sym 13294 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13297 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[5]
.sym 13300 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13303 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[6]
.sym 13305 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13306 $PACKER_VCC_NET
.sym 13309 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[7]
.sym 13311 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13315 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 13318 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13335 controller.i_sccb.clr_datarg
.sym 13336 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13340 capture.data_rg3[6]
.sym 13348 display_img_addr[6]
.sym 13350 display_img_addr[7]
.sym 13353 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13355 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13359 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[8]
.sym 13375 capture.data_rg1[5]
.sym 13377 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13384 ov7670_d[5]
.sym 13386 capture.data_rg1[1]
.sym 13390 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13396 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[9]
.sym 13399 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13402 $nextpnr_ICESTORM_LC_43$I3
.sym 13405 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13412 $nextpnr_ICESTORM_LC_43$I3
.sym 13418 ov7670_d[5]
.sym 13435 capture.data_rg1[1]
.sym 13442 capture.data_rg1[5]
.sym 13444 clk50mhz_$glb_clk
.sym 13445 rst$SB_IO_IN_$glb_sr
.sym 13448 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13449 rgbfilter[2]
.sym 13450 rgbfilter[0]
.sym 13451 rgbfilter[1]
.sym 13470 ov7670_d[5]
.sym 13471 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13476 vga_col[1]
.sym 13478 vga_col[2]
.sym 13480 vga_col[3]
.sym 13489 $PACKER_VCC_NET
.sym 13493 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13497 $PACKER_VCC_NET
.sym 13498 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13499 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13507 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13508 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13514 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13517 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13518 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13519 $nextpnr_ICESTORM_LC_95$O
.sym 13522 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13525 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 13528 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13531 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 13533 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13534 $PACKER_VCC_NET
.sym 13537 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 13539 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13540 $PACKER_VCC_NET
.sym 13543 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 13545 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13546 $PACKER_VCC_NET
.sym 13549 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 13551 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13552 $PACKER_VCC_NET
.sym 13555 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 13558 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13561 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13563 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13578 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 13582 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 13583 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13585 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 13589 centroid[0]
.sym 13595 rgbfilter[2]
.sym 13596 display_img_addr[1]
.sym 13597 rgbfilter[0]
.sym 13599 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13600 ov7670_d[6]
.sym 13602 display_img_addr[4]
.sym 13605 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13614 ov7670_d[1]
.sym 13616 vga_col[9]
.sym 13625 vga_col[6]
.sym 13629 vga_col[0]
.sym 13636 vga_col[1]
.sym 13639 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13640 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13642 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 13644 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13648 $nextpnr_ICESTORM_LC_96$I3
.sym 13650 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13658 $nextpnr_ICESTORM_LC_96$I3
.sym 13661 vga_col[0]
.sym 13670 vga_col[1]
.sym 13674 vga_col[9]
.sym 13679 vga_col[6]
.sym 13686 ov7670_d[1]
.sym 13690 clk50mhz_$glb_clk
.sym 13691 rst$SB_IO_IN_$glb_sr
.sym 13694 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 13705 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13706 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13711 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13712 img_proc.colorpxls_SB_DFFER_Q_E
.sym 13713 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13716 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13717 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13718 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 13721 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13727 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13735 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13736 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13737 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13739 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13741 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13743 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13744 $PACKER_VCC_NET
.sym 13745 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13747 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13750 $PACKER_VCC_NET
.sym 13765 $nextpnr_ICESTORM_LC_93$O
.sym 13767 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13771 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 13773 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13774 $PACKER_VCC_NET
.sym 13777 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 13779 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13780 $PACKER_VCC_NET
.sym 13783 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 13786 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13789 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 13792 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 13795 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 13797 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13801 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 13803 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13804 $PACKER_VCC_NET
.sym 13807 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13810 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13816 display_img_addr[1]
.sym 13817 display_img_addr[2]
.sym 13818 display_img_addr[3]
.sym 13819 display_img_addr[4]
.sym 13820 display_img_addr[5]
.sym 13821 display_img_addr[6]
.sym 13822 display_img_addr[7]
.sym 13838 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 13842 display_img_addr[5]
.sym 13844 display_img_addr[6]
.sym 13846 display_img_addr[7]
.sym 13848 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 13850 display_img_addr[1]
.sym 13851 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 13858 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13859 vga_col[9]
.sym 13860 vga_col[6]
.sym 13861 vga_col[5]
.sym 13864 vga_col[7]
.sym 13865 vga_col[8]
.sym 13867 vga_col[3]
.sym 13870 vga_col[2]
.sym 13878 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13885 vga_col[4]
.sym 13888 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 13891 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13894 $nextpnr_ICESTORM_LC_94$I3
.sym 13896 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 13904 $nextpnr_ICESTORM_LC_94$I3
.sym 13919 vga_col[9]
.sym 13920 vga_col[6]
.sym 13921 vga_col[7]
.sym 13922 vga_col[8]
.sym 13925 vga_col[4]
.sym 13926 vga_col[5]
.sym 13927 vga_col[3]
.sym 13928 vga_col[2]
.sym 13938 display_img_addr[8]
.sym 13939 display_img_addr[9]
.sym 13940 display_img_addr[10]
.sym 13941 display_img_addr[11]
.sym 13942 display_img_addr[12]
.sym 13943 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13944 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13945 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13949 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13951 display_img_addr[6]
.sym 13955 display_img_addr[7]
.sym 13961 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13962 display_img_addr[2]
.sym 13963 vga_col[2]
.sym 13964 vga_col[1]
.sym 13965 vga_col[3]
.sym 13966 vga_col[2]
.sym 13967 img_proc.colorpxls[9]
.sym 13968 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 13972 display_img_addr[7]
.sym 13973 vga_col[1]
.sym 13979 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 13980 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 13982 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 13983 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 13988 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 13989 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 13990 $PACKER_VCC_NET
.sym 13991 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 13993 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 14011 $nextpnr_ICESTORM_LC_52$O
.sym 14013 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 14017 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[2]
.sym 14019 $PACKER_VCC_NET
.sym 14020 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 14023 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[3]
.sym 14026 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 14029 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[4]
.sym 14031 $PACKER_VCC_NET
.sym 14032 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 14035 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[5]
.sym 14037 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 14041 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[6]
.sym 14043 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 14047 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[7]
.sym 14049 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14053 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 14055 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14061 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14062 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14063 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14065 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14067 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 14085 rgbfilter[0]
.sym 14087 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14094 display_img_addr[0]
.sym 14095 rgbfilter[2]
.sym 14096 ov7670_d[6]
.sym 14097 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[8]
.sym 14102 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14104 vga_col[0]
.sym 14106 vga_col[9]
.sym 14107 vga_col[7]
.sym 14108 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 14110 vga_col[6]
.sym 14111 vga_col[4]
.sym 14115 vga_col[5]
.sym 14116 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14118 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14120 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14122 vga_col[8]
.sym 14123 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 14124 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14125 vga_col[3]
.sym 14126 vga_col[2]
.sym 14131 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14132 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14133 vga_col[1]
.sym 14134 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0_SB_CARRY_CO_CI[9]
.sym 14137 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14140 $nextpnr_ICESTORM_LC_53$I3
.sym 14142 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 14150 $nextpnr_ICESTORM_LC_53$I3
.sym 14153 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14154 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14155 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14156 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14159 vga_col[4]
.sym 14160 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14161 vga_col[5]
.sym 14162 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 14165 vga_col[3]
.sym 14166 vga_col[0]
.sym 14167 vga_col[2]
.sym 14168 vga_col[1]
.sym 14171 vga_col[8]
.sym 14172 vga_col[7]
.sym 14173 vga_col[9]
.sym 14174 vga_col[6]
.sym 14177 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14178 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14179 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 14180 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 14184 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14185 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14187 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14188 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14189 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14190 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 14191 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14204 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 14206 vga_col[0]
.sym 14207 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 14208 vga_new_pxl
.sym 14209 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14211 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14219 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14225 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14226 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 14227 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 14228 vga_col[0]
.sym 14229 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14230 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14231 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 14232 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 14233 vga_col[2]
.sym 14234 vga_col[4]
.sym 14235 vga_col[3]
.sym 14236 vga_col[1]
.sym 14238 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14239 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14240 vga_col[5]
.sym 14243 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14244 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 14245 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14246 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 14248 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 14255 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 14256 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14258 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14259 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 14260 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 14261 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14264 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 14265 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14266 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 14267 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 14277 vga_col[1]
.sym 14278 vga_col[0]
.sym 14282 vga_col[4]
.sym 14283 vga_col[3]
.sym 14284 vga_col[5]
.sym 14285 vga_col[2]
.sym 14288 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 14289 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 14290 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 14291 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 14294 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14295 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 14296 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14297 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14300 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14302 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 14303 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14307 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14308 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 14309 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14310 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14311 display_img_addr[0]
.sym 14312 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 14313 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14314 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14332 display_img_addr[0]
.sym 14334 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14336 display_img_addr[6]
.sym 14351 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14352 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14353 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14354 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14355 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14356 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14357 rgbfilter[0]
.sym 14358 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14359 centroid[0]
.sym 14360 centroid[0]
.sym 14361 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14362 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14364 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14366 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14367 rgbfilter[2]
.sym 14368 vga_new_pxl
.sym 14369 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14371 vga_col[5]
.sym 14373 vga_col[4]
.sym 14374 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14377 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14381 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14382 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14383 vga_col[4]
.sym 14384 vga_col[5]
.sym 14387 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14388 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14389 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14390 centroid[0]
.sym 14393 rgbfilter[0]
.sym 14394 centroid[0]
.sym 14395 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14396 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14399 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14401 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14402 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14405 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14406 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14407 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14408 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14411 rgbfilter[2]
.sym 14412 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14413 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14414 centroid[0]
.sym 14417 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14418 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14419 vga_new_pxl
.sym 14420 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14448 vga_col[0]
.sym 14454 display_img_addr[2]
.sym 14455 img_proc.colorpxls[9]
.sym 14456 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14458 display_img_addr[0]
.sym 14463 vga_col[2]
.sym 14471 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14482 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 14484 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14491 vga_new_pxl
.sym 14499 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14534 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14535 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14537 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14547 vga_new_pxl
.sym 14549 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 14555 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14556 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14557 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14558 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14560 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14572 $PACKER_VCC_NET
.sym 14577 rgbfilter[0]
.sym 14578 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14580 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14581 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14582 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14583 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14584 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14585 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 14586 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14587 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 14588 vga_row[8]
.sym 14597 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14598 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14601 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14606 $PACKER_VCC_NET
.sym 14607 $PACKER_VCC_NET
.sym 14608 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14610 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 14614 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14622 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14623 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14626 $nextpnr_ICESTORM_LC_67$O
.sym 14628 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14632 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 14634 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 14638 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[3]
.sym 14640 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14641 $PACKER_VCC_NET
.sym 14644 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[4]
.sym 14646 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14647 $PACKER_VCC_NET
.sym 14650 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[5]
.sym 14652 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14653 $PACKER_VCC_NET
.sym 14656 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[6]
.sym 14658 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14659 $PACKER_VCC_NET
.sym 14662 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[7]
.sym 14665 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14668 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14671 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14691 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14693 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14702 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14703 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14704 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14706 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14712 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[8]
.sym 14719 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14721 vga_row[2]
.sym 14723 vga_row[7]
.sym 14727 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14729 vga_row[6]
.sym 14731 vga_row[3]
.sym 14732 vga_row[9]
.sym 14736 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14737 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14739 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14741 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14742 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14747 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 14748 vga_row[8]
.sym 14749 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_CARRY_CO_CI[9]
.sym 14751 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14755 $nextpnr_ICESTORM_LC_68$I3
.sym 14757 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14765 $nextpnr_ICESTORM_LC_68$I3
.sym 14769 vga_row[8]
.sym 14776 vga_row[9]
.sym 14780 vga_row[3]
.sym 14781 vga_row[2]
.sym 14782 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 14783 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14786 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14789 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14792 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14793 vga_row[7]
.sym 14794 vga_row[6]
.sym 14795 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14799 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14801 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14802 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14803 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14804 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 14805 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14806 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 14808 cam_fb.ram.0.3.0_WCLKE
.sym 14817 vga_row[6]
.sym 14819 vga_row[7]
.sym 14821 $PACKER_VCC_NET
.sym 14823 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 14826 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14827 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14828 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 14830 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 14840 vga_row[8]
.sym 14841 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 14842 vga_row[9]
.sym 14847 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14848 vga_row[6]
.sym 14850 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14853 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14854 vga_row[1]
.sym 14855 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 14856 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14861 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 14862 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14863 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 14864 vga_row[7]
.sym 14869 vga_row[7]
.sym 14870 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14873 vga_row[7]
.sym 14874 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 14875 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14876 vga_row[6]
.sym 14880 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 14881 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 14882 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14888 vga_row[6]
.sym 14891 vga_row[7]
.sym 14900 vga_row[1]
.sym 14904 vga_row[8]
.sym 14906 vga_row[9]
.sym 14909 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 14910 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14912 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14915 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 14917 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 14936 vga_row[9]
.sym 14937 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14938 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14944 vga_row[8]
.sym 14945 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14946 display_img_addr[9]
.sym 14947 img_proc.colorpxls[9]
.sym 14948 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14950 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14953 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 14954 $PACKER_VCC_NET
.sym 14955 $PACKER_VCC_NET
.sym 14956 vga_row[3]
.sym 14965 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 14966 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 14967 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 14969 $PACKER_VCC_NET
.sym 14973 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 14974 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 14975 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14976 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 14978 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 14995 $nextpnr_ICESTORM_LC_69$O
.sym 14998 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 15001 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 15003 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 15007 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 15010 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 15013 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 15016 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 15019 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 15021 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15025 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 15027 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 15031 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 15034 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 15037 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15039 $PACKER_VCC_NET
.sym 15040 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15047 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 15048 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 15049 proximity[0]
.sym 15050 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15051 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15052 proximity[2]
.sym 15058 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 15059 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 15065 $PACKER_VCC_NET
.sym 15067 vga_red_2b_SB_LUT4_O_I3
.sym 15069 rgbfilter[0]
.sym 15079 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 15081 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 15086 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 15088 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15089 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15091 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 15092 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15093 vga_row[3]
.sym 15094 vga_col[9]
.sym 15096 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15097 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 15098 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15099 vga_row[2]
.sym 15100 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15104 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 15109 vga_row[5]
.sym 15112 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 15114 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15115 $PACKER_VCC_NET
.sym 15116 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15118 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 15120 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15121 $PACKER_VCC_NET
.sym 15124 $nextpnr_ICESTORM_LC_70$I3
.sym 15127 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 15134 $nextpnr_ICESTORM_LC_70$I3
.sym 15137 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15138 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 15139 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 15140 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15143 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15145 vga_row[2]
.sym 15146 vga_row[3]
.sym 15149 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 15150 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 15151 vga_col[9]
.sym 15156 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15157 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15158 vga_row[5]
.sym 15161 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15163 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 15164 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 15171 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15172 capture.cnt_byte
.sym 15173 capture.red_SB_DFFER_Q_E
.sym 15174 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 15175 capture.cnt_byte_SB_DFFER_Q_E
.sym 15193 capture.href_rg3
.sym 15209 vga_col[8]
.sym 15212 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 15213 proximity[0]
.sym 15221 proximity[0]
.sym 15222 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15228 vga_row[3]
.sym 15236 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15240 capture.cnt_byte_SB_DFFER_Q_E
.sym 15248 vga_row[3]
.sym 15249 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15250 proximity[0]
.sym 15251 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15254 vga_col[8]
.sym 15257 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 15261 capture.cnt_byte_SB_DFFER_Q_E
.sym 15287 proximity[0]
.sym 15291 capture.cnt_pxl_base[5]
.sym 15292 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15293 capture.cnt_pxl_base[11]
.sym 15294 capture.cnt_pxl_base[8]
.sym 15295 capture.cnt_pxl_base[10]
.sym 15296 capture.cnt_pxl_base[6]
.sym 15297 capture.cnt_pxl_base[7]
.sym 15298 capture.cnt_pxl_base[9]
.sym 15332 $PACKER_VCC_NET
.sym 15348 capture.cnt_pxl_base[5]
.sym 15350 capture.cnt_pxl_base[11]
.sym 15351 capture.cnt_pxl_base[8]
.sym 15352 capture.cnt_pxl_base[10]
.sym 15353 capture.cnt_pxl_base[6]
.sym 15354 capture.cnt_pxl_base[7]
.sym 15357 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15363 capture.cnt_pxl_base[9]
.sym 15364 $nextpnr_ICESTORM_LC_2$O
.sym 15367 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15370 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 15372 capture.cnt_pxl_base[5]
.sym 15374 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 15376 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 15378 capture.cnt_pxl_base[6]
.sym 15379 $PACKER_VCC_NET
.sym 15380 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 15382 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 15384 capture.cnt_pxl_base[7]
.sym 15386 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 15388 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 15390 capture.cnt_pxl_base[8]
.sym 15392 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 15394 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 15396 capture.cnt_pxl_base[9]
.sym 15398 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 15400 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 15403 capture.cnt_pxl_base[10]
.sym 15404 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 15406 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 15408 capture.cnt_pxl_base[11]
.sym 15410 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 15414 capture.href_rg3
.sym 15416 capture.href_rg3_SB_LUT4_I2_O
.sym 15422 capture_addr[7]
.sym 15430 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 15432 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 15434 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 15436 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 15446 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15450 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 15463 capture.vsync_3up
.sym 15473 capture.href_rg3_SB_LUT4_I2_O
.sym 15479 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15483 capture.cnt_pxl_base[12]
.sym 15489 capture.cnt_pxl_base[12]
.sym 15491 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 15513 capture.vsync_3up
.sym 15515 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 15534 capture.href_rg3_SB_LUT4_I2_O
.sym 15535 clk50mhz_$glb_clk
.sym 15536 rst$SB_IO_IN_$glb_sr
.sym 15545 capture_addr[0]
.sym 15550 vga_blue_2b_SB_LUT4_O_I3
.sym 15559 capture.vsync_3up
.sym 15811 display_img_addr[1]
.sym 16350 led[7]$SB_IO_OUT
.sym 16353 led[6]$SB_IO_OUT
.sym 16370 led[7]$SB_IO_OUT
.sym 16373 led[6]$SB_IO_OUT
.sym 16377 camera_config_steps[2]
.sym 16378 camera_config_steps[3]
.sym 16379 camera_config_steps[4]
.sym 16380 camera_config_steps[5]
.sym 16381 led[3]$SB_IO_OUT
.sym 16382 led[2]$SB_IO_OUT
.sym 16405 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16420 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16423 camera_config_steps[1]
.sym 16429 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16431 camera_config_steps[1]
.sym 16435 camera_config_steps[0]
.sym 16436 camera_config_steps[3]
.sym 16443 camera_config_steps[2]
.sym 16444 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16447 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16448 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16451 camera_config_steps[2]
.sym 16453 camera_config_steps[3]
.sym 16456 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16457 camera_config_steps[1]
.sym 16458 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16459 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16462 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16463 camera_config_steps[1]
.sym 16465 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16468 camera_config_steps[1]
.sym 16469 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16470 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16471 camera_config_steps[0]
.sym 16475 camera_config_steps[3]
.sym 16477 camera_config_steps[2]
.sym 16480 camera_config_steps[2]
.sym 16482 camera_config_steps[3]
.sym 16487 camera_config_steps[2]
.sym 16489 camera_config_steps[3]
.sym 16492 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16494 camera_config_steps[1]
.sym 16495 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16503 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 16504 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16505 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16506 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16507 camera_config_steps[5]
.sym 16509 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16510 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16516 led[3]$SB_IO_OUT
.sym 16530 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16538 capture_addr[0]
.sym 16542 centroid[2]
.sym 16544 camera_config_steps[4]
.sym 16545 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 16546 camera_config_steps[5]
.sym 16547 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16554 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 16556 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16562 camera_config_steps[4]
.sym 16563 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16564 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 16567 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16568 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16569 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 16581 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16582 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16583 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 16584 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16585 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16586 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 16587 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 16588 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16589 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 16591 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16592 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 16595 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16596 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 16597 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16598 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16599 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16600 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16603 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16604 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 16605 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16606 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16607 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16609 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 16611 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16613 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16615 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 16616 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 16621 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 16622 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16625 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 16626 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 16627 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 16628 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 16631 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16632 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16634 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16637 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16638 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16639 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16640 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16643 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16645 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16646 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16649 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 16650 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 16651 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16652 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 16655 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16656 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 16658 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16662 controller.addr[7]
.sym 16663 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16664 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 16665 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16666 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16667 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 16668 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 16669 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 16682 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 16687 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 16688 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16689 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16691 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16694 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16695 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 16696 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16697 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16704 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16706 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16707 camera_config_steps[5]
.sym 16708 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16709 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 16710 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 16711 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16712 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16713 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16714 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16716 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 16717 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16718 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16721 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16723 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16725 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16727 camera_config_steps[4]
.sym 16728 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16729 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 16730 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16731 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16733 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16738 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16739 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16742 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16743 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 16744 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 16745 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16748 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 16749 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 16750 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 16751 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 16754 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16755 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16760 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16761 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 16766 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 16767 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 16768 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16772 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16773 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16774 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16778 camera_config_steps[4]
.sym 16779 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16780 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16781 camera_config_steps[5]
.sym 16783 clk50mhz_$glb_clk
.sym 16784 rst$SB_IO_IN_$glb_sr
.sym 16786 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16787 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16788 controller.addr[4]
.sym 16789 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 16790 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 16791 controller.addr[6]
.sym 16792 controller.addr[5]
.sym 16793 display_img_addr[2]
.sym 16794 display_img_addr[9]
.sym 16795 display_img_addr[9]
.sym 16796 display_img_addr[2]
.sym 16798 display_img_addr[6]
.sym 16799 display_img_addr[7]
.sym 16809 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16811 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16815 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16816 controller.addr[3]
.sym 16817 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 16818 centroid[2]
.sym 16819 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16820 centroid[1]
.sym 16828 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16829 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16830 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 16832 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16833 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16834 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16835 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_I1
.sym 16836 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 16838 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16839 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_O
.sym 16840 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16841 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 16842 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 16843 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16844 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16845 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 16846 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16847 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 16848 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16849 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16850 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16852 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16853 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 16854 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16855 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16856 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16859 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 16860 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 16861 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_O
.sym 16862 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 16865 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16866 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16867 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 16868 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16871 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 16872 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16873 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 16874 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 16878 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 16879 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16880 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 16884 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16886 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16889 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 16890 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_I1
.sym 16891 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 16892 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 16895 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16896 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 16897 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 16898 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 16901 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16903 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 16904 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 16908 controller.i_sccb.send_rg[11]
.sym 16909 led[7]$SB_IO_OUT
.sym 16911 led[0]$SB_IO_OUT
.sym 16914 led[1]$SB_IO_OUT
.sym 16915 led[6]$SB_IO_OUT
.sym 16917 orig_img_addr[7]
.sym 16922 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16923 orig_img_addr[7]
.sym 16924 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 16934 centroid[0]
.sym 16939 capture_addr[8]
.sym 16941 capture_addr[6]
.sym 16942 capture_addr[4]
.sym 16950 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16951 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 16953 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 16954 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16955 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 16956 camera_config_steps[0]
.sym 16957 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 16958 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 16959 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16960 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 16961 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 16962 camera_config_steps[1]
.sym 16963 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 16964 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 16965 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 16967 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16970 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 16972 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 16973 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 16975 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16977 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16979 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 16980 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16982 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 16983 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 16984 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 16985 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 16988 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 16989 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 16990 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 16991 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 16995 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 16997 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 17000 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 17003 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 17006 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 17008 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 17012 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 17013 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 17014 camera_config_steps[0]
.sym 17015 camera_config_steps[1]
.sym 17018 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 17019 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 17020 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 17021 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 17024 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 17025 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 17026 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 17029 clk50mhz_$glb_clk
.sym 17030 rst$SB_IO_IN_$glb_sr
.sym 17042 display_img_addr[4]
.sym 17044 led[1]$SB_IO_OUT
.sym 17046 led[0]$SB_IO_OUT
.sym 17048 led[6]$SB_IO_OUT
.sym 17050 camera_config_steps[1]
.sym 17052 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 17053 display_img_addr[4]
.sym 17072 controller.addr[2]
.sym 17080 controller.i_sccb.send_rg[9]
.sym 17087 controller.i_sccb.clr_datarg
.sym 17089 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 17105 controller.addr[2]
.sym 17106 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 17107 controller.i_sccb.clr_datarg
.sym 17108 controller.i_sccb.send_rg[9]
.sym 17151 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 17152 clk50mhz_$glb_clk
.sym 17153 rst$SB_IO_IN_$glb_sr
.sym 17154 proc_we
.sym 17155 proc_img_addr[11]
.sym 17158 proc_img_addr[10]
.sym 17161 proc_img_addr[12]
.sym 17189 capture_addr[7]
.sym 17221 capture.data_rg2[4]
.sym 17229 capture.data_rg2[4]
.sym 17275 clk50mhz_$glb_clk
.sym 17276 rst$SB_IO_IN_$glb_sr
.sym 17277 capture_data[5]
.sym 17278 proc_fb.ram.0.3.0_WCLKE
.sym 17279 proc_fb.ram.0.1.0_WCLKE
.sym 17281 proc_fb.ram.0.0.0_WCLKE
.sym 17282 proc_fb.ram.0.2.0_WCLKE
.sym 17284 proc_fb.ram.0.4.0_WCLKE
.sym 17285 capture_data[4]
.sym 17288 display_img_addr[6]
.sym 17289 capture.data_rg3[4]
.sym 17290 orig_img_addr[12]
.sym 17293 display_img_addr[7]
.sym 17295 capture_data[4]
.sym 17296 display_img_addr[6]
.sym 17302 display_img_addr[6]
.sym 17308 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17309 rgbfilter[0]
.sym 17310 centroid[2]
.sym 17311 rgbfilter[1]
.sym 17312 centroid[1]
.sym 17329 ov7670_d[6]
.sym 17336 capture.data_rg2[6]
.sym 17338 capture.data_rg1[6]
.sym 17341 capture.data_rg2[5]
.sym 17354 capture.data_rg2[5]
.sym 17365 capture.data_rg1[6]
.sym 17375 ov7670_d[6]
.sym 17394 capture.data_rg2[6]
.sym 17398 clk50mhz_$glb_clk
.sym 17399 rst$SB_IO_IN_$glb_sr
.sym 17400 capture.data_rg3[1]
.sym 17401 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17402 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 17406 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I2_O
.sym 17407 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 17417 proc_fb.ram.0.4.0_WCLKE
.sym 17423 proc_fb.ram.0.1.0_WCLKE
.sym 17424 proc_fb.ram.0.1.0_WCLKE
.sym 17426 centroid[0]
.sym 17428 proc_fb.ram.0.0.0_WCLKE
.sym 17429 proc_fb.ram.0.4.0_RCLKE
.sym 17430 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 17433 capture.data_rg3[1]
.sym 17435 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 17457 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17458 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17461 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17463 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17464 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 17467 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 17468 $PACKER_VCC_NET
.sym 17470 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17471 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17473 $nextpnr_ICESTORM_LC_91$O
.sym 17475 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 17479 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 17481 $PACKER_VCC_NET
.sym 17482 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17485 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 17488 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17491 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 17493 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17497 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 17499 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 17500 $PACKER_VCC_NET
.sym 17503 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 17505 $PACKER_VCC_NET
.sym 17506 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17509 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 17512 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17515 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 17517 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17523 centroid[3]
.sym 17524 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 17525 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_I0
.sym 17526 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 17527 centroid[2]
.sym 17528 centroid[1]
.sym 17529 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 17530 centroid[0]
.sym 17536 display_img_addr[4]
.sym 17539 display_img_addr[1]
.sym 17547 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 17548 centroid[2]
.sym 17553 vga_col[1]
.sym 17554 $PACKER_VCC_NET
.sym 17555 img_proc.colorpxls[1]
.sym 17556 centroid[3]
.sym 17559 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 17568 rgbfilter[0]
.sym 17569 rgbfilter[1]
.sym 17579 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17583 rgbfilter[2]
.sym 17591 img_proc.pulse_proc_ctrl
.sym 17593 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 17596 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 17599 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17602 $nextpnr_ICESTORM_LC_92$I3
.sym 17604 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 17612 $nextpnr_ICESTORM_LC_92$I3
.sym 17615 rgbfilter[1]
.sym 17617 rgbfilter[2]
.sym 17618 rgbfilter[0]
.sym 17621 rgbfilter[0]
.sym 17622 rgbfilter[2]
.sym 17624 rgbfilter[1]
.sym 17627 rgbfilter[1]
.sym 17628 rgbfilter[0]
.sym 17629 rgbfilter[2]
.sym 17643 img_proc.pulse_proc_ctrl
.sym 17644 clk50mhz_$glb_clk
.sym 17645 rst$SB_IO_IN_$glb_sr
.sym 17646 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 17647 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 17648 img_proc.colorpxls[1]
.sym 17649 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 17651 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 17653 img_proc.colorpxls[0]
.sym 17654 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 17656 display_img_addr[1]
.sym 17658 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 17664 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17669 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17673 rgbfilter[2]
.sym 17676 centroid[1]
.sym 17677 rgbfilter[1]
.sym 17679 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 17680 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17687 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17691 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17697 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17698 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 17699 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17701 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17706 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17710 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 17714 $PACKER_VCC_NET
.sym 17719 $nextpnr_ICESTORM_LC_97$O
.sym 17722 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 17725 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 17727 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 17731 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 17734 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17737 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 17739 $PACKER_VCC_NET
.sym 17740 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 17743 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 17745 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 17746 $PACKER_VCC_NET
.sym 17749 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 17752 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 17755 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 17757 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 17761 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 17764 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 17779 display_img_addr[9]
.sym 17780 display_img_addr[2]
.sym 17784 display_img_addr[7]
.sym 17786 display_img_addr[1]
.sym 17787 display_img_addr[6]
.sym 17794 display_img_addr[6]
.sym 17796 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 17800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17805 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 17831 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 17838 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17842 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 17844 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17848 $nextpnr_ICESTORM_LC_98$I3
.sym 17851 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 17858 $nextpnr_ICESTORM_LC_98$I3
.sym 17896 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 17902 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 17905 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 17906 img_proc.colorpxls[9]
.sym 17910 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 17912 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 17916 display_img_addr[4]
.sym 17917 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 17920 proc_fb.ram.0.2.0_RCLKE
.sym 17921 proc_fb.ram.0.4.0_RCLKE
.sym 17922 img_proc.colorpxls[6]
.sym 17925 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17926 capture.data_rg3[1]
.sym 17927 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 17934 display_img_addr[1]
.sym 17936 display_img_addr[3]
.sym 17937 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17938 display_img_addr[5]
.sym 17941 display_img_addr[0]
.sym 17942 display_img_addr[0]
.sym 17944 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 17945 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17956 display_img_addr[7]
.sym 17959 display_img_addr[2]
.sym 17961 display_img_addr[4]
.sym 17963 display_img_addr[6]
.sym 17965 $nextpnr_ICESTORM_LC_0$O
.sym 17967 display_img_addr[0]
.sym 17971 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17972 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17974 display_img_addr[1]
.sym 17975 display_img_addr[0]
.sym 17977 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17978 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17979 display_img_addr[2]
.sym 17981 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 17983 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17984 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17986 display_img_addr[3]
.sym 17987 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 17989 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 17990 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17991 display_img_addr[4]
.sym 17993 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 17995 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 17996 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17998 display_img_addr[5]
.sym 17999 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 18001 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 18002 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18003 display_img_addr[6]
.sym 18005 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 18007 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 18008 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18010 display_img_addr[7]
.sym 18011 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 18012 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18013 clk50mhz_$glb_clk
.sym 18014 rst$SB_IO_IN_$glb_sr
.sym 18015 proc_fb.ram.0.2.0_RCLKE
.sym 18016 proc_fb.ram.0.1.0_RCLKE
.sym 18017 proc_fb.ram.0.0.0_RCLKE
.sym 18018 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18020 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18026 capture.vsync_3up
.sym 18028 display_img_addr[0]
.sym 18029 display_img_addr[5]
.sym 18031 display_img_addr[1]
.sym 18032 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18033 display_img_addr[2]
.sym 18035 display_img_addr[3]
.sym 18037 display_img_addr[0]
.sym 18040 img_proc.colorpxls[1]
.sym 18041 vga_col[1]
.sym 18042 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18043 img_proc.colorpxls[8]
.sym 18044 display_img_addr[4]
.sym 18045 capture.red_SB_DFFER_Q_E
.sym 18047 display_img_addr[8]
.sym 18048 centroid[2]
.sym 18049 centroid[3]
.sym 18050 proc_fb.ram.0.1.0_RCLKE
.sym 18051 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 18058 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18059 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18060 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18064 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18065 display_img_addr[9]
.sym 18066 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18067 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18070 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18072 display_img_addr[8]
.sym 18074 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18075 display_img_addr[11]
.sym 18076 display_img_addr[12]
.sym 18077 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18078 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18082 display_img_addr[10]
.sym 18085 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18086 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18087 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 18088 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 18089 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18091 display_img_addr[8]
.sym 18092 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 18094 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 18095 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18096 display_img_addr[9]
.sym 18098 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 18100 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 18101 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18102 display_img_addr[10]
.sym 18104 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 18106 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 18107 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18109 display_img_addr[11]
.sym 18110 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 18113 display_img_addr[12]
.sym 18114 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18116 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 18119 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18120 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18121 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18122 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 18125 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18126 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 18127 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18128 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18131 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18132 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18133 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18134 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18135 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18136 clk50mhz_$glb_clk
.sym 18137 rst$SB_IO_IN_$glb_sr
.sym 18138 capture_data[11]
.sym 18140 proc_fb.ram.0.4.0_RCLKE
.sym 18141 capture_data[9]
.sym 18145 proc_fb.ram.0.3.0_RCLKE
.sym 18150 display_img_addr[8]
.sym 18152 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18154 display_img_addr[9]
.sym 18155 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18157 proc_fb.ram.0.2.0_RCLKE
.sym 18159 proc_fb.ram.0.1.0_RCLKE
.sym 18162 proc_fb.ram.0.0.0_RCLKE
.sym 18163 img_proc.colorpxls_bin67[4]
.sym 18164 centroid[1]
.sym 18165 rgbfilter[1]
.sym 18168 img_proc.colorpxls_bin67[5]
.sym 18170 img_proc.colorpxls_bin67[6]
.sym 18173 rgbfilter[2]
.sym 18182 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18183 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 18184 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18185 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18186 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18187 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 18190 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18191 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 18192 vga_col[0]
.sym 18197 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18201 vga_col[1]
.sym 18208 centroid[2]
.sym 18212 centroid[2]
.sym 18214 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18218 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18219 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18220 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18221 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18225 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18226 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18236 vga_col[1]
.sym 18238 vga_col[0]
.sym 18249 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 18250 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 18251 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 18262 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 18263 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18264 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18267 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18273 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18275 display_img_addr[1]
.sym 18278 proc_fb.ram.0.3.0_RCLKE
.sym 18279 display_img_addr[6]
.sym 18280 display_img_addr[0]
.sym 18281 display_img_addr[7]
.sym 18283 display_img_addr[5]
.sym 18284 proc_fb.ram.0.4.0_RCLKE
.sym 18285 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18287 img_proc.colorpxls_bin67[9]
.sym 18294 img_proc.colorpxls_bin67[8]
.sym 18302 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18303 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18310 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18311 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18314 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18316 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18321 centroid[3]
.sym 18324 centroid[1]
.sym 18325 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18326 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18328 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18329 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 18333 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18335 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18336 centroid[3]
.sym 18337 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18338 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18341 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18342 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18343 centroid[3]
.sym 18344 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18353 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18354 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18355 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18356 centroid[1]
.sym 18359 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18360 centroid[3]
.sym 18361 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18362 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18365 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18366 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18367 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18368 centroid[1]
.sym 18371 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 18372 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18374 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18377 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18378 centroid[1]
.sym 18379 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18380 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18386 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18387 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 18390 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18391 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18399 display_img_addr[7]
.sym 18418 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18419 img_proc.colorpxls[6]
.sym 18426 vga_col[0]
.sym 18431 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18432 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18434 vga_col[0]
.sym 18436 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18437 display_img_addr[0]
.sym 18439 vga_col[1]
.sym 18440 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18442 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 18443 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18444 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 18445 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18446 vga_col[2]
.sym 18447 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18448 vga_row[1]
.sym 18450 vga_row[2]
.sym 18452 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18454 vga_col[2]
.sym 18455 vga_row[0]
.sym 18456 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18458 vga_col[0]
.sym 18459 vga_col[1]
.sym 18460 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18461 vga_col[2]
.sym 18464 vga_col[1]
.sym 18465 vga_col[2]
.sym 18466 vga_col[0]
.sym 18467 vga_row[2]
.sym 18470 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18471 vga_col[1]
.sym 18472 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18473 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 18476 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18477 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18478 vga_col[1]
.sym 18479 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18482 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18485 display_img_addr[0]
.sym 18488 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 18489 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 18490 vga_col[2]
.sym 18491 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18494 vga_col[2]
.sym 18495 vga_row[1]
.sym 18496 vga_row[2]
.sym 18497 vga_row[0]
.sym 18500 vga_row[0]
.sym 18501 vga_col[2]
.sym 18502 vga_row[1]
.sym 18504 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 18505 clk50mhz_$glb_clk
.sym 18506 rst$SB_IO_IN_$glb_sr
.sym 18510 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18513 vga_row[0]
.sym 18518 display_img_addr[4]
.sym 18522 img_proc.colorpxls_bin67[7]
.sym 18529 display_img_addr[0]
.sym 18532 display_img_addr[4]
.sym 18534 vga_row[1]
.sym 18535 img_proc.colorpxls[8]
.sym 18536 vga_row[2]
.sym 18538 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 18541 capture.red_SB_DFFER_Q_E
.sym 18553 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 18556 $PACKER_VCC_NET
.sym 18560 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 18564 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18565 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18566 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18568 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 18575 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 18577 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18580 $nextpnr_ICESTORM_LC_71$O
.sym 18582 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 18586 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 18588 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 18592 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 18594 $PACKER_VCC_NET
.sym 18595 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 18598 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 18601 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18604 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 18607 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18610 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 18613 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 18616 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 18618 $PACKER_VCC_NET
.sym 18619 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18622 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18624 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18635 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 18636 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 18637 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 18643 proc_fb.ram.0.0.0_RDATA_1
.sym 18653 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18654 proc_fb.ram.0.0.0_RCLKE
.sym 18656 vga_row[7]
.sym 18657 rgbfilter[1]
.sym 18661 rgbfilter[2]
.sym 18662 vga_row[0]
.sym 18666 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18685 vga_row[0]
.sym 18690 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18691 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18692 vga_row[5]
.sym 18696 vga_row[1]
.sym 18697 vga_row[2]
.sym 18698 vga_row[3]
.sym 18703 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 18705 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18709 $nextpnr_ICESTORM_LC_72$I3
.sym 18711 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18719 $nextpnr_ICESTORM_LC_72$I3
.sym 18722 vga_row[0]
.sym 18723 vga_row[1]
.sym 18724 vga_row[2]
.sym 18725 vga_row[3]
.sym 18729 vga_row[0]
.sym 18736 vga_row[5]
.sym 18746 vga_row[0]
.sym 18747 vga_row[1]
.sym 18754 vga_row[1]
.sym 18755 vga_row[2]
.sym 18756 vga_row[3]
.sym 18757 vga_row[4]
.sym 18758 vga_row[5]
.sym 18759 vga_row[6]
.sym 18760 vga_row[7]
.sym 18764 display_img_addr[6]
.sym 18766 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 18770 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 18771 display_img_addr[6]
.sym 18777 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18782 vga_row[6]
.sym 18783 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 18784 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18786 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18787 i_vga.new_line
.sym 18788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 18796 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18797 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18798 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18805 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 18806 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18807 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 18811 $PACKER_VCC_NET
.sym 18812 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18813 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18826 $nextpnr_ICESTORM_LC_81$O
.sym 18829 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 18832 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 18834 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 18835 $PACKER_VCC_NET
.sym 18838 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 18840 $PACKER_VCC_NET
.sym 18841 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18844 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 18846 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 18847 $PACKER_VCC_NET
.sym 18850 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 18853 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 18856 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 18859 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 18862 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 18864 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18868 $nextpnr_ICESTORM_LC_82$I3
.sym 18871 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 18876 vga_row[8]
.sym 18877 vga_row[9]
.sym 18878 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 18879 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 18880 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18881 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18882 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18883 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 18884 cam_fb.ram.0.4.0_WCLKE
.sym 18888 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 18891 vga_row[3]
.sym 18894 cam_fb.ram.0.4.0_WCLKE
.sym 18895 display_img_addr[0]
.sym 18897 display_img_addr[2]
.sym 18899 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 18900 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 18903 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18904 vga_row[4]
.sym 18906 vga_row[5]
.sym 18908 vga_row[6]
.sym 18910 vga_row[7]
.sym 18912 $nextpnr_ICESTORM_LC_82$I3
.sym 18920 vga_row[3]
.sym 18921 vga_row[4]
.sym 18923 vga_row[6]
.sym 18924 vga_row[7]
.sym 18926 vga_row[1]
.sym 18927 vga_row[2]
.sym 18929 vga_row[4]
.sym 18930 vga_row[5]
.sym 18931 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18932 vga_row[9]
.sym 18934 vga_row[0]
.sym 18937 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18941 vga_row[8]
.sym 18942 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 18946 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 18947 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18953 $nextpnr_ICESTORM_LC_82$I3
.sym 18956 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 18957 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18958 vga_row[7]
.sym 18959 vga_row[6]
.sym 18965 vga_row[3]
.sym 18968 vga_row[2]
.sym 18974 vga_row[4]
.sym 18980 vga_row[4]
.sym 18981 vga_row[9]
.sym 18982 vga_row[8]
.sym 18983 vga_row[5]
.sym 18986 vga_row[1]
.sym 18987 vga_row[0]
.sym 18988 vga_row[9]
.sym 18989 vga_row[8]
.sym 18992 vga_row[3]
.sym 18993 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 18994 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 18995 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 19000 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 19001 capture.blue_SB_DFFER_Q_E
.sym 19002 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19003 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19004 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 19005 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 19006 capture.pclk_rise_post
.sym 19014 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 19018 vga_row[8]
.sym 19023 img_proc.colorpxls[8]
.sym 19024 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19028 capture.pclk_rise
.sym 19030 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 19031 capture.cnt_byte
.sym 19033 capture.red_SB_DFFER_Q_E
.sym 19043 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19044 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19045 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 19050 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19055 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19059 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19066 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19068 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19072 $nextpnr_ICESTORM_LC_65$O
.sym 19074 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 19078 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19081 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 19084 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19086 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 19090 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 19093 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19096 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 19099 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19102 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 19104 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19108 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 19110 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 19114 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 19117 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 19123 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 19124 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 19125 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 19126 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19127 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19128 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 19129 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19130 cam_fb.ram.0.1.0_WCLKE
.sym 19132 display_img_addr[1]
.sym 19141 capture.href_rg3
.sym 19143 proc_img_pxl[0]
.sym 19149 capture_addr[5]
.sym 19150 rgbfilter[1]
.sym 19151 capture_addr[6]
.sym 19153 capture_addr[4]
.sym 19154 rgbfilter[2]
.sym 19155 capture.vsync_3up
.sym 19157 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19158 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 19164 proximity[1]
.sym 19165 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19167 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 19168 img_proc.colorpxls[9]
.sym 19170 proximity[2]
.sym 19172 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 19174 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 19175 $PACKER_VCC_NET
.sym 19176 vga_row[4]
.sym 19178 vga_row[5]
.sym 19180 vga_row[6]
.sym 19182 vga_row[7]
.sym 19183 img_proc.colorpxls[8]
.sym 19186 img_proc.colorpxls[10]
.sym 19195 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 19197 $PACKER_VCC_NET
.sym 19198 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19201 $nextpnr_ICESTORM_LC_66$I3
.sym 19203 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 19211 $nextpnr_ICESTORM_LC_66$I3
.sym 19216 proximity[1]
.sym 19220 img_proc.colorpxls[8]
.sym 19221 img_proc.colorpxls[9]
.sym 19222 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 19223 img_proc.colorpxls[10]
.sym 19226 proximity[1]
.sym 19227 vga_row[5]
.sym 19228 proximity[2]
.sym 19229 vga_row[4]
.sym 19233 vga_row[6]
.sym 19234 vga_row[4]
.sym 19235 vga_row[7]
.sym 19238 img_proc.colorpxls[9]
.sym 19240 img_proc.colorpxls[10]
.sym 19241 img_proc.colorpxls[8]
.sym 19242 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 19243 clk50mhz_$glb_clk
.sym 19244 rst$SB_IO_IN_$glb_sr
.sym 19245 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 19246 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 19247 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 19248 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 19249 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 19250 capture_addr[11]
.sym 19251 capture_addr[10]
.sym 19252 capture_addr[12]
.sym 19253 display_img_addr[2]
.sym 19254 display_img_addr[9]
.sym 19268 proximity[1]
.sym 19269 capture_addr[7]
.sym 19271 capture_addr[2]
.sym 19272 capture_addr[1]
.sym 19273 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 19275 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 19277 capture.href_rg2
.sym 19279 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 19280 capture_addr[3]
.sym 19289 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 19293 proximity[2]
.sym 19294 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19297 capture.cnt_byte_SB_DFFER_Q_E
.sym 19298 capture.pclk_rise
.sym 19299 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19300 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 19301 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 19306 capture.cnt_byte
.sym 19310 capture.href_rg3
.sym 19311 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19313 capture.vsync_3up
.sym 19318 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 19320 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 19321 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 19324 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 19326 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19327 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 19330 $nextpnr_ICESTORM_LC_64$I3
.sym 19332 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 19333 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 19340 $nextpnr_ICESTORM_LC_64$I3
.sym 19343 capture.vsync_3up
.sym 19344 capture.href_rg3
.sym 19345 capture.cnt_byte
.sym 19349 capture.pclk_rise
.sym 19351 capture.href_rg3
.sym 19352 capture.cnt_byte
.sym 19356 proximity[2]
.sym 19361 capture.href_rg3
.sym 19362 capture.vsync_3up
.sym 19363 capture.pclk_rise
.sym 19365 capture.cnt_byte_SB_DFFER_Q_E
.sym 19366 clk50mhz_$glb_clk
.sym 19367 rst$SB_IO_IN_$glb_sr
.sym 19368 capture_addr[8]
.sym 19369 capture_addr[5]
.sym 19370 capture_addr[6]
.sym 19371 capture_addr[4]
.sym 19372 capture_addr[9]
.sym 19373 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19374 capture_addr[7]
.sym 19375 capture_addr[2]
.sym 19386 $PACKER_VCC_NET
.sym 19389 display_img_addr[9]
.sym 19390 $PACKER_VCC_NET
.sym 19391 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 19392 capture_addr[0]
.sym 19410 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19411 capture.href_rg3_SB_LUT4_I2_O
.sym 19415 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19416 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19419 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19420 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19421 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19422 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19425 capture.vsync_3up
.sym 19426 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19442 capture.vsync_3up
.sym 19443 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 19449 capture.vsync_3up
.sym 19450 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 19455 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 19456 capture.vsync_3up
.sym 19461 capture.vsync_3up
.sym 19462 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 19466 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 19468 capture.vsync_3up
.sym 19472 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 19475 capture.vsync_3up
.sym 19478 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 19480 capture.vsync_3up
.sym 19485 capture.vsync_3up
.sym 19487 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 19488 capture.href_rg3_SB_LUT4_I2_O
.sym 19489 clk50mhz_$glb_clk
.sym 19490 rst$SB_IO_IN_$glb_sr
.sym 19492 capture_addr[1]
.sym 19496 capture_addr[3]
.sym 19497 capture_addr[0]
.sym 19499 capture.vsync_3up
.sym 19517 proc_fb.ram.0.3.0_WCLKE
.sym 19532 capture.href_rg3
.sym 19545 capture.vsync_3up
.sym 19549 capture.href_rg2
.sym 19568 capture.href_rg2
.sym 19577 capture.href_rg3
.sym 19579 capture.vsync_3up
.sym 19580 capture.href_rg2
.sym 19612 clk50mhz_$glb_clk
.sym 19613 rst$SB_IO_IN_$glb_sr
.sym 19614 capture.cnt_pxl_base[2]
.sym 19616 capture.cnt_pxl_base[3]
.sym 19617 capture.cnt_pxl_base[1]
.sym 19619 capture.cnt_pxl_base[0]
.sym 19623 capture_addr[3]
.sym 19639 proc_img_addr[3]
.sym 19640 capture.vsync_3up
.sym 19645 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 19991 display_img_addr[4]
.sym 20237 display_img_addr[6]
.sym 20244 display_img_addr[1]
.sym 20467 capture_addr[0]
.sym 20471 centroid[3]
.sym 20497 camera_config_steps[3]
.sym 20498 camera_config_steps[4]
.sym 20499 camera_config_steps[5]
.sym 20500 centroid[2]
.sym 20501 camera_config_steps[1]
.sym 20505 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20513 centroid[3]
.sym 20517 camera_config_steps[0]
.sym 20520 camera_config_steps[2]
.sym 20525 led_SB_LUT4_O_I1
.sym 20526 $nextpnr_ICESTORM_LC_4$O
.sym 20528 camera_config_steps[0]
.sym 20532 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 20535 camera_config_steps[1]
.sym 20538 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 20540 camera_config_steps[2]
.sym 20542 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 20544 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 20547 camera_config_steps[3]
.sym 20548 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 20550 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 20553 camera_config_steps[4]
.sym 20554 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 20559 camera_config_steps[5]
.sym 20560 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 20563 led_SB_LUT4_O_I1
.sym 20564 camera_config_steps[3]
.sym 20566 centroid[3]
.sym 20570 centroid[2]
.sym 20571 camera_config_steps[2]
.sym 20572 led_SB_LUT4_O_I1
.sym 20573 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20574 clk50mhz_$glb_clk
.sym 20575 rst$SB_IO_IN_$glb_sr
.sym 20583 led[5]$SB_IO_OUT
.sym 20588 capture_addr[8]
.sym 20591 capture_addr[8]
.sym 20600 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20615 led[7]$SB_IO_OUT
.sym 20621 camera_config_steps[1]
.sym 20622 camera_config_steps[4]
.sym 20625 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 20628 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20630 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20633 led[5]$SB_IO_OUT
.sym 20639 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20646 led_SB_LUT4_O_I1
.sym 20669 camera_config_steps[4]
.sym 20670 camera_config_steps[5]
.sym 20675 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 20676 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 20678 camera_config_steps[1]
.sym 20679 camera_config_steps[0]
.sym 20686 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20687 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20690 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 20693 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 20696 camera_config_steps[1]
.sym 20698 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20699 camera_config_steps[0]
.sym 20702 camera_config_steps[5]
.sym 20705 camera_config_steps[4]
.sym 20708 camera_config_steps[4]
.sym 20711 camera_config_steps[5]
.sym 20714 camera_config_steps[5]
.sym 20726 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20727 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 20733 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20734 camera_config_steps[1]
.sym 20735 camera_config_steps[0]
.sym 20740 led[4]$SB_IO_OUT
.sym 20748 capture_addr[5]
.sym 20749 capture_addr[5]
.sym 20759 capture_addr[0]
.sym 20764 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20765 camera_config_steps[0]
.sym 20772 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 20773 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20780 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 20781 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 20782 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 20783 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20784 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 20786 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20787 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 20788 camera_config_steps[4]
.sym 20789 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20790 camera_config_steps[5]
.sym 20791 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 20792 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 20795 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20798 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 20799 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20800 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 20801 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20803 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 20805 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20807 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 20808 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20810 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 20814 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20815 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 20819 camera_config_steps[5]
.sym 20820 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20821 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 20825 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20826 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20827 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20828 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20831 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 20832 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 20833 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 20837 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20838 camera_config_steps[5]
.sym 20839 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 20840 camera_config_steps[4]
.sym 20843 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 20844 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 20845 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 20846 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 20849 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 20850 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 20851 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20856 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 20857 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20858 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20860 clk50mhz_$glb_clk
.sym 20861 rst$SB_IO_IN_$glb_sr
.sym 20862 controller.i_sccb.send_rg[13]
.sym 20864 controller.i_sccb.send_rg[14]
.sym 20865 controller.i_sccb.send_rg[15]
.sym 20867 led_SB_LUT4_O_I1
.sym 20869 controller.i_sccb.send_rg[12]
.sym 20870 capture_addr[6]
.sym 20871 capture_addr[1]
.sym 20872 capture_addr[1]
.sym 20873 capture_addr[6]
.sym 20874 capture_addr[1]
.sym 20875 capture_addr[6]
.sym 20877 capture_addr[4]
.sym 20882 capture_addr[8]
.sym 20884 proc_img_addr[7]
.sym 20889 centroid[7]
.sym 20893 led[7]$SB_IO_OUT
.sym 20894 capture_addr[2]
.sym 20896 centroid[6]
.sym 20903 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20904 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 20905 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 20906 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 20908 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 20910 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 20914 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20916 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20917 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20923 camera_config_steps[1]
.sym 20924 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20925 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 20927 camera_config_steps[0]
.sym 20928 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 20930 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20932 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20933 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20942 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 20944 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 20945 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 20948 camera_config_steps[1]
.sym 20949 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 20950 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20951 camera_config_steps[0]
.sym 20954 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20955 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20956 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 20957 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 20960 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 20966 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 20967 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 20969 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 20972 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 20973 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 20974 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20979 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 20980 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 20981 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 20983 clk50mhz_$glb_clk
.sym 20984 rst$SB_IO_IN_$glb_sr
.sym 20985 controller.i_sccb.send_rg[19]
.sym 20986 controller.i_sccb.send_rg[17]
.sym 20987 controller.i_sccb.send_rg[16]
.sym 20990 controller.i_sccb.send_rg[18]
.sym 20993 orig_img_addr[6]
.sym 20995 capture_addr[4]
.sym 20997 orig_img_addr[4]
.sym 21016 capture_data[7]
.sym 21026 camera_config_steps[1]
.sym 21028 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21029 controller.addr[3]
.sym 21031 led_SB_LUT4_O_I1
.sym 21037 camera_config_steps[0]
.sym 21041 centroid[1]
.sym 21042 controller.i_sccb.send_rg[10]
.sym 21049 centroid[7]
.sym 21053 centroid[0]
.sym 21054 controller.i_sccb.clr_datarg
.sym 21056 centroid[6]
.sym 21059 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21060 controller.i_sccb.clr_datarg
.sym 21061 controller.i_sccb.send_rg[10]
.sym 21062 controller.addr[3]
.sym 21065 centroid[7]
.sym 21067 led_SB_LUT4_O_I1
.sym 21077 led_SB_LUT4_O_I1
.sym 21078 centroid[0]
.sym 21080 camera_config_steps[0]
.sym 21095 centroid[1]
.sym 21097 camera_config_steps[1]
.sym 21098 led_SB_LUT4_O_I1
.sym 21101 led_SB_LUT4_O_I1
.sym 21103 centroid[6]
.sym 21105 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 21106 clk50mhz_$glb_clk
.sym 21107 rst$SB_IO_IN_$glb_sr
.sym 21108 cam_fb.ram.0.1.0_RCLKE
.sym 21110 controller.i_sccb.send_rg[20]
.sym 21111 cam_fb.ram.0.3.0_RCLKE
.sym 21112 controller.i_sccb.clr_datarg
.sym 21113 orig_img_addr[10]
.sym 21114 orig_img_addr[11]
.sym 21116 proc_img_addr[3]
.sym 21118 proc_fb.ram.0.3.0_WCLKE
.sym 21119 proc_img_addr[3]
.sym 21122 capture_addr[7]
.sym 21132 capture_data[5]
.sym 21134 proc_fb.ram.0.3.0_WCLKE
.sym 21137 $PACKER_VCC_NET
.sym 21139 capture.red_SB_DFFER_Q_E
.sym 21143 capture.red_SB_DFFER_Q_E
.sym 21233 cam_fb.ram.0.0.0_RCLKE
.sym 21234 capture_data[7]
.sym 21237 capture_data[4]
.sym 21243 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21247 proc_img_addr[9]
.sym 21249 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 21250 display_img_addr[6]
.sym 21255 capture_data[10]
.sym 21284 orig_img_addr[12]
.sym 21285 orig_img_addr[10]
.sym 21286 orig_img_addr[11]
.sym 21297 $PACKER_VCC_NET
.sym 21305 $PACKER_VCC_NET
.sym 21313 orig_img_addr[11]
.sym 21329 orig_img_addr[10]
.sym 21349 orig_img_addr[12]
.sym 21352 clk50mhz_$glb_clk
.sym 21353 rst$SB_IO_IN_$glb_sr
.sym 21356 capture_data[6]
.sym 21357 capture_data[8]
.sym 21359 proc_fb.dina_SB_LUT4_O_4_I2
.sym 21360 capture_data[10]
.sym 21361 $PACKER_VCC_NET
.sym 21365 capture_addr[7]
.sym 21369 capture_data[7]
.sym 21372 proc_fb.ram.0.4.0_RCLKE
.sym 21377 cam_fb.ram.0.0.0_RCLKE
.sym 21378 cam_fb.ram.0.0.0_RCLKE
.sym 21379 cam_fb.ram.0.3.0_RCLKE
.sym 21380 centroid[6]
.sym 21381 $PACKER_VCC_NET
.sym 21382 centroid[4]
.sym 21384 centroid[5]
.sym 21385 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 21388 centroid[7]
.sym 21395 capture.data_rg3[5]
.sym 21399 proc_img_addr[10]
.sym 21402 proc_img_addr[12]
.sym 21403 proc_we
.sym 21404 proc_img_addr[11]
.sym 21413 capture.red_SB_DFFER_Q_E
.sym 21428 capture.data_rg3[5]
.sym 21434 proc_img_addr[12]
.sym 21435 proc_img_addr[11]
.sym 21436 proc_we
.sym 21437 proc_img_addr[10]
.sym 21440 proc_img_addr[11]
.sym 21441 proc_img_addr[12]
.sym 21442 proc_img_addr[10]
.sym 21443 proc_we
.sym 21452 proc_img_addr[10]
.sym 21453 proc_we
.sym 21454 proc_img_addr[11]
.sym 21455 proc_img_addr[12]
.sym 21458 proc_img_addr[12]
.sym 21459 proc_img_addr[10]
.sym 21460 proc_we
.sym 21461 proc_img_addr[11]
.sym 21470 proc_we
.sym 21471 proc_img_addr[11]
.sym 21472 proc_img_addr[12]
.sym 21473 proc_img_addr[10]
.sym 21474 capture.red_SB_DFFER_Q_E
.sym 21475 clk50mhz_$glb_clk
.sym 21476 rst$SB_IO_IN_$glb_sr
.sym 21477 centroid[4]
.sym 21478 centroid[5]
.sym 21480 centroid[7]
.sym 21481 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21482 proc_img_pxl[7]
.sym 21483 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 21484 centroid[6]
.sym 21488 capture_addr[0]
.sym 21489 capture_data[5]
.sym 21490 $PACKER_VCC_NET
.sym 21491 proc_fb.ram.0.2.0_WCLKE
.sym 21493 proc_fb.ram.0.3.0_WCLKE
.sym 21495 proc_fb.ram.0.1.0_WCLKE
.sym 21499 proc_fb.ram.0.0.0_WCLKE
.sym 21503 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21504 proc_img_pxl[7]
.sym 21508 centroid[6]
.sym 21511 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21512 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21530 rgbfilter[0]
.sym 21531 proc_fb.dina_SB_LUT4_O_4_I2
.sym 21532 rgbfilter[1]
.sym 21534 proc_fb.dina_SB_LUT4_O_I2
.sym 21535 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21537 rgbfilter[2]
.sym 21538 img_proc.colorpxls[6]
.sym 21539 img_proc.colorpxls[8]
.sym 21540 img_proc.colorpxls[7]
.sym 21541 img_proc.colorpxls[9]
.sym 21545 proc_fb.dina_SB_LUT4_O_8_I2
.sym 21546 capture.data_rg2[1]
.sym 21552 capture.data_rg2[1]
.sym 21557 rgbfilter[2]
.sym 21558 proc_fb.dina_SB_LUT4_O_I2
.sym 21559 rgbfilter[1]
.sym 21560 proc_fb.dina_SB_LUT4_O_4_I2
.sym 21563 img_proc.colorpxls[6]
.sym 21564 img_proc.colorpxls[8]
.sym 21565 img_proc.colorpxls[7]
.sym 21566 img_proc.colorpxls[9]
.sym 21587 proc_fb.dina_SB_LUT4_O_8_I2
.sym 21588 rgbfilter[0]
.sym 21590 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21593 rgbfilter[1]
.sym 21594 proc_fb.dina_SB_LUT4_O_4_I2
.sym 21595 rgbfilter[2]
.sym 21596 proc_fb.dina_SB_LUT4_O_8_I2
.sym 21598 clk50mhz_$glb_clk
.sym 21599 rst$SB_IO_IN_$glb_sr
.sym 21600 proc_fb.dina_SB_LUT4_O_I2
.sym 21601 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 21602 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 21603 proc_fb.dina_SB_LUT4_O_8_I2
.sym 21604 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21605 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 21606 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 21607 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 21610 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21612 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21621 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 21624 img_proc.colorpxls[6]
.sym 21625 img_proc.colorpxls[8]
.sym 21626 img_proc.colorpxls[7]
.sym 21627 img_proc.colorpxls[9]
.sym 21630 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21631 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 21632 img_proc.colorpxls[2]
.sym 21635 capture.red_SB_DFFER_Q_E
.sym 21643 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 21644 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 21645 rgbfilter[0]
.sym 21646 rgbfilter[1]
.sym 21647 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 21648 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 21650 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 21652 rgbfilter[2]
.sym 21653 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21655 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 21656 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 21659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21663 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21666 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 21669 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 21671 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21674 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 21675 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 21676 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 21677 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21681 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 21682 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 21686 rgbfilter[2]
.sym 21687 rgbfilter[1]
.sym 21688 rgbfilter[0]
.sym 21692 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 21694 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21698 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 21699 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21700 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 21701 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 21704 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 21705 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21706 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21707 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 21710 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 21711 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 21713 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 21716 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 21718 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 21719 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 21720 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21721 clk50mhz_$glb_clk
.sym 21722 rst$SB_IO_IN_$glb_sr
.sym 21725 img_proc.colorpxls[2]
.sym 21726 img_proc.colorpxls[3]
.sym 21727 img_proc.colorpxls[4]
.sym 21728 img_proc.colorpxls[5]
.sym 21729 img_proc.colorpxls[6]
.sym 21730 img_proc.colorpxls[7]
.sym 21732 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 21736 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 21737 cam_fb.ram.2.4.0_RDATA
.sym 21738 proc_fb.dina_SB_LUT4_O_8_I2
.sym 21740 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 21742 display_img_addr[6]
.sym 21748 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 21749 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21750 img_proc.colorpxls[5]
.sym 21751 img_proc.colorpxls[8]
.sym 21752 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 21753 proc_fb.ram.0.3.0_RCLKE
.sym 21754 img_proc.colorpxls[7]
.sym 21755 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 21756 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 21757 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 21765 img_proc.colorpxls[2]
.sym 21768 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 21771 img_proc.colorpxls[0]
.sym 21774 img_proc.colorpxls[1]
.sym 21775 img_proc.colorpxls[3]
.sym 21780 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 21782 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21783 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 21784 img_proc.colorpxls[4]
.sym 21788 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 21790 img_proc.colorpxls[10]
.sym 21791 img_proc.colorpxls[11]
.sym 21793 img_proc.colorpxls[5]
.sym 21795 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21797 img_proc.colorpxls[4]
.sym 21798 img_proc.colorpxls[2]
.sym 21799 img_proc.colorpxls[3]
.sym 21800 img_proc.colorpxls[1]
.sym 21803 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 21804 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 21805 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 21806 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 21809 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21810 img_proc.colorpxls[1]
.sym 21812 img_proc.colorpxls[0]
.sym 21815 img_proc.colorpxls[10]
.sym 21816 img_proc.colorpxls[5]
.sym 21817 img_proc.colorpxls[0]
.sym 21818 img_proc.colorpxls[11]
.sym 21829 img_proc.colorpxls[0]
.sym 21841 img_proc.colorpxls[0]
.sym 21842 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 21843 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21844 clk50mhz_$glb_clk
.sym 21845 rst$SB_IO_IN_$glb_sr
.sym 21846 img_proc.colorpxls[8]
.sym 21847 img_proc.colorpxls[9]
.sym 21848 img_proc.colorpxls[10]
.sym 21849 img_proc.colorpxls[11]
.sym 21850 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21851 img_proc.colorpxls_SB_DFFER_Q_E
.sym 21852 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 21853 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21859 img_proc.colorpxls[6]
.sym 21860 proc_fb.ram.0.2.0_RCLKE
.sym 21861 img_proc.colorpxls[3]
.sym 21862 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 21863 img_proc.colorpxls[7]
.sym 21864 img_proc.colorpxls[1]
.sym 21865 proc_fb.ram.0.0.0_WCLKE
.sym 21866 display_img_addr[4]
.sym 21867 proc_fb.ram.0.1.0_WCLKE
.sym 21869 img_proc.colorpxls[2]
.sym 21870 img_proc.colorpxls[2]
.sym 21871 img_proc.colorpxls[1]
.sym 21872 img_proc.colorpxls[3]
.sym 21874 img_proc.colorpxls[4]
.sym 21875 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 21876 centroid[5]
.sym 21878 img_proc.colorpxls[6]
.sym 21879 centroid[4]
.sym 21880 centroid[7]
.sym 21881 img_proc.colorpxls[9]
.sym 21887 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 21888 $PACKER_VCC_NET
.sym 21899 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 21900 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 21901 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 21902 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21910 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21915 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21917 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 21919 $nextpnr_ICESTORM_LC_29$O
.sym 21922 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 21925 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 21928 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 21931 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 21934 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 21937 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 21940 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21943 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 21945 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21949 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 21951 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 21952 $PACKER_VCC_NET
.sym 21955 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 21957 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 21961 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 21964 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 21969 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 21970 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21971 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 21972 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21973 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21974 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21975 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21976 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 21981 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 21982 $PACKER_VCC_NET
.sym 21983 proc_fb.ram.0.1.0_RCLKE
.sym 21984 img_proc.colorpxls[11]
.sym 21985 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 21986 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 21988 img_proc.colorpxls[8]
.sym 21993 img_proc.colorpxls[10]
.sym 21994 img_proc.colorpxls_bin567[8]
.sym 21995 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 21996 img_proc.colorpxls_bin567[9]
.sym 21997 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 21998 img_proc.colorpxls_bin567[10]
.sym 21999 img_proc.colorpxls_SB_DFFER_Q_E
.sym 22000 centroid[6]
.sym 22002 proc_fb.ram.0.0.0_RCLKE
.sym 22003 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22004 img_proc.colorpxls[5]
.sym 22005 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 22010 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22018 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22027 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22033 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22042 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 22044 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22048 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 22051 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22054 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 22057 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22060 $nextpnr_ICESTORM_LC_30$I3
.sym 22063 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22070 $nextpnr_ICESTORM_LC_30$I3
.sym 22093 img_proc.colorpxls_bin567[1]
.sym 22094 img_proc.colorpxls_bin567[2]
.sym 22095 img_proc.colorpxls_bin567[3]
.sym 22096 img_proc.colorpxls_bin567[4]
.sym 22097 img_proc.colorpxls_bin567[5]
.sym 22098 img_proc.colorpxls_bin567[6]
.sym 22099 img_proc.colorpxls_bin567[7]
.sym 22100 capture_addr[8]
.sym 22103 capture_addr[8]
.sym 22105 display_img_addr[4]
.sym 22114 display_img_addr[4]
.sym 22117 img_proc.colorpxls[2]
.sym 22118 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22119 img_proc.colorpxls[9]
.sym 22121 img_proc.colorpxls[6]
.sym 22122 capture.red_SB_DFFER_Q_E
.sym 22123 img_proc.colorpxls[7]
.sym 22124 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 22126 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 22127 img_proc.colorpxls[10]
.sym 22135 display_img_addr[10]
.sym 22138 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22140 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22144 display_img_addr[11]
.sym 22145 display_img_addr[12]
.sym 22146 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22147 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22148 centroid[5]
.sym 22149 centroid[4]
.sym 22152 centroid[7]
.sym 22160 centroid[6]
.sym 22166 display_img_addr[11]
.sym 22168 display_img_addr[10]
.sym 22169 display_img_addr[12]
.sym 22172 display_img_addr[12]
.sym 22173 display_img_addr[10]
.sym 22175 display_img_addr[11]
.sym 22178 display_img_addr[11]
.sym 22179 display_img_addr[12]
.sym 22180 display_img_addr[10]
.sym 22184 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22185 centroid[4]
.sym 22186 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22187 centroid[5]
.sym 22196 centroid[7]
.sym 22197 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22198 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22199 centroid[6]
.sym 22215 img_proc.colorpxls_bin567[8]
.sym 22216 img_proc.colorpxls_bin567[9]
.sym 22217 img_proc.colorpxls_bin567[10]
.sym 22218 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 22219 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22220 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22222 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22224 capture_addr[5]
.sym 22225 capture_addr[5]
.sym 22227 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 22231 proc_fb.ram.0.1.0_RCLKE
.sym 22233 proc_img_pxl[11]
.sym 22239 img_proc.colorpxls[5]
.sym 22240 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22243 img_proc.colorpxls[8]
.sym 22244 vga_col[2]
.sym 22245 proc_fb.ram.0.3.0_RCLKE
.sym 22246 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22247 img_proc.colorpxls[7]
.sym 22248 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 22249 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 22258 capture.red_SB_DFFER_Q_E
.sym 22267 capture.data_rg3[1]
.sym 22275 display_img_addr[11]
.sym 22276 display_img_addr[12]
.sym 22282 display_img_addr[10]
.sym 22291 capture.data_rg3[1]
.sym 22301 display_img_addr[12]
.sym 22302 display_img_addr[10]
.sym 22304 display_img_addr[11]
.sym 22308 capture.data_rg3[1]
.sym 22331 display_img_addr[11]
.sym 22333 display_img_addr[10]
.sym 22334 display_img_addr[12]
.sym 22335 capture.red_SB_DFFER_Q_E
.sym 22336 clk50mhz_$glb_clk
.sym 22337 rst$SB_IO_IN_$glb_sr
.sym 22346 capture_addr[6]
.sym 22347 capture_addr[1]
.sym 22348 capture_addr[1]
.sym 22349 capture_addr[6]
.sym 22350 capture_data[11]
.sym 22351 img_proc.colorpxls_bin012[5]
.sym 22352 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 22355 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 22357 proc_fb.ram.0.2.0_RCLKE
.sym 22358 capture_data[9]
.sym 22359 display_img_addr[4]
.sym 22360 img_proc.colorpxls_bin012[8]
.sym 22362 img_proc.colorpxls[9]
.sym 22363 img_proc.colorpxls[6]
.sym 22364 img_proc.colorpxls[1]
.sym 22366 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 22367 img_proc.colorpxls[2]
.sym 22368 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22369 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22371 img_proc.colorpxls[4]
.sym 22372 img_proc.colorpxls[3]
.sym 22373 img_proc.colorpxls[9]
.sym 22381 img_proc.colorpxls_bin67[5]
.sym 22383 img_proc.colorpxls_bin67[6]
.sym 22385 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22387 img_proc.colorpxls[1]
.sym 22390 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22391 img_proc.colorpxls[6]
.sym 22392 img_proc.colorpxls_bin67[4]
.sym 22393 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22397 img_proc.colorpxls[10]
.sym 22398 img_proc.colorpxls_bin67[9]
.sym 22399 img_proc.colorpxls[5]
.sym 22400 img_proc.colorpxls_bin67[0]
.sym 22405 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22407 img_proc.colorpxls[7]
.sym 22418 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22419 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22420 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22421 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22424 img_proc.colorpxls_bin67[5]
.sym 22427 img_proc.colorpxls[6]
.sym 22430 img_proc.colorpxls_bin67[0]
.sym 22431 img_proc.colorpxls_bin67[4]
.sym 22432 img_proc.colorpxls[1]
.sym 22433 img_proc.colorpxls[5]
.sym 22448 img_proc.colorpxls[10]
.sym 22449 img_proc.colorpxls_bin67[9]
.sym 22450 img_proc.colorpxls_bin67[6]
.sym 22451 img_proc.colorpxls[7]
.sym 22464 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 22465 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 22466 img_proc.colorpxls_bin67[0]
.sym 22467 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 22468 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 22470 capture_addr[4]
.sym 22471 capture_addr[4]
.sym 22473 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 22478 display_img_addr[8]
.sym 22479 display_img_addr[4]
.sym 22485 img_proc.colorpxls[7]
.sym 22487 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 22488 img_proc.colorpxls_bin01[1]
.sym 22489 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 22490 img_proc.colorpxls[10]
.sym 22492 img_proc.colorpxls[5]
.sym 22495 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22505 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22507 img_proc.colorpxls_bin67[8]
.sym 22508 vga_row[0]
.sym 22514 vga_col[2]
.sym 22515 img_proc.colorpxls[8]
.sym 22516 img_proc.colorpxls_bin67[7]
.sym 22522 img_proc.colorpxls[9]
.sym 22525 vga_row[1]
.sym 22527 vga_row[2]
.sym 22547 vga_row[2]
.sym 22548 vga_col[2]
.sym 22549 vga_row[0]
.sym 22550 vga_row[1]
.sym 22553 vga_col[2]
.sym 22554 vga_row[0]
.sym 22555 vga_row[1]
.sym 22556 vga_row[2]
.sym 22571 img_proc.colorpxls[8]
.sym 22572 img_proc.colorpxls_bin67[7]
.sym 22573 img_proc.colorpxls[9]
.sym 22574 img_proc.colorpxls_bin67[8]
.sym 22577 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22580 vga_row[2]
.sym 22584 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22585 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22586 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22587 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22588 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22589 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 22590 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22591 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 22594 proc_fb.ram.0.3.0_WCLKE
.sym 22595 proc_img_addr[3]
.sym 22596 img_proc.colorpxls_bin67[4]
.sym 22600 img_proc.colorpxls_bin67[5]
.sym 22602 img_proc.colorpxls_bin67[6]
.sym 22605 proc_fb.ram.0.0.0_RCLKE
.sym 22609 img_proc.colorpxls_bin01[8]
.sym 22611 $PACKER_VCC_NET
.sym 22612 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 22615 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 22617 $PACKER_VCC_NET
.sym 22618 capture.red_SB_DFFER_Q_E
.sym 22619 img_proc.colorpxls[9]
.sym 22627 i_vga.new_line
.sym 22643 vga_row[1]
.sym 22655 vga_row[0]
.sym 22677 vga_row[1]
.sym 22678 vga_row[0]
.sym 22697 vga_row[0]
.sym 22704 i_vga.new_line
.sym 22705 clk50mhz_$glb_clk
.sym 22706 rst$SB_IO_IN_$glb_sr
.sym 22708 img_proc.colorpxls_bin01[1]
.sym 22709 img_proc.colorpxls_bin01[2]
.sym 22710 img_proc.colorpxls_bin01[3]
.sym 22711 img_proc.colorpxls_bin01[4]
.sym 22712 img_proc.colorpxls_bin01[5]
.sym 22713 img_proc.colorpxls_bin01[6]
.sym 22714 img_proc.colorpxls_bin01[7]
.sym 22721 img_proc.colorpxls_bin67[9]
.sym 22723 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 22724 proc_fb.ram.0.1.0_RDATA_1
.sym 22729 img_proc.colorpxls_bin67[8]
.sym 22732 vga_row[6]
.sym 22733 capture_addr[10]
.sym 22735 capture_addr[12]
.sym 22738 vga_row[1]
.sym 22740 vga_row[0]
.sym 22749 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 22756 img_proc.colorpxls[8]
.sym 22757 img_proc.colorpxls[7]
.sym 22758 img_proc.colorpxls[6]
.sym 22762 img_proc.colorpxls[5]
.sym 22767 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22770 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22771 $PACKER_VCC_NET
.sym 22775 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22776 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22777 $PACKER_VCC_NET
.sym 22779 img_proc.colorpxls[9]
.sym 22780 $nextpnr_ICESTORM_LC_40$O
.sym 22782 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 22786 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 22788 $PACKER_VCC_NET
.sym 22789 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22792 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 22795 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 22798 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 22800 $PACKER_VCC_NET
.sym 22801 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22804 $nextpnr_ICESTORM_LC_41$I3
.sym 22806 $PACKER_VCC_NET
.sym 22807 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22814 $nextpnr_ICESTORM_LC_41$I3
.sym 22818 img_proc.colorpxls[5]
.sym 22819 img_proc.colorpxls[7]
.sym 22820 img_proc.colorpxls[6]
.sym 22823 img_proc.colorpxls[8]
.sym 22824 img_proc.colorpxls[7]
.sym 22825 img_proc.colorpxls[6]
.sym 22826 img_proc.colorpxls[9]
.sym 22830 img_proc.colorpxls_bin01[8]
.sym 22831 img_proc.colorpxls_bin01[9]
.sym 22832 img_proc.colorpxls_bin01[10]
.sym 22833 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 22834 cam_fb.ram.0.0.0_WCLKE
.sym 22835 cam_fb.ram.0.2.0_WCLKE
.sym 22836 cam_fb.ram.0.4.0_WCLKE
.sym 22837 cam_fb.ram.0.3.0_WCLKE
.sym 22838 capture_addr[7]
.sym 22841 capture_addr[7]
.sym 22843 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 22856 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22858 vga_row[6]
.sym 22861 i_vga.new_line
.sym 22862 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 22863 img_proc.row_num[4]
.sym 22864 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 22872 vga_row[1]
.sym 22873 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22874 vga_row[3]
.sym 22881 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22886 vga_row[7]
.sym 22891 vga_row[4]
.sym 22892 vga_row[5]
.sym 22893 vga_row[6]
.sym 22897 vga_row[2]
.sym 22898 i_vga.new_line
.sym 22900 vga_row[0]
.sym 22903 $nextpnr_ICESTORM_LC_7$O
.sym 22906 vga_row[0]
.sym 22909 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 22910 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22912 vga_row[1]
.sym 22913 vga_row[0]
.sym 22915 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 22916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22917 vga_row[2]
.sym 22919 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 22921 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 22922 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22924 vga_row[3]
.sym 22925 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 22927 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 22928 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22930 vga_row[4]
.sym 22931 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 22933 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 22934 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22936 vga_row[5]
.sym 22937 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 22939 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 22940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22942 vga_row[6]
.sym 22943 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 22945 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 22946 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 22947 vga_row[7]
.sym 22949 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 22950 i_vga.new_line
.sym 22951 clk50mhz_$glb_clk
.sym 22952 rst$SB_IO_IN_$glb_sr
.sym 22959 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 22960 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 22961 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 22962 cam_fb.ram.0.2.0_WCLKE
.sym 22964 capture_addr[0]
.sym 22965 display_img_addr[4]
.sym 22978 vga_row[2]
.sym 22979 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 22980 vga_row[3]
.sym 22983 img_proc.colorpxls[10]
.sym 22984 capture.pclk_rise
.sym 22986 capture.blue_SB_DFFER_Q_E
.sym 22989 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 22994 vga_row[8]
.sym 22995 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 22998 vga_row[4]
.sym 22999 vga_row[5]
.sym 23000 vga_row[6]
.sym 23001 vga_row[7]
.sym 23003 vga_row[1]
.sym 23004 vga_row[2]
.sym 23005 vga_row[3]
.sym 23006 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23010 vga_row[0]
.sym 23011 vga_row[9]
.sym 23012 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23017 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23019 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23021 i_vga.new_line
.sym 23026 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 23027 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23029 vga_row[8]
.sym 23030 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 23034 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23035 vga_row[9]
.sym 23036 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 23040 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23041 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23042 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23045 vga_row[5]
.sym 23046 vga_row[6]
.sym 23047 vga_row[7]
.sym 23048 vga_row[4]
.sym 23051 vga_row[3]
.sym 23052 vga_row[2]
.sym 23053 vga_row[4]
.sym 23054 vga_row[5]
.sym 23057 vga_row[5]
.sym 23058 vga_row[3]
.sym 23059 vga_row[2]
.sym 23060 vga_row[4]
.sym 23063 vga_row[0]
.sym 23065 vga_row[1]
.sym 23066 vga_row[2]
.sym 23069 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 23070 vga_row[8]
.sym 23071 vga_row[9]
.sym 23073 i_vga.new_line
.sym 23074 clk50mhz_$glb_clk
.sym 23075 rst$SB_IO_IN_$glb_sr
.sym 23077 img_proc.row_num[1]
.sym 23078 img_proc.row_num[2]
.sym 23079 img_proc.row_num[3]
.sym 23080 img_proc.row_num[4]
.sym 23081 img_proc.row_num[5]
.sym 23082 cam_fb.ram.0.1.0_WCLKE
.sym 23083 img_proc.row_num[0]
.sym 23091 capture_addr[4]
.sym 23092 capture_addr[5]
.sym 23094 capture_addr[6]
.sym 23097 proc_fb.ram.0.0.0_RCLKE
.sym 23109 capture.red_SB_DFFER_Q_E
.sym 23110 capture_addr[11]
.sym 23121 vga_row[6]
.sym 23125 capture.href_rg3
.sym 23131 vga_row[7]
.sym 23134 img_proc.row_num[1]
.sym 23136 img_proc.row_num[3]
.sym 23140 capture.pclk_rise_post
.sym 23142 capture.cnt_byte
.sym 23143 img_proc.row_num[2]
.sym 23144 capture.pclk_rise
.sym 23158 vga_row[7]
.sym 23159 vga_row[6]
.sym 23162 capture.pclk_rise
.sym 23164 capture.cnt_byte
.sym 23165 capture.href_rg3
.sym 23168 img_proc.row_num[3]
.sym 23175 img_proc.row_num[2]
.sym 23180 capture.pclk_rise_post
.sym 23181 capture.cnt_byte
.sym 23182 capture.href_rg3
.sym 23187 img_proc.row_num[1]
.sym 23195 capture.pclk_rise
.sym 23197 clk50mhz_$glb_clk
.sym 23198 rst$SB_IO_IN_$glb_sr
.sym 23200 img_proc.col_rg[3]
.sym 23201 img_proc.col_rg[5]
.sym 23205 img_proc.row_num_SB_DFFER_Q_E
.sym 23212 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23215 proc_img_pxl[0]
.sym 23216 proc_fb.dina_SB_LUT4_O_11_I2
.sym 23219 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23220 capture_addr[1]
.sym 23223 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23224 capture_addr[10]
.sym 23225 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23226 capture_addr[12]
.sym 23227 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23230 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23234 img_proc.col_rg[3]
.sym 23241 capture_addr[0]
.sym 23249 capture_addr[0]
.sym 23258 capture_addr[5]
.sym 23260 capture_addr[7]
.sym 23262 capture_addr[2]
.sym 23263 capture_addr[1]
.sym 23268 capture_addr[6]
.sym 23270 capture_addr[4]
.sym 23271 capture_addr[3]
.sym 23272 $nextpnr_ICESTORM_LC_1$O
.sym 23274 capture_addr[0]
.sym 23278 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23281 capture_addr[1]
.sym 23282 capture_addr[0]
.sym 23284 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 23287 capture_addr[2]
.sym 23288 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23290 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 23292 capture_addr[3]
.sym 23294 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 23296 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 23298 capture_addr[4]
.sym 23300 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 23302 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 23304 capture_addr[5]
.sym 23306 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 23308 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23310 capture_addr[6]
.sym 23312 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 23314 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23316 capture_addr[7]
.sym 23318 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 23329 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 23335 capture_addr[0]
.sym 23336 img_proc.col_inframe[4]
.sym 23338 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23342 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 23343 img_proc.col_rg[3]
.sym 23347 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 23349 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 23353 img_proc.col[3]
.sym 23354 img_proc.row_num_SB_DFFER_Q_E
.sym 23357 img_proc.col[5]
.sym 23358 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23363 capture_addr[8]
.sym 23366 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23367 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23370 capture_addr[12]
.sym 23373 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 23375 capture_addr[9]
.sym 23376 capture.vsync_3up
.sym 23380 capture.href_rg2
.sym 23383 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23385 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23390 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23391 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23392 capture_addr[11]
.sym 23393 capture_addr[10]
.sym 23395 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 23398 capture_addr[8]
.sym 23399 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 23401 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23404 capture_addr[9]
.sym 23405 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 23407 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 23409 capture_addr[10]
.sym 23411 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 23413 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 23415 capture_addr[11]
.sym 23417 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 23421 capture_addr[12]
.sym 23423 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 23426 capture.href_rg2
.sym 23427 capture.vsync_3up
.sym 23428 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 23429 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 23432 capture.vsync_3up
.sym 23433 capture.href_rg2
.sym 23434 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 23435 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 23438 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 23439 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 23440 capture.href_rg2
.sym 23441 capture.vsync_3up
.sym 23442 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23443 clk50mhz_$glb_clk
.sym 23444 rst$SB_IO_IN_$glb_sr
.sym 23445 img_proc.col_rg[6]
.sym 23446 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 23447 img_proc.col_inframe[0]
.sym 23448 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 23449 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23450 img_proc.col_rg[4]
.sym 23451 img_proc.col_inframe[1]
.sym 23452 img_proc.col_inframe[2]
.sym 23460 capture.pclk_rise
.sym 23467 proc_img_pxl[1]
.sym 23471 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 23486 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 23487 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23488 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23489 capture.vsync_3up
.sym 23490 capture.href_rg2
.sym 23491 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23492 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23494 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23495 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23496 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23498 capture.href_rg2
.sym 23499 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23502 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23504 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23507 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 23508 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23511 capture.cnt_pxl_base[2]
.sym 23512 capture.href_rg3_SB_LUT4_I2_O
.sym 23514 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23515 capture.red_SB_DFFER_Q_E
.sym 23519 capture.href_rg2
.sym 23520 capture.vsync_3up
.sym 23521 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 23522 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 23525 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 23526 capture.href_rg2
.sym 23527 capture.vsync_3up
.sym 23528 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 23531 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 23532 capture.vsync_3up
.sym 23533 capture.href_rg2
.sym 23534 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 23537 capture.vsync_3up
.sym 23538 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 23539 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23540 capture.href_rg2
.sym 23543 capture.href_rg2
.sym 23544 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23545 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 23546 capture.vsync_3up
.sym 23551 capture.href_rg3_SB_LUT4_I2_O
.sym 23552 capture.red_SB_DFFER_Q_E
.sym 23555 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 23556 capture.href_rg2
.sym 23557 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 23558 capture.vsync_3up
.sym 23561 capture.vsync_3up
.sym 23562 capture.href_rg2
.sym 23563 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 23564 capture.cnt_pxl_base[2]
.sym 23565 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23566 clk50mhz_$glb_clk
.sym 23567 rst$SB_IO_IN_$glb_sr
.sym 23569 img_proc.col[1]
.sym 23570 img_proc.col[2]
.sym 23571 img_proc.col[3]
.sym 23572 img_proc.col[4]
.sym 23573 img_proc.col[5]
.sym 23574 img_proc.col[6]
.sym 23575 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23576 capture_addr[9]
.sym 23580 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 23582 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23584 capture_addr[5]
.sym 23585 capture.vsync_3up
.sym 23586 capture_addr[6]
.sym 23587 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 23588 capture_addr[4]
.sym 23597 capture.cnt_pxl_base[2]
.sym 23599 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23601 capture_addr[7]
.sym 23611 capture.cnt_pxl_base[3]
.sym 23612 capture.cnt_pxl_base[1]
.sym 23613 capture.href_rg2
.sym 23614 capture.cnt_pxl_base[0]
.sym 23615 capture_addr[0]
.sym 23619 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 23631 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 23633 capture.vsync_3up
.sym 23636 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23648 capture.vsync_3up
.sym 23649 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 23650 capture.cnt_pxl_base[1]
.sym 23651 capture.href_rg2
.sym 23672 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 23673 capture.href_rg2
.sym 23674 capture.vsync_3up
.sym 23675 capture.cnt_pxl_base[3]
.sym 23678 capture.href_rg2
.sym 23679 capture.vsync_3up
.sym 23680 capture_addr[0]
.sym 23681 capture.cnt_pxl_base[0]
.sym 23688 capture.red_SB_DFFER_Q_E_SB_LUT4_I2_O
.sym 23689 clk50mhz_$glb_clk
.sym 23690 rst$SB_IO_IN_$glb_sr
.sym 23707 capture_addr[1]
.sym 23709 capture.href_rg2
.sym 23743 $PACKER_GND_NET
.sym 23759 capture.vsync_3up
.sym 23767 $PACKER_GND_NET
.sym 23779 $PACKER_GND_NET
.sym 23784 $PACKER_GND_NET
.sym 23798 $PACKER_GND_NET
.sym 23811 capture.vsync_3up
.sym 23812 clk50mhz_$glb_clk
.sym 23813 rst$SB_IO_IN_$glb_sr
.sym 23829 $PACKER_GND_NET
.sym 23954 proc_fb.ram.0.3.0_WCLKE
.sym 24080 proc_img_addr[3]
.sym 24507 led[5]$SB_IO_OUT
.sym 24516 led[5]$SB_IO_OUT
.sym 24545 centroid[4]
.sym 24547 centroid[5]
.sym 24553 $PACKER_VCC_NET
.sym 24667 capture_addr[2]
.sym 24701 led[4]$SB_IO_OUT
.sym 24717 controller.i_sccb.clr_datarg
.sym 24751 centroid[5]
.sym 24760 led_SB_LUT4_O_I1
.sym 24763 camera_config_steps[5]
.sym 24785 led_SB_LUT4_O_I1
.sym 24787 centroid[5]
.sym 24788 camera_config_steps[5]
.sym 24816 proc_img_addr[7]
.sym 24817 orig_img_addr[0]
.sym 24819 proc_img_addr[6]
.sym 24826 img_proc.colorpxls[3]
.sym 24827 cam_fb.ram.0.1.0_RCLKE
.sym 24834 cam_fb.ram.1.4.0_RDATA_3
.sym 24835 $PACKER_VCC_NET
.sym 24839 capture_addr[2]
.sym 24842 cam_fb.ram.1.4.0_RDATA
.sym 24843 orig_img_addr[9]
.sym 24850 capture_data[6]
.sym 24851 orig_img_addr[0]
.sym 24862 led_SB_LUT4_O_I1
.sym 24866 camera_config_steps[4]
.sym 24877 centroid[4]
.sym 24897 centroid[4]
.sym 24898 led_SB_LUT4_O_I1
.sym 24899 camera_config_steps[4]
.sym 24941 orig_img_addr[2]
.sym 24942 orig_img_addr[3]
.sym 24943 orig_img_addr[4]
.sym 24944 orig_img_addr[5]
.sym 24945 orig_img_addr[6]
.sym 24946 orig_img_addr[7]
.sym 24954 capture_data[7]
.sym 24960 orig_img_addr[0]
.sym 24964 orig_img_addr[4]
.sym 24970 orig_img_addr[7]
.sym 24972 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 24980 controller.i_sccb.send_rg[13]
.sym 24987 controller.addr[5]
.sym 24991 controller.addr[4]
.sym 24992 controller.i_sccb.clr_datarg
.sym 24993 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 24994 controller.addr[6]
.sym 24996 controller.addr[7]
.sym 25004 controller.i_sccb.send_rg[11]
.sym 25006 controller.i_sccb.send_rg[14]
.sym 25011 controller.i_sccb.send_rg[12]
.sym 25013 controller.i_sccb.send_rg[12]
.sym 25014 controller.addr[5]
.sym 25015 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25016 controller.i_sccb.clr_datarg
.sym 25025 controller.i_sccb.send_rg[13]
.sym 25026 controller.addr[6]
.sym 25027 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25028 controller.i_sccb.clr_datarg
.sym 25031 controller.i_sccb.send_rg[14]
.sym 25032 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25033 controller.i_sccb.clr_datarg
.sym 25034 controller.addr[7]
.sym 25043 controller.addr[5]
.sym 25044 controller.addr[4]
.sym 25045 controller.addr[6]
.sym 25046 controller.addr[7]
.sym 25055 controller.i_sccb.send_rg[11]
.sym 25056 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25057 controller.i_sccb.clr_datarg
.sym 25058 controller.addr[4]
.sym 25059 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 25060 clk50mhz_$glb_clk
.sym 25061 rst$SB_IO_IN_$glb_sr
.sym 25062 orig_img_addr[8]
.sym 25063 orig_img_addr[9]
.sym 25064 orig_img_addr[10]
.sym 25065 orig_img_addr[11]
.sym 25066 orig_img_addr[12]
.sym 25067 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 25068 proc_img_addr[3]
.sym 25069 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 25071 orig_img_addr[5]
.sym 25072 img_proc.colorpxls[5]
.sym 25073 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25076 led_SB_LUT4_O_I1
.sym 25077 orig_img_addr[3]
.sym 25079 proc_fb.ram.0.3.0_WCLKE
.sym 25080 $PACKER_VCC_NET
.sym 25081 proc_img_addr[0]
.sym 25082 capture_data[5]
.sym 25085 orig_img_addr[2]
.sym 25088 proc_img_pxl[7]
.sym 25091 cam_fb.ram.0.1.0_RCLKE
.sym 25092 orig_img_addr[5]
.sym 25105 controller.i_sccb.send_rg[16]
.sym 25106 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25114 controller.i_sccb.send_rg[15]
.sym 25120 controller.i_sccb.send_rg[17]
.sym 25128 controller.i_sccb.clr_datarg
.sym 25132 controller.i_sccb.send_rg[18]
.sym 25136 controller.i_sccb.clr_datarg
.sym 25137 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25138 controller.i_sccb.send_rg[18]
.sym 25142 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25143 controller.i_sccb.clr_datarg
.sym 25145 controller.i_sccb.send_rg[16]
.sym 25148 controller.i_sccb.send_rg[15]
.sym 25150 controller.i_sccb.clr_datarg
.sym 25151 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25166 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25168 controller.i_sccb.send_rg[17]
.sym 25169 controller.i_sccb.clr_datarg
.sym 25182 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 25183 clk50mhz_$glb_clk
.sym 25184 rst$SB_IO_IN_$glb_sr
.sym 25185 cam_fb.ram.0.2.0_RCLKE
.sym 25186 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 25189 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25190 cam_fb.ram.0.4.0_RCLKE
.sym 25195 cam_fb.ram.0.3.0_RCLKE
.sym 25196 cam_fb.ram.0.0.0_RCLKE
.sym 25202 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25204 orig_img_addr[8]
.sym 25206 orig_img_addr[9]
.sym 25209 orig_img_addr[10]
.sym 25210 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25211 orig_img_addr[11]
.sym 25213 orig_img_addr[12]
.sym 25214 controller.i_sccb.clr_datarg
.sym 25228 orig_img_addr[10]
.sym 25229 orig_img_addr[11]
.sym 25230 orig_img_addr[12]
.sym 25234 controller.i_sccb.send_rg[19]
.sym 25235 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25238 controller.i_sccb.clr_datarg
.sym 25259 orig_img_addr[10]
.sym 25260 orig_img_addr[11]
.sym 25261 orig_img_addr[12]
.sym 25271 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25272 controller.i_sccb.clr_datarg
.sym 25274 controller.i_sccb.send_rg[19]
.sym 25278 orig_img_addr[10]
.sym 25279 orig_img_addr[11]
.sym 25280 orig_img_addr[12]
.sym 25286 controller.i_sccb.clr_datarg
.sym 25292 orig_img_addr[10]
.sym 25298 orig_img_addr[11]
.sym 25305 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 25306 clk50mhz_$glb_clk
.sym 25307 rst$SB_IO_IN_$glb_sr
.sym 25308 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 25310 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 25315 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 25317 cam_fb.ram.0.4.0_RCLKE
.sym 25318 img_proc.colorpxls[7]
.sym 25319 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25322 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 25326 controller.i_sccb.send_rg[20]
.sym 25328 cam_fb.ram.0.3.0_RCLKE
.sym 25332 proc_fb.ram.1.1.0_RDATA_1
.sym 25333 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25334 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 25336 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25339 cam_fb.ram.1.4.0_RDATA
.sym 25341 capture_data[6]
.sym 25342 proc_img_pxl[7]
.sym 25360 capture.red_SB_DFFER_Q_E
.sym 25365 capture.data_rg3[4]
.sym 25369 orig_img_addr[10]
.sym 25371 orig_img_addr[11]
.sym 25373 orig_img_addr[12]
.sym 25394 orig_img_addr[11]
.sym 25396 orig_img_addr[10]
.sym 25397 orig_img_addr[12]
.sym 25401 capture.data_rg3[4]
.sym 25418 capture.data_rg3[4]
.sym 25428 capture.red_SB_DFFER_Q_E
.sym 25429 clk50mhz_$glb_clk
.sym 25430 rst$SB_IO_IN_$glb_sr
.sym 25441 capture_data[8]
.sym 25451 cam_fb.ram.1.1.0_RDATA
.sym 25455 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 25458 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25462 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25463 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25465 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 25474 capture.red_SB_DFFER_Q_E
.sym 25476 capture.data_rg3[0]
.sym 25479 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 25480 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 25494 capture.data_rg3[6]
.sym 25496 $PACKER_VCC_NET
.sym 25499 cam_fb.ram.1.4.0_RDATA
.sym 25501 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25517 capture.data_rg3[6]
.sym 25524 capture.data_rg3[0]
.sym 25535 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 25536 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25537 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 25538 cam_fb.ram.1.4.0_RDATA
.sym 25541 capture.data_rg3[0]
.sym 25547 $PACKER_VCC_NET
.sym 25551 capture.red_SB_DFFER_Q_E
.sym 25552 clk50mhz_$glb_clk
.sym 25553 rst$SB_IO_IN_$glb_sr
.sym 25557 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25558 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25559 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25560 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 25561 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 25567 img_proc.colorpxls[6]
.sym 25568 capture.red_SB_DFFER_Q_E
.sym 25570 img_proc.colorpxls[9]
.sym 25571 img_proc.colorpxls[7]
.sym 25572 capture_data[6]
.sym 25573 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25574 capture_data[8]
.sym 25577 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25579 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 25580 proc_img_pxl[7]
.sym 25581 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 25583 proc_fb.dina_SB_LUT4_O_I2
.sym 25584 img_proc.colorpxls_rght[3]
.sym 25586 img_proc.colorpxls[4]
.sym 25587 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 25588 img_proc.colorpxls[5]
.sym 25589 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 25596 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 25597 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25599 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25600 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25603 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 25604 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25606 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 25607 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 25608 proc_fb.dina_SB_LUT4_O_4_I2
.sym 25614 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25617 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25623 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25628 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 25630 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 25631 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 25634 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 25635 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25636 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25637 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25646 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25649 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25653 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25655 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25659 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25661 proc_fb.dina_SB_LUT4_O_4_I2
.sym 25664 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25665 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 25667 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 25670 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 25671 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 25672 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 25674 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25675 clk50mhz_$glb_clk
.sym 25676 rst$SB_IO_IN_$glb_sr
.sym 25686 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25688 img_proc.colorpxls[2]
.sym 25690 capture_data[10]
.sym 25691 proc_img_pxl[7]
.sym 25692 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 25693 img_proc.colorpxls[5]
.sym 25697 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25699 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 25700 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25701 img_proc.colorpxls[8]
.sym 25702 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25703 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25704 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 25705 img_proc.colorpxls[10]
.sym 25706 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 25707 img_proc.colorpxls[11]
.sym 25708 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25709 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 25710 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25711 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 25712 img_proc.colorpxls_rght[9]
.sym 25718 cam_fb.ram.0.3.0_RCLKE
.sym 25719 cam_fb.ram.0.0.0_RCLKE
.sym 25723 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25726 proc_fb.dina_SB_LUT4_O_I2
.sym 25727 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2
.sym 25728 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_I0
.sym 25731 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25732 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 25733 cam_fb.ram.2.4.0_RDATA
.sym 25734 cam_fb.ram.0.1.0_RCLKE
.sym 25737 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0
.sym 25738 cam_fb.ram.0.4.0_RDATA
.sym 25740 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I2_O
.sym 25741 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 25743 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25744 proc_fb.ram.0.3.0_RCLKE
.sym 25746 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 25747 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 25748 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 25749 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 25751 cam_fb.ram.2.4.0_RDATA
.sym 25752 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 25753 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25754 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 25757 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0
.sym 25758 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2
.sym 25759 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 25760 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 25766 proc_fb.ram.0.3.0_RCLKE
.sym 25769 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 25770 cam_fb.ram.0.4.0_RDATA
.sym 25771 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 25772 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 25775 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 25776 proc_fb.dina_SB_LUT4_O_I2
.sym 25777 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I2_O
.sym 25778 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_I0
.sym 25782 cam_fb.ram.0.3.0_RCLKE
.sym 25788 cam_fb.ram.0.0.0_RCLKE
.sym 25794 cam_fb.ram.0.1.0_RCLKE
.sym 25798 clk50mhz_$glb_clk
.sym 25803 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0
.sym 25804 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 25805 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 25806 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 25807 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 25810 img_proc.colorpxls[3]
.sym 25812 img_proc.colorpxls_left[3]
.sym 25813 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2
.sym 25814 img_proc.colorpxls_left[5]
.sym 25818 $PACKER_VCC_NET
.sym 25820 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 25822 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25823 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 25824 cam_fb.ram.0.4.0_RDATA
.sym 25825 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 25826 img_proc.colorpxls[5]
.sym 25827 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 25829 img_proc.colorpxls[8]
.sym 25830 img_proc.colorpxls[7]
.sym 25831 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 25834 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 25843 img_proc.colorpxls[1]
.sym 25853 img_proc.colorpxls[4]
.sym 25854 img_proc.colorpxls[5]
.sym 25856 img_proc.colorpxls[0]
.sym 25859 img_proc.colorpxls[2]
.sym 25860 img_proc.colorpxls[3]
.sym 25862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25863 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25864 img_proc.colorpxls[7]
.sym 25868 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25871 img_proc.colorpxls[6]
.sym 25873 $nextpnr_ICESTORM_LC_13$O
.sym 25876 img_proc.colorpxls[0]
.sym 25879 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25881 img_proc.colorpxls[1]
.sym 25885 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25888 img_proc.colorpxls[2]
.sym 25889 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 25891 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25892 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25894 img_proc.colorpxls[3]
.sym 25895 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 25897 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 25898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25899 img_proc.colorpxls[4]
.sym 25901 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 25903 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 25904 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25905 img_proc.colorpxls[5]
.sym 25907 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 25909 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 25910 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25911 img_proc.colorpxls[6]
.sym 25913 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 25915 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 25916 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25918 img_proc.colorpxls[7]
.sym 25919 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 25920 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25921 clk50mhz_$glb_clk
.sym 25922 rst$SB_IO_IN_$glb_sr
.sym 25923 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 25924 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 25925 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 25926 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 25927 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 25928 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 25929 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 25930 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 25933 img_proc.colorpxls[11]
.sym 25935 cam_fb.ram.2.2.0_RDATA
.sym 25937 img_proc.colorpxls[5]
.sym 25938 proc_fb.ram.0.0.0_RCLKE
.sym 25939 proc_img_pxl[7]
.sym 25941 img_proc.colorpxls[2]
.sym 25943 img_proc.colorpxls[3]
.sym 25945 img_proc.colorpxls[4]
.sym 25947 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 25948 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 25950 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25951 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 25952 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 25954 img_proc.colorpxls[5]
.sym 25955 img_proc.colorpxls[8]
.sym 25956 img_proc.colorpxls[6]
.sym 25957 img_proc.colorpxls_bin567[5]
.sym 25958 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25959 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 25964 img_proc.colorpxls[8]
.sym 25965 img_proc.colorpxls[9]
.sym 25966 img_proc.colorpxls_SB_DFFER_Q_E
.sym 25967 img_proc.colorpxls[3]
.sym 25968 img_proc.colorpxls[4]
.sym 25970 img_proc.colorpxls[6]
.sym 25972 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25975 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25976 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 25983 img_proc.colorpxls[11]
.sym 25990 img_proc.colorpxls[10]
.sym 25996 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 25997 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 25999 img_proc.colorpxls[8]
.sym 26000 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26002 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26003 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26005 img_proc.colorpxls[9]
.sym 26006 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26008 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 26009 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26010 img_proc.colorpxls[10]
.sym 26012 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26015 img_proc.colorpxls[11]
.sym 26016 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26018 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 26022 img_proc.colorpxls[3]
.sym 26028 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26029 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26033 img_proc.colorpxls[6]
.sym 26042 img_proc.colorpxls[4]
.sym 26043 img_proc.colorpxls_SB_DFFER_Q_E
.sym 26044 clk50mhz_$glb_clk
.sym 26045 rst$SB_IO_IN_$glb_sr
.sym 26054 $PACKER_VCC_NET
.sym 26058 img_proc.colorpxls[8]
.sym 26060 img_proc.colorpxls_SB_DFFER_Q_E
.sym 26062 img_proc.colorpxls[9]
.sym 26063 img_proc.colorpxls[7]
.sym 26064 img_proc.colorpxls[10]
.sym 26066 img_proc.colorpxls[11]
.sym 26068 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26069 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 26071 proc_fb.dina_SB_LUT4_O_I2
.sym 26072 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26073 img_proc.colorpxls[11]
.sym 26074 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26075 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26076 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26077 img_proc.colorpxls_SB_DFFER_Q_E
.sym 26078 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26079 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26080 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26081 cam_fb.ram.0.1.0_RDATA
.sym 26087 img_proc.colorpxls[8]
.sym 26088 img_proc.colorpxls[9]
.sym 26089 img_proc.colorpxls[10]
.sym 26090 img_proc.colorpxls_bin567[3]
.sym 26091 img_proc.colorpxls_bin567[4]
.sym 26092 img_proc.colorpxls[1]
.sym 26093 img_proc.colorpxls_bin567[6]
.sym 26094 img_proc.colorpxls_bin567[7]
.sym 26095 img_proc.colorpxls[4]
.sym 26096 img_proc.colorpxls_bin567[1]
.sym 26097 img_proc.colorpxls_bin567[2]
.sym 26098 img_proc.colorpxls[11]
.sym 26099 img_proc.colorpxls[2]
.sym 26100 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26101 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26102 img_proc.colorpxls[7]
.sym 26103 img_proc.colorpxls_bin567[8]
.sym 26104 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26105 img_proc.colorpxls[3]
.sym 26106 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26107 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26109 img_proc.colorpxls[5]
.sym 26110 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 26111 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26113 img_proc.colorpxls_bin567[9]
.sym 26114 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 26115 img_proc.colorpxls_bin567[10]
.sym 26116 img_proc.colorpxls[6]
.sym 26117 img_proc.colorpxls_bin567[5]
.sym 26118 img_proc.colorpxls_bin567[0]
.sym 26120 img_proc.colorpxls[10]
.sym 26121 img_proc.colorpxls_bin567[5]
.sym 26122 img_proc.colorpxls[6]
.sym 26123 img_proc.colorpxls_bin567[9]
.sym 26126 img_proc.colorpxls_bin567[3]
.sym 26127 img_proc.colorpxls[5]
.sym 26128 img_proc.colorpxls[4]
.sym 26129 img_proc.colorpxls_bin567[4]
.sym 26132 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 26135 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 26138 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26139 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26140 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26141 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26144 img_proc.colorpxls_bin567[1]
.sym 26145 img_proc.colorpxls[9]
.sym 26146 img_proc.colorpxls_bin567[8]
.sym 26147 img_proc.colorpxls[2]
.sym 26150 img_proc.colorpxls_bin567[7]
.sym 26151 img_proc.colorpxls[8]
.sym 26152 img_proc.colorpxls[1]
.sym 26153 img_proc.colorpxls_bin567[0]
.sym 26156 img_proc.colorpxls[11]
.sym 26157 img_proc.colorpxls_bin567[10]
.sym 26158 img_proc.colorpxls[3]
.sym 26159 img_proc.colorpxls_bin567[2]
.sym 26162 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26163 img_proc.colorpxls_bin567[6]
.sym 26164 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26165 img_proc.colorpxls[7]
.sym 26172 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 26173 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 26174 proc_img_pxl[8]
.sym 26175 proc_img_pxl[11]
.sym 26176 img_proc.colorpxls_bin567[0]
.sym 26179 capture_addr[2]
.sym 26184 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26189 img_proc.colorpxls_left[1]
.sym 26192 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 26193 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26194 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26195 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26196 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26198 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26200 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26201 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26204 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26211 img_proc.colorpxls_bin567[1]
.sym 26215 img_proc.colorpxls_bin567[5]
.sym 26220 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26221 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26228 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26230 img_proc.colorpxls_bin567[4]
.sym 26233 img_proc.colorpxls_bin567[7]
.sym 26236 img_proc.colorpxls_bin567[2]
.sym 26237 img_proc.colorpxls_bin567[3]
.sym 26240 img_proc.colorpxls_bin567[6]
.sym 26241 img_proc.colorpxls_bin567[0]
.sym 26242 $nextpnr_ICESTORM_LC_16$O
.sym 26245 img_proc.colorpxls_bin567[0]
.sym 26248 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 26249 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26251 img_proc.colorpxls_bin567[1]
.sym 26252 img_proc.colorpxls_bin567[0]
.sym 26254 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 26255 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26256 img_proc.colorpxls_bin567[2]
.sym 26258 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 26260 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 26261 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26262 img_proc.colorpxls_bin567[3]
.sym 26264 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 26266 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 26267 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26269 img_proc.colorpxls_bin567[4]
.sym 26270 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 26272 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 26273 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26275 img_proc.colorpxls_bin567[5]
.sym 26276 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 26278 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 26279 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26280 img_proc.colorpxls_bin567[6]
.sym 26282 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 26284 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26285 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26287 img_proc.colorpxls_bin567[7]
.sym 26288 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 26289 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26290 clk50mhz_$glb_clk
.sym 26291 rst$SB_IO_IN_$glb_sr
.sym 26292 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 26293 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 26294 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26295 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 26296 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26297 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 26298 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26299 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26300 cam_fb.ram.0.1.0_RCLKE
.sym 26304 img_proc.colorpxls[1]
.sym 26307 img_proc.colorpxls[4]
.sym 26309 $PACKER_VCC_NET
.sym 26310 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26311 $PACKER_VCC_NET
.sym 26316 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26318 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26319 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26320 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 26323 display_img_addr[6]
.sym 26324 proc_fb.ram.2.4.0_RDATA
.sym 26325 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26327 cam_fb.ram.0.4.0_RDATA
.sym 26328 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26333 img_proc.colorpxls_bin567[8]
.sym 26334 img_proc.colorpxls_bin567[9]
.sym 26336 img_proc.colorpxls[7]
.sym 26338 img_proc.colorpxls[2]
.sym 26343 img_proc.colorpxls[11]
.sym 26344 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26348 img_proc.colorpxls[9]
.sym 26351 img_proc.colorpxls_bin567[10]
.sym 26360 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26363 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26365 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26366 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26368 img_proc.colorpxls_bin567[8]
.sym 26369 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26371 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26372 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26374 img_proc.colorpxls_bin567[9]
.sym 26375 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26378 img_proc.colorpxls_bin567[10]
.sym 26380 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26381 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26384 img_proc.colorpxls[2]
.sym 26393 img_proc.colorpxls[11]
.sym 26397 img_proc.colorpxls[9]
.sym 26410 img_proc.colorpxls[7]
.sym 26412 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26413 clk50mhz_$glb_clk
.sym 26414 rst$SB_IO_IN_$glb_sr
.sym 26415 vga_red_2b_SB_LUT4_O_I3
.sym 26416 vga_blue_2b_SB_LUT4_O_I3
.sym 26417 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 26418 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 26419 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26420 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26421 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 26422 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 26429 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26431 proc_fb.ram.0.0.0_RCLKE
.sym 26432 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 26433 img_proc.colorpxls[3]
.sym 26435 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26437 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26439 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26440 img_proc.colorpxls[8]
.sym 26441 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 26442 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26443 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26444 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 26446 img_proc.colorpxls[5]
.sym 26447 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 26448 vga_red_2b_SB_LUT4_O_I3
.sym 26449 img_proc.colorpxls[6]
.sym 26450 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26459 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26462 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26468 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26469 img_proc.colorpxls_bin67[0]
.sym 26471 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26472 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26473 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26475 img_proc.colorpxls_bin67[3]
.sym 26476 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26480 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 26481 img_proc.colorpxls_bin67[1]
.sym 26482 img_proc.colorpxls_bin67[2]
.sym 26484 img_proc.colorpxls_bin67[4]
.sym 26485 img_proc.colorpxls_bin67[5]
.sym 26486 img_proc.colorpxls_bin67[6]
.sym 26487 img_proc.colorpxls_bin67[7]
.sym 26488 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 26490 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 26491 img_proc.colorpxls_bin67[0]
.sym 26494 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 26496 img_proc.colorpxls_bin67[1]
.sym 26497 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26500 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 26502 img_proc.colorpxls_bin67[2]
.sym 26503 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26506 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 26508 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 26509 img_proc.colorpxls_bin67[3]
.sym 26512 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 26514 img_proc.colorpxls_bin67[4]
.sym 26515 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26518 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 26520 img_proc.colorpxls_bin67[5]
.sym 26521 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26524 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 26526 img_proc.colorpxls_bin67[6]
.sym 26527 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26530 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 26532 img_proc.colorpxls_bin67[7]
.sym 26533 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26539 img_proc.colorpxls_bin67[1]
.sym 26540 img_proc.colorpxls_bin67[2]
.sym 26541 img_proc.colorpxls_bin67[3]
.sym 26542 img_proc.colorpxls_bin67[4]
.sym 26543 img_proc.colorpxls_bin67[5]
.sym 26544 img_proc.colorpxls_bin67[6]
.sym 26545 img_proc.colorpxls_bin67[7]
.sym 26553 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26562 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 26563 proc_fb.ram.0.3.0_RDATA_1
.sym 26564 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 26566 proc_fb.ram.2.2.0_RDATA_1
.sym 26567 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26570 proc_fb.ram.0.4.0_RDATA_1
.sym 26572 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26573 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 26574 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 26579 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26581 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26582 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 26584 img_proc.colorpxls_bin67[0]
.sym 26585 img_proc.colorpxls[3]
.sym 26586 img_proc.colorpxls_bin67[1]
.sym 26588 img_proc.colorpxls[2]
.sym 26590 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26592 img_proc.colorpxls[4]
.sym 26594 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 26596 img_proc.colorpxls_bin67[9]
.sym 26597 img_proc.colorpxls_bin67[2]
.sym 26598 img_proc.colorpxls_bin67[3]
.sym 26600 img_proc.colorpxls[11]
.sym 26603 img_proc.colorpxls_bin67[8]
.sym 26604 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 26605 img_proc.colorpxls_bin67[10]
.sym 26606 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26609 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 26610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26611 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 26613 img_proc.colorpxls_bin67[8]
.sym 26614 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26617 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 26619 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26620 img_proc.colorpxls_bin67[9]
.sym 26623 $nextpnr_ICESTORM_LC_26$I3
.sym 26625 img_proc.colorpxls_bin67[10]
.sym 26626 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26633 $nextpnr_ICESTORM_LC_26$I3
.sym 26636 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 26637 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 26638 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 26639 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 26644 img_proc.colorpxls_bin67[0]
.sym 26645 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26648 img_proc.colorpxls[3]
.sym 26649 img_proc.colorpxls_bin67[10]
.sym 26650 img_proc.colorpxls_bin67[2]
.sym 26651 img_proc.colorpxls[11]
.sym 26654 img_proc.colorpxls_bin67[3]
.sym 26655 img_proc.colorpxls[4]
.sym 26656 img_proc.colorpxls_bin67[1]
.sym 26657 img_proc.colorpxls[2]
.sym 26658 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26659 clk50mhz_$glb_clk
.sym 26660 rst$SB_IO_IN_$glb_sr
.sym 26661 img_proc.colorpxls_bin67[8]
.sym 26662 img_proc.colorpxls_bin67[9]
.sym 26663 img_proc.colorpxls_bin67[10]
.sym 26664 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26665 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 26666 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 26667 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26668 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 26669 cam_fb.ram.0.0.0_RCLKE
.sym 26670 cam_fb.ram.0.3.0_RCLKE
.sym 26673 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26679 $PACKER_VCC_NET
.sym 26682 img_proc.colorpxls_bin67[1]
.sym 26683 display_img_addr[0]
.sym 26685 img_proc.colorpxls_bin01[0]
.sym 26687 img_proc.colorpxls_bin01[9]
.sym 26688 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26689 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 26690 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26691 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26693 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26694 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26696 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 26702 img_proc.colorpxls[6]
.sym 26703 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26704 img_proc.colorpxls_bin01[2]
.sym 26705 img_proc.colorpxls_bin01[9]
.sym 26706 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26707 img_proc.colorpxls_bin01[5]
.sym 26708 img_proc.colorpxls_bin01[6]
.sym 26709 img_proc.colorpxls_bin01[1]
.sym 26710 img_proc.colorpxls[4]
.sym 26711 img_proc.colorpxls[10]
.sym 26712 img_proc.colorpxls[9]
.sym 26713 img_proc.colorpxls_bin01[3]
.sym 26714 img_proc.colorpxls_bin01[4]
.sym 26716 img_proc.colorpxls[5]
.sym 26718 img_proc.colorpxls_bin01[8]
.sym 26719 img_proc.colorpxls[3]
.sym 26720 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26722 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 26723 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 26724 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26725 img_proc.colorpxls[2]
.sym 26726 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26727 img_proc.colorpxls[7]
.sym 26728 img_proc.colorpxls[11]
.sym 26729 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26731 img_proc.colorpxls_bin01[10]
.sym 26732 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 26735 img_proc.colorpxls[6]
.sym 26736 img_proc.colorpxls_bin01[5]
.sym 26741 img_proc.colorpxls_bin01[4]
.sym 26743 img_proc.colorpxls[5]
.sym 26744 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26747 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26748 img_proc.colorpxls[9]
.sym 26749 img_proc.colorpxls_bin01[8]
.sym 26750 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26753 img_proc.colorpxls_bin01[9]
.sym 26754 img_proc.colorpxls_bin01[2]
.sym 26755 img_proc.colorpxls[3]
.sym 26756 img_proc.colorpxls[10]
.sym 26759 img_proc.colorpxls_bin01[3]
.sym 26760 img_proc.colorpxls[11]
.sym 26761 img_proc.colorpxls_bin01[10]
.sym 26762 img_proc.colorpxls[4]
.sym 26765 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26766 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26768 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26771 img_proc.colorpxls_bin01[6]
.sym 26772 img_proc.colorpxls_bin01[1]
.sym 26773 img_proc.colorpxls[7]
.sym 26774 img_proc.colorpxls[2]
.sym 26777 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 26778 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 26779 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 26792 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 26793 img_proc.colorpxls[7]
.sym 26797 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26799 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26801 img_proc.colorpxls[1]
.sym 26803 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26804 i_vga.new_line
.sym 26805 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26808 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 26809 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 26810 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26813 proc_fb.ram.0.2.0_RDATA_1
.sym 26815 display_img_addr[6]
.sym 26816 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26817 img_proc.colorpxls_bin01[10]
.sym 26818 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 26826 img_proc.colorpxls_bin01[1]
.sym 26827 img_proc.colorpxls_bin01[2]
.sym 26829 img_proc.colorpxls_bin01[4]
.sym 26831 img_proc.colorpxls_bin01[6]
.sym 26836 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 26838 img_proc.colorpxls_bin01[5]
.sym 26845 img_proc.colorpxls_bin01[0]
.sym 26848 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26852 img_proc.colorpxls_bin01[3]
.sym 26853 img_proc.colorpxls_bin01[0]
.sym 26854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26856 img_proc.colorpxls_bin01[7]
.sym 26857 $nextpnr_ICESTORM_LC_15$O
.sym 26859 img_proc.colorpxls_bin01[0]
.sym 26863 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 26864 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26866 img_proc.colorpxls_bin01[1]
.sym 26867 img_proc.colorpxls_bin01[0]
.sym 26869 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 26870 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26872 img_proc.colorpxls_bin01[2]
.sym 26873 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 26875 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 26876 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26877 img_proc.colorpxls_bin01[3]
.sym 26879 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 26881 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 26882 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26884 img_proc.colorpxls_bin01[4]
.sym 26885 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 26887 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 26888 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26889 img_proc.colorpxls_bin01[5]
.sym 26891 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 26893 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 26894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26896 img_proc.colorpxls_bin01[6]
.sym 26897 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 26899 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26900 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26901 img_proc.colorpxls_bin01[7]
.sym 26903 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 26904 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 26905 clk50mhz_$glb_clk
.sym 26906 rst$SB_IO_IN_$glb_sr
.sym 26910 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 26911 img_proc.colorpxls_bin01[0]
.sym 26913 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 26915 img_proc.colorpxls_bin01[4]
.sym 26916 capture_data[8]
.sym 26922 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 26926 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 26929 capture.blue_SB_DFFER_Q_E
.sym 26931 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 26932 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26935 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 26939 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 26940 vga_red_2b_SB_LUT4_O_I3
.sym 26943 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26948 capture_addr[12]
.sym 26949 img_proc.colorpxls_bin01[9]
.sym 26951 capture_addr[11]
.sym 26958 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26959 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 26962 capture_addr[10]
.sym 26963 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26964 img_proc.colorpxls_bin01[8]
.sym 26966 img_proc.colorpxls_bin01[10]
.sym 26972 img_proc.row_num[4]
.sym 26975 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 26980 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26981 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26983 img_proc.colorpxls_bin01[8]
.sym 26984 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 26986 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 26987 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26989 img_proc.colorpxls_bin01[9]
.sym 26990 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 26994 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 26995 img_proc.colorpxls_bin01[10]
.sym 26996 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 27001 img_proc.row_num[4]
.sym 27005 capture_addr[12]
.sym 27006 capture_addr[11]
.sym 27007 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27008 capture_addr[10]
.sym 27011 capture_addr[11]
.sym 27012 capture_addr[12]
.sym 27013 capture_addr[10]
.sym 27014 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27017 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27018 capture_addr[10]
.sym 27019 capture_addr[12]
.sym 27020 capture_addr[11]
.sym 27023 capture_addr[10]
.sym 27024 capture_addr[12]
.sym 27025 capture_addr[11]
.sym 27026 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27027 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 27028 clk50mhz_$glb_clk
.sym 27029 rst$SB_IO_IN_$glb_sr
.sym 27030 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 27031 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27036 proc_img_addr[7]
.sym 27038 cam_fb.ram.0.0.0_WCLKE
.sym 27043 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 27044 cam_fb.ram.0.2.0_WCLKE
.sym 27045 capture_addr[11]
.sym 27046 $PACKER_VCC_NET
.sym 27047 $PACKER_VCC_NET
.sym 27048 $PACKER_VCC_NET
.sym 27050 $PACKER_VCC_NET
.sym 27051 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27053 img_proc.histogram[0][6]
.sym 27057 proc_fb.ram.2.2.0_RDATA_1
.sym 27061 proc_fb.ram.0.4.0_RDATA_1
.sym 27062 proc_fb.ram.0.3.0_RDATA_1
.sym 27075 $PACKER_VCC_NET
.sym 27078 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27082 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27084 img_proc.row_num[5]
.sym 27087 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 27090 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27099 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27101 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27103 $nextpnr_ICESTORM_LC_38$O
.sym 27106 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 27109 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27111 $PACKER_VCC_NET
.sym 27112 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 27115 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 27117 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 27118 $PACKER_VCC_NET
.sym 27121 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 27124 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27127 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 27130 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27133 $nextpnr_ICESTORM_LC_39$I3
.sym 27136 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 27143 $nextpnr_ICESTORM_LC_39$I3
.sym 27149 img_proc.row_num[5]
.sym 27153 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1
.sym 27154 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 27155 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2
.sym 27156 proc_img_pxl[2]
.sym 27157 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 27158 proc_img_pxl[0]
.sym 27159 img_proc.histogram[1][0]
.sym 27160 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27167 img_proc.col_rg[3]
.sym 27168 $PACKER_VCC_NET
.sym 27171 $PACKER_VCC_NET
.sym 27179 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27180 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27183 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27184 img_proc.col_rg[3]
.sym 27196 img_proc.row_num_SB_DFFER_Q_E
.sym 27201 img_proc.row_num[0]
.sym 27202 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27204 img_proc.row_num[2]
.sym 27205 img_proc.row_num[3]
.sym 27207 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27211 img_proc.row_num[1]
.sym 27215 capture_addr[10]
.sym 27217 capture_addr[12]
.sym 27221 capture_addr[11]
.sym 27222 img_proc.row_num[4]
.sym 27223 img_proc.row_num[5]
.sym 27225 img_proc.row_num[0]
.sym 27226 $nextpnr_ICESTORM_LC_22$O
.sym 27228 img_proc.row_num[0]
.sym 27232 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27233 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27235 img_proc.row_num[1]
.sym 27236 img_proc.row_num[0]
.sym 27238 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27239 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27240 img_proc.row_num[2]
.sym 27242 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 27244 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27245 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27246 img_proc.row_num[3]
.sym 27248 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 27250 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27251 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27252 img_proc.row_num[4]
.sym 27254 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 27257 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27258 img_proc.row_num[5]
.sym 27260 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 27263 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 27264 capture_addr[12]
.sym 27265 capture_addr[11]
.sym 27266 capture_addr[10]
.sym 27269 img_proc.row_num[0]
.sym 27271 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27273 img_proc.row_num_SB_DFFER_Q_E
.sym 27274 clk50mhz_$glb_clk
.sym 27275 rst$SB_IO_IN_$glb_sr
.sym 27277 img_proc.col_inframe[4]
.sym 27278 img_proc.col_inframe[5]
.sym 27279 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27280 img_proc.col_inframe[3]
.sym 27281 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27282 proximity[1]
.sym 27283 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27292 img_proc.row_num_SB_DFFER_Q_E
.sym 27294 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 27295 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1
.sym 27299 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2
.sym 27302 proc_img_pxl[2]
.sym 27305 proc_fb.ram.0.2.0_RDATA_1
.sym 27308 display_img_addr[6]
.sym 27310 img_proc.col_rg[4]
.sym 27339 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27340 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27344 img_proc.col[3]
.sym 27348 img_proc.col[5]
.sym 27357 img_proc.col[3]
.sym 27364 img_proc.col[5]
.sym 27386 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27389 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 27397 clk50mhz_$glb_clk
.sym 27398 rst$SB_IO_IN_$glb_sr
.sym 27406 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27412 img_proc.colorpxls[10]
.sym 27415 img_proc.col_rg[3]
.sym 27416 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 27419 capture.pclk_rise
.sym 27422 img_proc.col_inframe[5]
.sym 27423 vga_blue_2b_SB_LUT4_O_I3
.sym 27424 img_proc.col_rg[5]
.sym 27440 img_proc.col_rg[6]
.sym 27441 img_proc.col_rg[3]
.sym 27442 img_proc.col_rg[5]
.sym 27446 img_proc.col_inframe[1]
.sym 27450 img_proc.col_inframe[0]
.sym 27453 img_proc.col_rg[4]
.sym 27455 img_proc.col_inframe[2]
.sym 27456 $PACKER_VCC_NET
.sym 27468 $PACKER_VCC_NET
.sym 27472 $nextpnr_ICESTORM_LC_36$O
.sym 27474 img_proc.col_inframe[0]
.sym 27478 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 27480 img_proc.col_inframe[1]
.sym 27484 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 27487 img_proc.col_inframe[2]
.sym 27490 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 27492 $PACKER_VCC_NET
.sym 27493 img_proc.col_rg[3]
.sym 27496 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 27498 $PACKER_VCC_NET
.sym 27499 img_proc.col_rg[4]
.sym 27502 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 27504 img_proc.col_rg[5]
.sym 27505 $PACKER_VCC_NET
.sym 27508 $nextpnr_ICESTORM_LC_37$I3
.sym 27511 img_proc.col_rg[6]
.sym 27518 $nextpnr_ICESTORM_LC_37$I3
.sym 27522 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 27523 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 27524 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 27525 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 27526 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 27527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 27528 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 27529 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 27544 $PACKER_VCC_NET
.sym 27553 proc_fb.ram.2.2.0_RDATA_1
.sym 27554 proc_fb.ram.0.3.0_RDATA_1
.sym 27564 img_proc.col[1]
.sym 27565 img_proc.col[2]
.sym 27570 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27571 img_proc.col_rg[6]
.sym 27573 img_proc.col_rg[3]
.sym 27574 img_proc.col[3]
.sym 27575 img_proc.col[4]
.sym 27577 img_proc.col[6]
.sym 27578 img_proc.col_inframe[2]
.sym 27579 img_proc.col[0]
.sym 27581 img_proc.col_inframe[0]
.sym 27585 img_proc.col_inframe[1]
.sym 27597 img_proc.col[6]
.sym 27602 img_proc.col_rg[3]
.sym 27603 img_proc.col_inframe[1]
.sym 27604 img_proc.col_rg[6]
.sym 27605 img_proc.col_inframe[2]
.sym 27610 img_proc.col[0]
.sym 27614 img_proc.col[6]
.sym 27615 img_proc.col[2]
.sym 27616 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27617 img_proc.col[3]
.sym 27620 img_proc.col_inframe[2]
.sym 27621 img_proc.col_rg[6]
.sym 27622 img_proc.col_inframe[0]
.sym 27623 img_proc.col_rg[3]
.sym 27626 img_proc.col[4]
.sym 27633 img_proc.col[1]
.sym 27641 img_proc.col[2]
.sym 27643 clk50mhz_$glb_clk
.sym 27644 rst$SB_IO_IN_$glb_sr
.sym 27645 img_proc.col[0]
.sym 27648 proc_img_addr[7]
.sym 27661 $PACKER_VCC_NET
.sym 27687 img_proc.col[1]
.sym 27689 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27690 img_proc.col[4]
.sym 27691 img_proc.col[5]
.sym 27692 img_proc.col[6]
.sym 27697 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27702 img_proc.col[0]
.sym 27712 img_proc.col[2]
.sym 27713 img_proc.col[3]
.sym 27718 $nextpnr_ICESTORM_LC_12$O
.sym 27721 img_proc.col[0]
.sym 27724 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 27725 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27727 img_proc.col[1]
.sym 27728 img_proc.col[0]
.sym 27730 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 27731 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27732 img_proc.col[2]
.sym 27734 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 27736 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 27737 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27738 img_proc.col[3]
.sym 27740 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 27742 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 27743 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27745 img_proc.col[4]
.sym 27746 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 27748 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 27749 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27751 img_proc.col[5]
.sym 27752 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 27755 img_proc.col[6]
.sym 27757 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 27758 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 27761 img_proc.col[1]
.sym 27762 img_proc.col[0]
.sym 27763 img_proc.col[5]
.sym 27764 img_proc.col[4]
.sym 27766 clk50mhz_$glb_clk
.sym 27767 rst$SB_IO_IN_$glb_sr
.sym 27792 proc_fb.ram.0.2.0_RDATA_1
.sym 27799 proc_img_pxl[2]
.sym 27800 display_img_addr[6]
.sym 27891 proc_img_addr[6]
.sym 28014 proc_img_addr[7]
.sym 28030 capture_addr[7]
.sym 28038 proc_img_addr[6]
.sym 28045 proc_fb.ram.0.3.0_RDATA_1
.sym 28260 proc_img_addr[6]
.sym 28262 proc_img_addr[7]
.sym 28510 $PACKER_VCC_NET
.sym 28584 led[4]$SB_IO_OUT
.sym 28593 led[4]$SB_IO_OUT
.sym 28608 cam_fb.ram.1.4.0_RDATA
.sym 28612 cam_fb.ram.1.4.0_RDATA_1
.sym 28616 proc_img_addr[6]
.sym 28623 orig_img_addr[5]
.sym 28625 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 28627 proc_img_addr[7]
.sym 28628 cam_fb.ram.0.4.0_RCLKE
.sym 28629 orig_img_addr[0]
.sym 28630 img_proc.colorpxls_rght[8]
.sym 28736 cam_fb.ram.1.4.0_RDATA_2
.sym 28740 cam_fb.ram.1.4.0_RDATA_3
.sym 28745 cam_fb.ram.2.3.0_RDATA
.sym 28747 $PACKER_VCC_NET
.sym 28750 orig_img_addr[9]
.sym 28751 orig_img_addr[1]
.sym 28752 capture_data[6]
.sym 28754 led[2]$SB_IO_OUT
.sym 28757 cam_fb.ram.1.4.0_RDATA
.sym 28762 orig_img_addr[6]
.sym 28768 cam_fb.ram.0.4.0_RCLKE
.sym 28778 orig_img_addr[0]
.sym 28779 cam_fb.ram.1.4.0_RDATA_1
.sym 28782 capture_data[4]
.sym 28793 orig_img_addr[7]
.sym 28794 proc_img_addr[7]
.sym 28797 orig_img_addr[4]
.sym 28799 orig_img_addr[5]
.sym 28800 cam_fb.ram.0.4.0_WCLKE
.sym 28803 led[3]$SB_IO_OUT
.sym 28895 proc_fb.ram.1.3.0_RDATA
.sym 28899 proc_fb.ram.1.3.0_RDATA_1
.sym 28903 orig_img_addr[9]
.sym 28904 orig_img_addr[2]
.sym 28916 cam_fb.ram.1.4.0_RDATA_2
.sym 28917 orig_img_addr[8]
.sym 28918 display_img_addr[3]
.sym 28919 orig_img_addr[1]
.sym 28920 display_img_addr[4]
.sym 28922 proc_fb.ram.1.3.0_RDATA_1
.sym 28923 display_img_addr[0]
.sym 28924 display_img_addr[5]
.sym 28925 proc_img_addr[7]
.sym 28926 orig_img_addr[2]
.sym 28927 display_img_addr[1]
.sym 28928 orig_img_addr[3]
.sym 28940 orig_img_addr[6]
.sym 28941 orig_img_addr[7]
.sym 28959 orig_img_addr[0]
.sym 28970 orig_img_addr[7]
.sym 28976 orig_img_addr[0]
.sym 28986 orig_img_addr[6]
.sym 29014 clk50mhz_$glb_clk
.sym 29015 rst$SB_IO_IN_$glb_sr
.sym 29026 orig_img_addr[3]
.sym 29027 cam_fb.ram.2.1.0_RDATA
.sym 29029 $PACKER_VCC_NET
.sym 29033 proc_img_pxl[7]
.sym 29034 cam_fb.ram.0.1.0_RCLKE
.sym 29040 proc_fb.ram.1.3.0_RDATA
.sym 29042 display_img_addr[8]
.sym 29043 proc_img_addr[6]
.sym 29044 orig_img_addr[6]
.sym 29046 proc_fb.ram.0.1.0_RCLKE
.sym 29049 display_img_addr[8]
.sym 29050 cam_fb.ram.0.4.0_RCLKE
.sym 29051 display_img_addr[9]
.sym 29058 orig_img_addr[0]
.sym 29061 orig_img_addr[4]
.sym 29062 orig_img_addr[5]
.sym 29067 orig_img_addr[2]
.sym 29073 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29076 orig_img_addr[3]
.sym 29079 orig_img_addr[1]
.sym 29081 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29087 orig_img_addr[6]
.sym 29088 orig_img_addr[7]
.sym 29089 $nextpnr_ICESTORM_LC_11$O
.sym 29091 orig_img_addr[0]
.sym 29095 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 29097 orig_img_addr[1]
.sym 29101 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 29102 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29103 orig_img_addr[2]
.sym 29105 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 29107 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 29108 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29110 orig_img_addr[3]
.sym 29111 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 29113 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 29114 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29116 orig_img_addr[4]
.sym 29117 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 29119 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 29120 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29122 orig_img_addr[5]
.sym 29123 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 29125 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 29126 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29127 orig_img_addr[6]
.sym 29129 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 29131 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 29132 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29133 orig_img_addr[7]
.sym 29135 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 29137 clk50mhz_$glb_clk
.sym 29138 rst$SB_IO_IN_$glb_sr
.sym 29141 proc_fb.ram.1.1.0_RDATA
.sym 29145 proc_fb.ram.1.1.0_RDATA_1
.sym 29147 orig_img_addr[4]
.sym 29163 orig_img_addr[12]
.sym 29164 orig_img_addr[2]
.sym 29165 proc_fb.ram.0.3.0_RCLKE
.sym 29166 orig_img_addr[3]
.sym 29167 proc_img_addr[3]
.sym 29168 cam_fb.ram.0.2.0_RCLKE
.sym 29171 cam_fb.ram.1.2.0_RDATA
.sym 29172 display_img_addr[7]
.sym 29173 proc_img_addr[4]
.sym 29174 capture_data[4]
.sym 29175 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 29180 orig_img_addr[8]
.sym 29182 orig_img_addr[2]
.sym 29183 orig_img_addr[3]
.sym 29184 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29186 orig_img_addr[6]
.sym 29190 orig_img_addr[0]
.sym 29191 orig_img_addr[1]
.sym 29192 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29197 orig_img_addr[9]
.sym 29199 orig_img_addr[11]
.sym 29203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 29206 orig_img_addr[10]
.sym 29208 orig_img_addr[12]
.sym 29212 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 29213 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29215 orig_img_addr[8]
.sym 29216 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 29218 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 29219 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29221 orig_img_addr[9]
.sym 29222 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 29224 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 29225 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29226 orig_img_addr[10]
.sym 29228 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 29230 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 29231 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29233 orig_img_addr[11]
.sym 29234 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 29238 orig_img_addr[12]
.sym 29239 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29240 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 29244 orig_img_addr[8]
.sym 29245 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 29246 orig_img_addr[6]
.sym 29252 orig_img_addr[3]
.sym 29255 orig_img_addr[0]
.sym 29256 orig_img_addr[2]
.sym 29257 orig_img_addr[3]
.sym 29258 orig_img_addr[1]
.sym 29260 clk50mhz_$glb_clk
.sym 29261 rst$SB_IO_IN_$glb_sr
.sym 29273 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29274 orig_img_addr[8]
.sym 29275 proc_fb.ram.1.1.0_RDATA_1
.sym 29277 proc_img_pxl[7]
.sym 29278 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 29284 capture_data[6]
.sym 29286 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29288 proc_fb.ram.0.1.0_WCLKE
.sym 29289 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29290 proc_img_addr[8]
.sym 29291 proc_img_addr[7]
.sym 29292 proc_img_addr[2]
.sym 29294 proc_fb.ram.1.4.0_RDATA
.sym 29295 proc_img_addr[3]
.sym 29296 proc_img_addr[8]
.sym 29297 cam_fb.ram.0.4.0_WCLKE
.sym 29303 orig_img_addr[4]
.sym 29305 orig_img_addr[10]
.sym 29306 orig_img_addr[11]
.sym 29307 orig_img_addr[12]
.sym 29308 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 29312 orig_img_addr[9]
.sym 29313 orig_img_addr[5]
.sym 29317 orig_img_addr[7]
.sym 29328 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 29332 cam_fb.ram.0.4.0_RCLKE
.sym 29336 orig_img_addr[10]
.sym 29337 orig_img_addr[11]
.sym 29338 orig_img_addr[12]
.sym 29342 orig_img_addr[7]
.sym 29343 orig_img_addr[4]
.sym 29344 orig_img_addr[5]
.sym 29345 orig_img_addr[9]
.sym 29360 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 29361 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 29362 cam_fb.ram.0.4.0_RCLKE
.sym 29367 orig_img_addr[10]
.sym 29368 orig_img_addr[11]
.sym 29369 orig_img_addr[12]
.sym 29387 proc_fb.ram.1.4.0_RDATA
.sym 29391 proc_fb.ram.1.4.0_RDATA_1
.sym 29393 proc_img_addr[0]
.sym 29394 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 29395 proc_img_addr[6]
.sym 29396 proc_img_addr[0]
.sym 29399 controller.i_sccb.clr_datarg
.sym 29403 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29407 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29408 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 29409 display_img_addr[4]
.sym 29410 display_img_addr[2]
.sym 29412 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29413 proc_img_addr[7]
.sym 29414 proc_fb.ram.1.4.0_RDATA_1
.sym 29415 proc_fb.ram.1.3.0_RDATA_1
.sym 29416 display_img_addr[5]
.sym 29417 display_img_addr[3]
.sym 29418 display_img_addr[1]
.sym 29419 display_img_addr[0]
.sym 29420 proc_fb.ram.1.1.0_RDATA
.sym 29426 cam_fb.ram.1.0.0_RDATA
.sym 29429 cam_fb.ram.1.1.0_RDATA
.sym 29434 cam_fb.ram.0.2.0_RCLKE
.sym 29438 cam_fb.ram.1.3.0_RDATA
.sym 29439 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29441 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29443 cam_fb.ram.1.2.0_RDATA
.sym 29444 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29456 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29459 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29460 cam_fb.ram.1.2.0_RDATA
.sym 29461 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29462 cam_fb.ram.1.1.0_RDATA
.sym 29474 cam_fb.ram.0.2.0_RCLKE
.sym 29501 cam_fb.ram.1.3.0_RDATA
.sym 29502 cam_fb.ram.1.0.0_RDATA
.sym 29503 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29504 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29506 clk50mhz_$glb_clk
.sym 29516 cam_fb.ram.1.0.0_RDATA
.sym 29518 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29519 cam_fb.ram.0.2.0_RDATA
.sym 29526 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29527 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29529 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29530 proc_img_pxl[7]
.sym 29532 proc_fb.ram.1.3.0_RDATA
.sym 29533 display_img_addr[8]
.sym 29534 proc_img_pxl[5]
.sym 29535 display_img_addr[9]
.sym 29536 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29537 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 29538 proc_fb.ram.0.1.0_RCLKE
.sym 29541 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 29542 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29543 proc_img_addr[6]
.sym 29549 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29550 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29551 img_proc.colorpxls[10]
.sym 29552 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29553 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29555 img_proc.colorpxls[7]
.sym 29556 img_proc.colorpxls[11]
.sym 29557 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29558 img_proc.colorpxls[8]
.sym 29559 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29561 img_proc.colorpxls[6]
.sym 29562 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29563 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29564 img_proc.colorpxls[9]
.sym 29571 img_proc.colorpxls[5]
.sym 29577 img_proc.colorpxls[4]
.sym 29581 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[1]
.sym 29583 img_proc.colorpxls[4]
.sym 29584 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29587 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[2]
.sym 29589 img_proc.colorpxls[5]
.sym 29590 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29593 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[3]
.sym 29595 img_proc.colorpxls[6]
.sym 29596 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29599 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[4]
.sym 29601 img_proc.colorpxls[7]
.sym 29602 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29605 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[5]
.sym 29607 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29608 img_proc.colorpxls[8]
.sym 29611 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[6]
.sym 29613 img_proc.colorpxls[9]
.sym 29614 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29617 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[7]
.sym 29619 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29620 img_proc.colorpxls[10]
.sym 29623 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 29625 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29626 img_proc.colorpxls[11]
.sym 29633 proc_fb.ram.1.2.0_RDATA
.sym 29637 proc_fb.ram.1.2.0_RDATA_1
.sym 29643 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29644 img_proc.colorpxls[8]
.sym 29645 img_proc.colorpxls[10]
.sym 29646 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29649 controller.i_sccb.clr_datarg
.sym 29651 img_proc.colorpxls[8]
.sym 29652 img_proc.colorpxls[11]
.sym 29654 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29655 img_proc.colorpxls_rght[1]
.sym 29656 proc_fb.ram.0.3.0_RCLKE
.sym 29658 img_proc.colorpxls_rght[6]
.sym 29659 img_proc.colorpxls_rght[4]
.sym 29660 img_proc.colorpxls_rght[7]
.sym 29661 img_proc.colorpxls_rght[5]
.sym 29662 img_proc.colorpxls_rght[2]
.sym 29664 proc_img_addr[3]
.sym 29665 display_img_addr[7]
.sym 29667 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[8]
.sym 29673 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 29678 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 29681 proc_fb.ram.1.1.0_RDATA_1
.sym 29682 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29683 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29684 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29687 proc_fb.ram.1.3.0_RDATA_1
.sym 29690 proc_fb.ram.1.1.0_RDATA
.sym 29692 proc_fb.ram.1.3.0_RDATA
.sym 29693 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29694 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29695 $PACKER_VCC_NET
.sym 29697 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 29698 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29701 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 29702 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29703 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29704 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[9]
.sym 29707 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 29710 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_I1_CO[10]
.sym 29712 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 29716 $nextpnr_ICESTORM_LC_9$I3
.sym 29718 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29722 $nextpnr_ICESTORM_LC_9$COUT
.sym 29725 $PACKER_VCC_NET
.sym 29726 $nextpnr_ICESTORM_LC_9$I3
.sym 29729 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 29730 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 29731 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29732 $nextpnr_ICESTORM_LC_9$COUT
.sym 29735 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29736 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29737 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29738 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29741 proc_fb.ram.1.3.0_RDATA
.sym 29742 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29743 proc_fb.ram.1.1.0_RDATA
.sym 29744 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29747 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 29748 proc_fb.ram.1.3.0_RDATA_1
.sym 29749 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29750 proc_fb.ram.1.1.0_RDATA_1
.sym 29763 orig_img_addr[5]
.sym 29764 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 29765 cam_fb.ram.0.0.0_RDATA
.sym 29766 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29768 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 29771 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29772 img_proc.colorpxls[8]
.sym 29775 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 29777 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 29778 proc_fb.ram.1.2.0_RDATA
.sym 29779 proc_fb.ram.1.4.0_RDATA
.sym 29780 proc_fb.ram.0.4.0_WCLKE
.sym 29781 cam_fb.ram.0.4.0_WCLKE
.sym 29783 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29784 proc_img_addr[8]
.sym 29785 img_proc.colorpxls_rght[10]
.sym 29786 proc_fb.ram.1.2.0_RDATA_1
.sym 29787 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 29788 proc_img_addr[3]
.sym 29789 img_proc.colorpxls_rght[0]
.sym 29796 img_proc.colorpxls_rght[0]
.sym 29799 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29805 img_proc.colorpxls_rght[3]
.sym 29808 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29811 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29812 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29813 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29815 img_proc.colorpxls_rght[1]
.sym 29818 img_proc.colorpxls_rght[6]
.sym 29819 img_proc.colorpxls_rght[4]
.sym 29820 img_proc.colorpxls_rght[7]
.sym 29821 img_proc.colorpxls_rght[5]
.sym 29822 img_proc.colorpxls_rght[2]
.sym 29823 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29825 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29826 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29827 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 29829 img_proc.colorpxls_rght[0]
.sym 29830 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 29833 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[2]
.sym 29835 img_proc.colorpxls_rght[1]
.sym 29836 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 29839 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[3]
.sym 29841 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 29842 img_proc.colorpxls_rght[2]
.sym 29845 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[4]
.sym 29847 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 29848 img_proc.colorpxls_rght[3]
.sym 29851 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[5]
.sym 29853 img_proc.colorpxls_rght[4]
.sym 29854 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 29857 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[6]
.sym 29859 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 29860 img_proc.colorpxls_rght[5]
.sym 29863 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[7]
.sym 29865 img_proc.colorpxls_rght[6]
.sym 29866 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 29869 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 29871 img_proc.colorpxls_rght[7]
.sym 29872 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 29879 proc_fb.ram.1.0.0_RDATA
.sym 29883 proc_fb.ram.1.0.0_RDATA_1
.sym 29888 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 29891 img_proc.colorpxls_rght[9]
.sym 29899 img_proc.colorpxls_rght[8]
.sym 29901 proc_img_addr[7]
.sym 29902 proc_fb.ram.1.4.0_RDATA_1
.sym 29904 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 29905 proc_img_addr[7]
.sym 29906 display_img_addr[2]
.sym 29908 display_img_addr[3]
.sym 29910 display_img_addr[0]
.sym 29912 display_img_addr[5]
.sym 29913 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[8]
.sym 29918 cam_fb.ram.0.3.0_RDATA
.sym 29919 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 29920 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29921 cam_fb.ram.0.1.0_RDATA
.sym 29925 img_proc.colorpxls_rght[9]
.sym 29929 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29930 cam_fb.ram.2.0.0_RDATA
.sym 29931 cam_fb.ram.2.2.0_RDATA
.sym 29934 cam_fb.ram.2.1.0_RDATA
.sym 29937 img_proc.colorpxls_rght[8]
.sym 29938 cam_fb.ram.0.0.0_RDATA
.sym 29939 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29940 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29942 cam_fb.ram.0.2.0_RDATA
.sym 29945 img_proc.colorpxls_rght[10]
.sym 29946 cam_fb.ram.2.3.0_RDATA
.sym 29948 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29949 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29950 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[9]
.sym 29952 img_proc.colorpxls_rght[8]
.sym 29953 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29956 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[10]
.sym 29958 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 29959 img_proc.colorpxls_rght[9]
.sym 29962 $nextpnr_ICESTORM_LC_27$I3
.sym 29964 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 29965 img_proc.colorpxls_rght[10]
.sym 29972 $nextpnr_ICESTORM_LC_27$I3
.sym 29975 cam_fb.ram.0.3.0_RDATA
.sym 29976 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29977 cam_fb.ram.0.0.0_RDATA
.sym 29978 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29981 cam_fb.ram.0.2.0_RDATA
.sym 29982 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29983 cam_fb.ram.0.1.0_RDATA
.sym 29984 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 29987 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 29988 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 29989 cam_fb.ram.2.1.0_RDATA
.sym 29990 cam_fb.ram.2.3.0_RDATA
.sym 29993 cam_fb.ram.2.0.0_RDATA
.sym 29994 cam_fb.ram.2.2.0_RDATA
.sym 29995 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 29996 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 30008 cam_fb.ram.0.3.0_RDATA
.sym 30010 cam_fb.ram.0.4.0_RCLKE
.sym 30011 proc_img_addr[7]
.sym 30015 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30016 img_proc.colorpxls_rght[3]
.sym 30017 cam_fb.ram.0.1.0_RDATA
.sym 30021 img_proc.colorpxls[11]
.sym 30023 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 30024 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30025 display_img_addr[8]
.sym 30026 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30027 display_img_addr[9]
.sym 30028 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 30030 proc_fb.ram.0.1.0_RCLKE
.sym 30031 proc_img_addr[6]
.sym 30032 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30034 proc_img_pxl[8]
.sym 30041 img_proc.colorpxls[8]
.sym 30043 proc_fb.ram.1.0.0_RDATA
.sym 30044 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30045 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30047 proc_fb.ram.1.0.0_RDATA_1
.sym 30049 proc_fb.ram.1.4.0_RDATA
.sym 30050 proc_fb.ram.1.2.0_RDATA
.sym 30054 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30055 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30057 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30058 proc_fb.ram.1.2.0_RDATA_1
.sym 30059 proc_fb.ram.0.1.0_RCLKE
.sym 30062 proc_fb.ram.1.4.0_RDATA_1
.sym 30063 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30065 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30067 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30068 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30070 img_proc.colorpxls[5]
.sym 30072 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30074 proc_fb.ram.1.2.0_RDATA
.sym 30075 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30076 proc_fb.ram.1.0.0_RDATA
.sym 30077 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30080 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30081 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30082 proc_fb.ram.1.4.0_RDATA_1
.sym 30083 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30086 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30087 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 30088 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 30089 proc_fb.ram.1.4.0_RDATA
.sym 30092 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30093 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30094 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30095 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30100 img_proc.colorpxls[5]
.sym 30105 img_proc.colorpxls[8]
.sym 30110 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30111 proc_fb.ram.1.2.0_RDATA_1
.sym 30112 proc_fb.ram.1.0.0_RDATA_1
.sym 30113 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30119 proc_fb.ram.0.1.0_RCLKE
.sym 30121 clk50mhz_$glb_clk
.sym 30125 proc_fb.ram.2.4.0_RDATA
.sym 30129 proc_fb.ram.2.4.0_RDATA_1
.sym 30131 img_proc.colorpxls_rght[8]
.sym 30132 orig_img_addr[0]
.sym 30133 orig_img_addr[0]
.sym 30137 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30140 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30142 img_proc.colorpxls_rght[9]
.sym 30143 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30144 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30145 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30146 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30149 proc_fb.ram.0.4.0_RCLKE
.sym 30151 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30152 proc_img_addr[3]
.sym 30153 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30155 proc_fb.ram.0.3.0_RCLKE
.sym 30156 proc_img_addr[3]
.sym 30157 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 30158 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30168 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30169 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30170 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30172 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30176 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30179 img_proc.colorpxls_bin567[0]
.sym 30184 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30185 img_proc.colorpxls_bin567[5]
.sym 30186 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30187 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30189 img_proc.colorpxls_bin567[1]
.sym 30190 img_proc.colorpxls_bin567[2]
.sym 30191 img_proc.colorpxls_bin567[3]
.sym 30192 img_proc.colorpxls_bin567[4]
.sym 30194 img_proc.colorpxls_bin567[6]
.sym 30195 img_proc.colorpxls_bin567[7]
.sym 30196 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 30198 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30199 img_proc.colorpxls_bin567[0]
.sym 30202 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 30204 img_proc.colorpxls_bin567[1]
.sym 30205 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30208 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 30210 img_proc.colorpxls_bin567[2]
.sym 30211 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30214 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 30216 img_proc.colorpxls_bin567[3]
.sym 30217 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30220 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 30222 img_proc.colorpxls_bin567[4]
.sym 30223 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30226 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 30228 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30229 img_proc.colorpxls_bin567[5]
.sym 30232 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 30234 img_proc.colorpxls_bin567[6]
.sym 30235 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30238 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 30240 img_proc.colorpxls_bin567[7]
.sym 30241 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30254 cam_fb.ram.2.3.0_RDATA
.sym 30256 vga_blue_2b_SB_LUT4_O_I3
.sym 30257 cam_fb.ram.0.1.0_RDATA
.sym 30259 display_img_addr[6]
.sym 30261 display_img_addr[7]
.sym 30263 img_proc.colorpxls[5]
.sym 30266 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 30267 img_proc.colorpxls[7]
.sym 30268 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30269 proc_fb.ram.2.4.0_RDATA
.sym 30270 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30272 proc_fb.ram.0.4.0_WCLKE
.sym 30273 img_proc.colorpxls_bin012[2]
.sym 30274 proc_img_pxl[11]
.sym 30275 proc_fb.ram.2.1.0_RDATA_1
.sym 30276 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30277 cam_fb.ram.0.4.0_WCLKE
.sym 30278 proc_fb.ram.2.4.0_RDATA_1
.sym 30279 proc_fb.ram.0.3.0_RDATA
.sym 30280 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30281 img_proc.colorpxls[9]
.sym 30282 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 30289 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30290 proc_fb.dina_SB_LUT4_O_3_I2
.sym 30292 img_proc.colorpxls[1]
.sym 30293 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30294 img_proc.colorpxls_bin567[0]
.sym 30295 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 30300 proc_fb.dina_SB_LUT4_O_I2
.sym 30303 img_proc.colorpxls_bin567[8]
.sym 30304 img_proc.colorpxls_bin567[9]
.sym 30305 img_proc.colorpxls_bin567[10]
.sym 30308 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30314 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 30315 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 30319 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 30321 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30322 img_proc.colorpxls_bin567[8]
.sym 30325 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 30327 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30328 img_proc.colorpxls_bin567[9]
.sym 30331 $nextpnr_ICESTORM_LC_28$I3
.sym 30333 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 30334 img_proc.colorpxls_bin567[10]
.sym 30341 $nextpnr_ICESTORM_LC_28$I3
.sym 30347 img_proc.colorpxls[1]
.sym 30350 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 30352 proc_fb.dina_SB_LUT4_O_3_I2
.sym 30356 proc_fb.dina_SB_LUT4_O_I2
.sym 30357 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 30362 img_proc.colorpxls_bin567[0]
.sym 30363 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30366 img_proc.colorpxls_bin567_SB_DFFER_Q_E
.sym 30367 clk50mhz_$glb_clk
.sym 30368 rst$SB_IO_IN_$glb_sr
.sym 30371 proc_fb.ram.2.3.0_RDATA
.sym 30375 proc_fb.ram.2.3.0_RDATA_1
.sym 30377 orig_img_addr[2]
.sym 30378 orig_img_addr[9]
.sym 30379 orig_img_addr[9]
.sym 30380 orig_img_addr[2]
.sym 30385 img_proc.colorpxls[6]
.sym 30391 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30393 proc_img_addr[7]
.sym 30394 proc_fb.ram.0.0.0_RDATA
.sym 30395 display_img_addr[5]
.sym 30396 proc_fb.ram.0.2.0_RDATA
.sym 30398 display_img_addr[2]
.sym 30399 display_img_addr[1]
.sym 30400 proc_img_pxl[8]
.sym 30401 img_proc.colorpxls_bin012[10]
.sym 30403 display_img_addr[3]
.sym 30404 display_img_addr[5]
.sym 30411 img_proc.colorpxls[3]
.sym 30412 img_proc.colorpxls_bin012[10]
.sym 30414 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30415 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30416 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30417 proc_fb.ram.0.0.0_RCLKE
.sym 30418 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 30420 img_proc.colorpxls[11]
.sym 30422 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30423 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30424 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30426 img_proc.colorpxls_bin012[8]
.sym 30427 img_proc.colorpxls_bin012[5]
.sym 30428 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30429 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 30431 proc_fb.ram.0.2.0_RCLKE
.sym 30432 img_proc.colorpxls[6]
.sym 30433 img_proc.colorpxls_bin012[2]
.sym 30435 proc_fb.ram.2.1.0_RDATA_1
.sym 30436 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30438 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 30440 proc_fb.ram.2.3.0_RDATA_1
.sym 30441 img_proc.colorpxls[9]
.sym 30443 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30444 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30445 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30446 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30449 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 30451 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 30455 img_proc.colorpxls_bin012[10]
.sym 30456 img_proc.colorpxls[11]
.sym 30457 img_proc.colorpxls[6]
.sym 30458 img_proc.colorpxls_bin012[5]
.sym 30463 proc_fb.ram.0.2.0_RCLKE
.sym 30467 img_proc.colorpxls_bin012[8]
.sym 30468 img_proc.colorpxls[3]
.sym 30469 img_proc.colorpxls[9]
.sym 30470 img_proc.colorpxls_bin012[2]
.sym 30473 proc_fb.ram.2.3.0_RDATA_1
.sym 30474 proc_fb.ram.2.1.0_RDATA_1
.sym 30475 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30476 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30480 proc_fb.ram.0.0.0_RCLKE
.sym 30485 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30486 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30487 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 30490 clk50mhz_$glb_clk
.sym 30500 cam_fb.ram.2.1.0_RDATA
.sym 30501 orig_img_addr[3]
.sym 30502 orig_img_addr[3]
.sym 30503 cam_fb.ram.0.4.0_RDATA
.sym 30512 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30515 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 30516 proc_fb.ram.2.0.0_RDATA_1
.sym 30517 proc_fb.ram.0.1.0_RDATA
.sym 30518 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30519 display_img_addr[9]
.sym 30520 display_img_addr[8]
.sym 30521 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30522 proc_fb.ram.0.1.0_RCLKE
.sym 30523 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30524 proc_img_addr[6]
.sym 30525 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 30526 proc_img_pxl[8]
.sym 30527 proc_fb.ram.0.2.0_RCLKE
.sym 30534 proc_fb.ram.2.0.0_RDATA_1
.sym 30535 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 30536 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30538 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30539 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30540 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 30541 proc_fb.ram.0.1.0_RDATA
.sym 30543 proc_fb.ram.2.3.0_RDATA
.sym 30544 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30545 proc_fb.ram.2.4.0_RDATA
.sym 30546 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30547 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30548 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30549 proc_fb.ram.0.3.0_RDATA
.sym 30550 proc_fb.ram.2.4.0_RDATA_1
.sym 30551 proc_fb.ram.2.0.0_RDATA
.sym 30552 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 30554 proc_fb.ram.0.0.0_RDATA
.sym 30555 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 30556 proc_fb.ram.0.2.0_RDATA
.sym 30557 proc_fb.ram.2.2.0_RDATA_1
.sym 30558 proc_fb.ram.2.1.0_RDATA
.sym 30559 proc_fb.ram.0.4.0_RDATA
.sym 30562 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30563 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30564 proc_fb.ram.2.2.0_RDATA
.sym 30566 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30567 proc_fb.ram.2.4.0_RDATA
.sym 30568 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 30569 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 30572 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 30573 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30574 proc_fb.ram.0.4.0_RDATA
.sym 30575 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 30578 proc_fb.ram.2.2.0_RDATA
.sym 30579 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30580 proc_fb.ram.2.0.0_RDATA
.sym 30581 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30584 proc_fb.ram.0.2.0_RDATA
.sym 30585 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30586 proc_fb.ram.0.0.0_RDATA
.sym 30587 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30590 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30591 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30592 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30593 proc_fb.ram.2.4.0_RDATA_1
.sym 30596 proc_fb.ram.2.0.0_RDATA_1
.sym 30597 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30598 proc_fb.ram.2.2.0_RDATA_1
.sym 30599 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30602 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30603 proc_fb.ram.0.1.0_RDATA
.sym 30604 proc_fb.ram.0.3.0_RDATA
.sym 30605 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30608 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30609 proc_fb.ram.2.1.0_RDATA
.sym 30610 proc_fb.ram.2.3.0_RDATA
.sym 30611 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30617 proc_fb.ram.2.0.0_RDATA
.sym 30621 proc_fb.ram.2.0.0_RDATA_1
.sym 30627 $PACKER_VCC_NET
.sym 30639 display_img_addr[5]
.sym 30640 proc_img_addr[3]
.sym 30641 display_img_addr[1]
.sym 30642 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 30644 proc_fb.ram.2.1.0_RDATA
.sym 30645 proc_fb.ram.0.4.0_RDATA
.sym 30647 proc_fb.ram.0.4.0_RCLKE
.sym 30648 proc_fb.ram.0.3.0_RCLKE
.sym 30649 display_img_addr[7]
.sym 30650 proc_fb.ram.2.2.0_RDATA
.sym 30656 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30658 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30659 img_proc.colorpxls_bin67[3]
.sym 30660 img_proc.colorpxls_bin67[4]
.sym 30662 img_proc.colorpxls_bin67[6]
.sym 30663 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30669 img_proc.colorpxls_bin67[0]
.sym 30675 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30681 img_proc.colorpxls_bin67[1]
.sym 30682 img_proc.colorpxls_bin67[2]
.sym 30685 img_proc.colorpxls_bin67[5]
.sym 30687 img_proc.colorpxls_bin67[7]
.sym 30688 $nextpnr_ICESTORM_LC_17$O
.sym 30691 img_proc.colorpxls_bin67[0]
.sym 30694 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30696 img_proc.colorpxls_bin67[1]
.sym 30698 img_proc.colorpxls_bin67[0]
.sym 30700 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30701 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30702 img_proc.colorpxls_bin67[2]
.sym 30704 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 30706 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30707 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30709 img_proc.colorpxls_bin67[3]
.sym 30710 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 30712 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30713 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30715 img_proc.colorpxls_bin67[4]
.sym 30716 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 30718 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30719 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30720 img_proc.colorpxls_bin67[5]
.sym 30722 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 30724 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30725 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30727 img_proc.colorpxls_bin67[6]
.sym 30728 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 30730 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30731 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30732 img_proc.colorpxls_bin67[7]
.sym 30734 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 30735 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30736 clk50mhz_$glb_clk
.sym 30737 rst$SB_IO_IN_$glb_sr
.sym 30746 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 30754 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30758 display_img_addr[6]
.sym 30762 proc_fb.ram.2.1.0_RDATA_1
.sym 30764 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 30765 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30766 proc_fb.ram.0.3.0_RDATA
.sym 30767 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30768 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30769 proc_fb.ram.0.4.0_WCLKE
.sym 30770 $PACKER_VCC_NET
.sym 30771 proc_img_pxl[11]
.sym 30772 display_img_addr[7]
.sym 30773 cam_fb.ram.0.4.0_WCLKE
.sym 30774 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30779 img_proc.colorpxls_bin67[8]
.sym 30780 img_proc.colorpxls_bin67[9]
.sym 30781 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30782 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30783 proc_fb.ram.0.4.0_RDATA_1
.sym 30784 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30785 img_proc.colorpxls[1]
.sym 30787 img_proc.colorpxls[8]
.sym 30788 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30789 img_proc.colorpxls_bin67[10]
.sym 30790 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30791 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30792 proc_fb.ram.0.3.0_RDATA_1
.sym 30793 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30794 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30795 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30796 img_proc.colorpxls_bin01[0]
.sym 30797 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 30802 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 30803 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30804 proc_fb.ram.0.2.0_RDATA_1
.sym 30805 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30806 proc_fb.ram.0.1.0_RDATA_1
.sym 30807 proc_fb.ram.0.0.0_RDATA_1
.sym 30810 img_proc.colorpxls_bin01[7]
.sym 30811 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30812 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30814 img_proc.colorpxls_bin67[8]
.sym 30815 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 30817 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30818 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30820 img_proc.colorpxls_bin67[9]
.sym 30821 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 30825 img_proc.colorpxls_bin67[10]
.sym 30826 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 30827 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 30830 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 30831 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 30832 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 30833 proc_fb.ram.0.4.0_RDATA_1
.sym 30836 img_proc.colorpxls[1]
.sym 30837 img_proc.colorpxls[8]
.sym 30838 img_proc.colorpxls_bin01[7]
.sym 30839 img_proc.colorpxls_bin01[0]
.sym 30842 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 30843 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 30844 proc_fb.ram.0.0.0_RDATA_1
.sym 30845 proc_fb.ram.0.3.0_RDATA_1
.sym 30848 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30849 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 30850 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 30854 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 30855 proc_fb.ram.0.2.0_RDATA_1
.sym 30856 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 30857 proc_fb.ram.0.1.0_RDATA_1
.sym 30858 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30859 clk50mhz_$glb_clk
.sym 30860 rst$SB_IO_IN_$glb_sr
.sym 30863 proc_fb.ram.2.1.0_RDATA
.sym 30867 proc_fb.ram.2.1.0_RDATA_1
.sym 30871 proc_img_addr[6]
.sym 30872 proc_img_addr[0]
.sym 30874 $PACKER_VCC_NET
.sym 30877 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 30880 $PACKER_VCC_NET
.sym 30882 img_proc.histogram[7][5]
.sym 30885 display_img_addr[0]
.sym 30887 display_img_addr[5]
.sym 30888 proc_img_pxl[8]
.sym 30889 proc_img_pxl[3]
.sym 30890 proc_fb.ram.0.0.0_RDATA
.sym 30891 display_img_addr[2]
.sym 30892 display_img_addr[5]
.sym 30893 proc_img_addr[7]
.sym 30894 display_img_addr[0]
.sym 30895 display_img_addr[3]
.sym 30896 display_img_addr[1]
.sym 30902 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30903 img_proc.colorpxls_bin01[1]
.sym 30904 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30905 img_proc.colorpxls_bin01[4]
.sym 30906 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30907 img_proc.colorpxls_bin01[5]
.sym 30908 img_proc.colorpxls_bin01[6]
.sym 30909 img_proc.colorpxls_bin01[7]
.sym 30910 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30911 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30912 img_proc.colorpxls_bin01[2]
.sym 30913 img_proc.colorpxls_bin01[3]
.sym 30914 img_proc.colorpxls_bin01[0]
.sym 30917 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30925 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30927 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30934 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 30936 img_proc.colorpxls_bin01[0]
.sym 30937 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 30940 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 30942 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 30943 img_proc.colorpxls_bin01[1]
.sym 30946 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 30948 img_proc.colorpxls_bin01[2]
.sym 30949 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 30952 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 30954 img_proc.colorpxls_bin01[3]
.sym 30955 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 30958 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 30960 img_proc.colorpxls_bin01[4]
.sym 30961 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 30964 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 30966 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 30967 img_proc.colorpxls_bin01[5]
.sym 30970 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 30972 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 30973 img_proc.colorpxls_bin01[6]
.sym 30976 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 30978 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 30979 img_proc.colorpxls_bin01[7]
.sym 30992 cam_fb.ram.0.2.0_RDATA
.sym 31004 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31007 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 31008 proc_fb.ram.0.0.0_RDATA_1
.sym 31009 proc_img_addr[6]
.sym 31011 display_img_addr[9]
.sym 31012 display_img_addr[8]
.sym 31014 proc_fb.ram.0.1.0_RCLKE
.sym 31015 proc_fb.ram.0.2.0_RCLKE
.sym 31016 proc_fb.ram.0.1.0_RDATA
.sym 31017 display_img_addr[8]
.sym 31018 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 31019 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 31020 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 31025 img_proc.colorpxls_bin01[8]
.sym 31027 img_proc.colorpxls_bin01[10]
.sym 31028 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31029 img_proc.colorpxls_bin01[0]
.sym 31034 img_proc.colorpxls_bin01[9]
.sym 31035 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31036 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 31037 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 31038 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 31039 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31053 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31054 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31057 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 31059 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31060 img_proc.colorpxls_bin01[8]
.sym 31063 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 31065 img_proc.colorpxls_bin01[9]
.sym 31066 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31069 $nextpnr_ICESTORM_LC_33$I3
.sym 31071 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 31072 img_proc.colorpxls_bin01[10]
.sym 31079 $nextpnr_ICESTORM_LC_33$I3
.sym 31084 img_proc.colorpxls_bin01[0]
.sym 31085 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31094 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 31096 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31097 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31104 img_proc.colorpxls_bin01_SB_DFFER_Q_E
.sym 31105 clk50mhz_$glb_clk
.sym 31106 rst$SB_IO_IN_$glb_sr
.sym 31109 proc_fb.ram.0.0.0_RDATA
.sym 31113 proc_fb.ram.0.0.0_RDATA_1
.sym 31119 $PACKER_VCC_NET
.sym 31124 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31129 img_proc.colorpxls_bin01[0]
.sym 31130 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31131 display_img_addr[5]
.sym 31132 proc_img_addr[3]
.sym 31133 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 31134 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 31135 proc_fb.ram.0.4.0_RCLKE
.sym 31136 proc_fb.ram.0.4.0_RDATA
.sym 31139 display_img_addr[6]
.sym 31140 proc_fb.ram.0.3.0_RCLKE
.sym 31141 display_img_addr[7]
.sym 31142 proc_img_pxl[2]
.sym 31168 proc_img_addr[7]
.sym 31175 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31179 img_proc.row_num[0]
.sym 31181 img_proc.row_num[0]
.sym 31190 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31217 proc_img_addr[7]
.sym 31238 cam_fb.ram.0.0.0_RDATA
.sym 31248 img_proc.histogram[0][8]
.sym 31250 display_img_addr[6]
.sym 31251 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 31254 $PACKER_VCC_NET
.sym 31255 display_img_addr[2]
.sym 31256 proc_img_pxl[0]
.sym 31257 proc_fb.ram.0.4.0_WCLKE
.sym 31258 proc_fb.ram.0.3.0_RDATA
.sym 31259 proc_img_pxl[11]
.sym 31260 display_img_addr[7]
.sym 31261 img_proc.col_inframe[4]
.sym 31262 $PACKER_VCC_NET
.sym 31263 img_proc.col_inframe[5]
.sym 31265 display_img_addr[0]
.sym 31272 img_proc.row_num[1]
.sym 31273 img_proc.row_num[2]
.sym 31274 proc_fb.dina_SB_LUT4_O_9_I2
.sym 31275 img_proc.row_num[4]
.sym 31276 img_proc.row_num[5]
.sym 31278 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31280 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 31281 img_proc.row_num[2]
.sym 31282 img_proc.row_num[3]
.sym 31283 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 31284 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31285 img_proc.histogram[6][0]
.sym 31286 img_proc.row_num[0]
.sym 31288 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 31289 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 31290 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 31293 img_proc.histogram[1][0]
.sym 31296 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 31298 proc_fb.dina_SB_LUT4_O_11_I2
.sym 31301 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 31304 img_proc.row_num[3]
.sym 31305 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 31306 img_proc.row_num[2]
.sym 31307 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 31310 img_proc.row_num[5]
.sym 31311 img_proc.row_num[0]
.sym 31312 img_proc.row_num[1]
.sym 31313 img_proc.row_num[4]
.sym 31316 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 31317 img_proc.row_num[2]
.sym 31318 img_proc.row_num[3]
.sym 31319 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 31322 proc_fb.dina_SB_LUT4_O_9_I2
.sym 31324 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 31328 img_proc.row_num[4]
.sym 31329 img_proc.row_num[1]
.sym 31330 img_proc.row_num[0]
.sym 31331 img_proc.row_num[5]
.sym 31336 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 31337 proc_fb.dina_SB_LUT4_O_11_I2
.sym 31340 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 31346 img_proc.histogram[6][0]
.sym 31347 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31348 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31349 img_proc.histogram[1][0]
.sym 31350 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 31351 clk50mhz_$glb_clk
.sym 31352 rst$SB_IO_IN_$glb_sr
.sym 31355 proc_fb.ram.0.4.0_RDATA
.sym 31359 proc_fb.ram.0.4.0_RDATA_1
.sym 31365 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 31366 $PACKER_VCC_NET
.sym 31368 proc_fb.dina_SB_LUT4_O_9_I2
.sym 31370 $PACKER_VCC_NET
.sym 31371 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31373 img_proc.histogram[6][0]
.sym 31377 display_img_addr[1]
.sym 31378 proc_img_addr[7]
.sym 31379 display_img_addr[5]
.sym 31380 display_img_addr[3]
.sym 31381 proc_img_pxl[3]
.sym 31383 display_img_addr[2]
.sym 31384 display_img_addr[5]
.sym 31387 display_img_addr[0]
.sym 31388 proc_img_pxl[8]
.sym 31396 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31403 img_proc.col_rg[3]
.sym 31404 img_proc.col_rg[5]
.sym 31405 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 31406 img_proc.colorpxls[10]
.sym 31411 img_proc.col_inframe[4]
.sym 31412 img_proc.col_inframe[5]
.sym 31413 img_proc.col_rg[4]
.sym 31414 $PACKER_VCC_NET
.sym 31426 $nextpnr_ICESTORM_LC_20$O
.sym 31429 img_proc.col_rg[3]
.sym 31432 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 31434 $PACKER_VCC_NET
.sym 31435 img_proc.col_rg[4]
.sym 31436 img_proc.col_rg[3]
.sym 31439 $PACKER_VCC_NET
.sym 31440 img_proc.col_rg[5]
.sym 31442 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 31447 img_proc.col_rg[5]
.sym 31453 img_proc.col_rg[3]
.sym 31458 img_proc.col_rg[3]
.sym 31459 img_proc.col_inframe[4]
.sym 31460 img_proc.col_inframe[5]
.sym 31463 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 31464 img_proc.colorpxls[10]
.sym 31469 img_proc.col_inframe[4]
.sym 31470 img_proc.col_inframe[5]
.sym 31472 img_proc.col_rg[3]
.sym 31473 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 31474 clk50mhz_$glb_clk
.sym 31475 rst$SB_IO_IN_$glb_sr
.sym 31485 cam_fb.ram.0.4.0_RCLKE
.sym 31487 proc_img_addr[7]
.sym 31489 proc_fb.ram.0.4.0_RDATA_1
.sym 31490 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31492 img_proc.col_inframe[4]
.sym 31494 img_proc.col_inframe[5]
.sym 31500 display_img_addr[8]
.sym 31501 img_proc.col_inframe[5]
.sym 31502 proc_img_addr[6]
.sym 31503 display_img_addr[9]
.sym 31504 display_img_addr[8]
.sym 31506 proc_img_pxl[0]
.sym 31507 proc_fb.ram.0.2.0_RCLKE
.sym 31508 proc_fb.ram.0.1.0_RDATA
.sym 31511 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31521 img_proc.col_inframe[3]
.sym 31522 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31523 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31524 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 31526 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 31527 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31528 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31534 $PACKER_VCC_NET
.sym 31549 $nextpnr_ICESTORM_LC_24$O
.sym 31552 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 31555 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 31558 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 31561 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 31563 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 31567 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 31569 img_proc.col_inframe[3]
.sym 31570 $PACKER_VCC_NET
.sym 31573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 31576 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 31579 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 31581 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31585 $nextpnr_ICESTORM_LC_25$I3
.sym 31587 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 31591 $nextpnr_ICESTORM_LC_25$COUT
.sym 31594 $PACKER_VCC_NET
.sym 31595 $nextpnr_ICESTORM_LC_25$I3
.sym 31601 proc_fb.ram.0.1.0_RDATA
.sym 31605 proc_fb.ram.0.1.0_RDATA_1
.sym 31608 orig_img_addr[0]
.sym 31616 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 31619 img_proc.col_rg[3]
.sym 31623 display_img_addr[5]
.sym 31624 proc_img_addr[3]
.sym 31626 display_img_addr[7]
.sym 31627 display_img_addr[6]
.sym 31629 proc_fb.ram.0.2.0_WCLKE
.sym 31630 proc_img_pxl[2]
.sym 31632 proc_fb.ram.0.3.0_RCLKE
.sym 31635 $nextpnr_ICESTORM_LC_25$COUT
.sym 31643 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 31644 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31645 img_proc.col_rg[4]
.sym 31647 img_proc.col_inframe[2]
.sym 31648 img_proc.col_rg[6]
.sym 31649 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 31650 img_proc.col_inframe[0]
.sym 31653 img_proc.col_rg[5]
.sym 31654 img_proc.col_inframe[1]
.sym 31655 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31664 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31671 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 31673 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 31674 img_proc.col_rg[4]
.sym 31675 img_proc.col_rg[5]
.sym 31676 $nextpnr_ICESTORM_LC_25$COUT
.sym 31681 img_proc.col_inframe[0]
.sym 31686 img_proc.col_inframe[2]
.sym 31691 img_proc.col_inframe[1]
.sym 31692 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31693 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 31694 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31697 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 31698 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 31699 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 31700 img_proc.col_inframe[0]
.sym 31703 img_proc.col_inframe[1]
.sym 31712 img_proc.col_rg[4]
.sym 31715 img_proc.col_rg[6]
.sym 31730 cam_fb.ram.0.1.0_RDATA
.sym 31739 display_img_addr[6]
.sym 31745 proc_img_pxl[2]
.sym 31746 $PACKER_VCC_NET
.sym 31747 display_img_addr[9]
.sym 31748 proc_img_pxl[0]
.sym 31750 proc_fb.ram.0.3.0_RDATA
.sym 31751 proc_img_pxl[11]
.sym 31752 display_img_addr[9]
.sym 31755 display_img_addr[2]
.sym 31757 display_img_addr[0]
.sym 31779 img_proc.col[0]
.sym 31790 proc_img_addr[7]
.sym 31798 img_proc.col[0]
.sym 31815 proc_img_addr[7]
.sym 31843 clk50mhz_$glb_clk
.sym 31844 rst$SB_IO_IN_$glb_sr
.sym 31847 proc_fb.ram.2.2.0_RDATA
.sym 31851 proc_fb.ram.2.2.0_RDATA_1
.sym 31853 orig_img_addr[2]
.sym 31854 orig_img_addr[9]
.sym 31858 $PACKER_VCC_NET
.sym 31864 capture.vsync_3up
.sym 31869 display_img_addr[1]
.sym 31871 display_img_addr[2]
.sym 31872 display_img_addr[3]
.sym 31876 display_img_addr[5]
.sym 31880 proc_img_pxl[8]
.sym 31976 cam_fb.ram.0.4.0_RDATA
.sym 31977 orig_img_addr[3]
.sym 31981 proc_fb.ram.2.2.0_RDATA_1
.sym 31992 display_img_addr[8]
.sym 31996 display_img_addr[9]
.sym 31998 proc_img_pxl[0]
.sym 31999 proc_fb.ram.0.2.0_RCLKE
.sym 32038 proc_img_addr[6]
.sym 32042 proc_img_addr[6]
.sym 32093 proc_fb.ram.0.2.0_RDATA
.sym 32097 proc_fb.ram.0.2.0_RDATA_1
.sym 32117 proc_img_addr[3]
.sym 32118 proc_img_pxl[2]
.sym 32119 display_img_addr[7]
.sym 32121 proc_fb.ram.0.2.0_WCLKE
.sym 32123 display_img_addr[5]
.sym 32125 proc_fb.ram.0.3.0_RCLKE
.sym 32160 proc_img_addr[7]
.sym 32166 proc_img_addr[7]
.sym 32226 proc_img_pxl[2]
.sym 32227 proc_fb.ram.0.2.0_RDATA_1
.sym 32231 display_img_addr[6]
.sym 32238 $PACKER_VCC_NET
.sym 32240 display_img_addr[9]
.sym 32245 proc_img_pxl[0]
.sym 32246 proc_fb.ram.0.3.0_RDATA
.sym 32248 display_img_addr[2]
.sym 32249 display_img_addr[0]
.sym 32339 proc_fb.ram.0.3.0_RDATA
.sym 32343 proc_fb.ram.0.3.0_RDATA_1
.sym 32345 proc_img_addr[0]
.sym 32346 proc_img_addr[6]
.sym 32350 $PACKER_VCC_NET
.sym 32365 display_img_addr[3]
.sym 32379 proc_img_addr[6]
.sym 32402 proc_img_addr[7]
.sym 32412 proc_img_addr[6]
.sym 32424 proc_img_addr[7]
.sym 32473 proc_fb.ram.0.3.0_RDATA_1
.sym 32658 led[3]$SB_IO_OUT
.sym 32682 led[3]$SB_IO_OUT
.sym 32688 controller.i_regs.cnt300ms[7]
.sym 32689 controller.i_regs.cnt300ms[1]
.sym 32724 capture_data[6]
.sym 32725 cam_fb.ram.0.4.0_RCLKE
.sym 32727 $PACKER_VCC_NET
.sym 32728 capture_data[7]
.sym 32729 orig_img_addr[1]
.sym 32731 orig_img_addr[2]
.sym 32734 orig_img_addr[3]
.sym 32735 orig_img_addr[6]
.sym 32737 orig_img_addr[8]
.sym 32738 orig_img_addr[9]
.sym 32739 orig_img_addr[7]
.sym 32742 orig_img_addr[0]
.sym 32745 orig_img_addr[5]
.sym 32751 orig_img_addr[4]
.sym 32759 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 32760 controller.i_regs.cnt300ms[14]
.sym 32761 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32762 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32763 controller.i_regs.cnt300ms[15]
.sym 32764 controller.i_regs.cnt300ms[13]
.sym 32765 controller.i_regs.cnt300ms[8]
.sym 32766 controller.i_regs.cnt300ms[11]
.sym 32775 orig_img_addr[0]
.sym 32776 orig_img_addr[1]
.sym 32778 orig_img_addr[2]
.sym 32779 orig_img_addr[3]
.sym 32780 orig_img_addr[4]
.sym 32781 orig_img_addr[5]
.sym 32782 orig_img_addr[6]
.sym 32783 orig_img_addr[7]
.sym 32784 orig_img_addr[8]
.sym 32785 orig_img_addr[9]
.sym 32786 clk50mhz_$glb_clk
.sym 32787 cam_fb.ram.0.4.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32792 capture_data[7]
.sym 32796 capture_data[6]
.sym 32802 controller.i_regs.cnt300ms[1]
.sym 32803 orig_img_addr[3]
.sym 32806 orig_img_addr[3]
.sym 32809 orig_img_addr[8]
.sym 32811 orig_img_addr[2]
.sym 32830 capture_addr[8]
.sym 32835 capture_data[7]
.sym 32837 capture_addr[1]
.sym 32838 capture_addr[6]
.sym 32841 capture_addr[9]
.sym 32842 capture_addr[4]
.sym 32844 proc_img_pxl[6]
.sym 32846 capture_data[5]
.sym 32851 orig_img_addr[4]
.sym 32854 proc_img_addr[4]
.sym 32868 capture_data[4]
.sym 32871 capture_addr[5]
.sym 32874 capture_addr[3]
.sym 32875 capture_data[5]
.sym 32882 capture_addr[2]
.sym 32883 cam_fb.ram.0.4.0_WCLKE
.sym 32884 capture_addr[0]
.sym 32886 capture_addr[8]
.sym 32890 capture_addr[7]
.sym 32891 capture_addr[6]
.sym 32892 capture_addr[1]
.sym 32894 $PACKER_VCC_NET
.sym 32895 capture_addr[4]
.sym 32896 capture_addr[9]
.sym 32897 controller.i_regs.cnt300ms[18]
.sym 32899 controller.i_regs.cnt300ms[21]
.sym 32900 proc_img_addr[4]
.sym 32901 controller.i_regs.cnt300ms[22]
.sym 32902 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32903 controller.i_regs.cnt300ms[19]
.sym 32904 controller.i_regs.cnt300ms[17]
.sym 32913 capture_addr[0]
.sym 32914 capture_addr[1]
.sym 32916 capture_addr[2]
.sym 32917 capture_addr[3]
.sym 32918 capture_addr[4]
.sym 32919 capture_addr[5]
.sym 32920 capture_addr[6]
.sym 32921 capture_addr[7]
.sym 32922 capture_addr[8]
.sym 32923 capture_addr[9]
.sym 32924 clk50mhz_$glb_clk
.sym 32925 cam_fb.ram.0.4.0_WCLKE
.sym 32927 capture_data[4]
.sym 32931 capture_data[5]
.sym 32934 $PACKER_VCC_NET
.sym 32936 capture_addr[3]
.sym 32937 capture_addr[3]
.sym 32942 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32951 proc_img_addr[2]
.sym 32953 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 32954 proc_img_pxl[5]
.sym 32956 capture_addr[7]
.sym 32958 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 32962 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 32968 display_img_addr[6]
.sym 32969 display_img_addr[7]
.sym 32971 $PACKER_VCC_NET
.sym 32975 display_img_addr[2]
.sym 32976 display_img_addr[9]
.sym 32978 proc_fb.ram.0.3.0_RCLKE
.sym 32981 proc_img_pxl[7]
.sym 32983 display_img_addr[3]
.sym 32988 proc_img_pxl[6]
.sym 32989 display_img_addr[5]
.sym 32990 display_img_addr[0]
.sym 32993 display_img_addr[4]
.sym 32994 display_img_addr[1]
.sym 32997 display_img_addr[8]
.sym 32999 proc_img_addr[8]
.sym 33000 proc_img_addr[1]
.sym 33004 proc_img_addr[9]
.sym 33005 proc_img_addr[2]
.sym 33015 display_img_addr[0]
.sym 33016 display_img_addr[1]
.sym 33018 display_img_addr[2]
.sym 33019 display_img_addr[3]
.sym 33020 display_img_addr[4]
.sym 33021 display_img_addr[5]
.sym 33022 display_img_addr[6]
.sym 33023 display_img_addr[7]
.sym 33024 display_img_addr[8]
.sym 33025 display_img_addr[9]
.sym 33026 clk50mhz_$glb_clk
.sym 33027 proc_fb.ram.0.3.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33032 proc_img_pxl[7]
.sym 33036 proc_img_pxl[6]
.sym 33042 display_img_addr[6]
.sym 33043 display_img_addr[7]
.sym 33044 proc_img_addr[4]
.sym 33046 proc_fb.ram.0.3.0_RCLKE
.sym 33047 cam_fb.ram.1.4.0_RDATA_1
.sym 33052 cam_fb.ram.1.2.0_RDATA
.sym 33055 proc_img_addr[4]
.sym 33056 proc_img_addr[9]
.sym 33057 display_img_addr[6]
.sym 33059 proc_img_addr[5]
.sym 33060 proc_img_pxl[4]
.sym 33062 proc_img_addr[8]
.sym 33063 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 33064 proc_img_addr[1]
.sym 33072 proc_img_addr[4]
.sym 33083 proc_img_pxl[4]
.sym 33084 proc_img_addr[5]
.sym 33085 proc_img_addr[7]
.sym 33088 proc_img_addr[6]
.sym 33089 $PACKER_VCC_NET
.sym 33090 proc_img_addr[0]
.sym 33091 proc_img_addr[3]
.sym 33092 proc_img_pxl[5]
.sym 33093 proc_img_addr[8]
.sym 33094 proc_img_addr[1]
.sym 33096 proc_fb.ram.0.3.0_WCLKE
.sym 33098 proc_img_addr[9]
.sym 33099 proc_img_addr[2]
.sym 33101 controller.i_regs.pr_ctrl_st[4]
.sym 33102 controller.i_regs.pr_ctrl_st[1]
.sym 33103 controller.i_regs.pr_ctrl_st[3]
.sym 33104 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 33105 controller.i_regs.pr_ctrl_st[2]
.sym 33106 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 33107 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 33108 controller.i_regs.pr_ctrl_st[0]
.sym 33117 proc_img_addr[0]
.sym 33118 proc_img_addr[1]
.sym 33120 proc_img_addr[2]
.sym 33121 proc_img_addr[3]
.sym 33122 proc_img_addr[4]
.sym 33123 proc_img_addr[5]
.sym 33124 proc_img_addr[6]
.sym 33125 proc_img_addr[7]
.sym 33126 proc_img_addr[8]
.sym 33127 proc_img_addr[9]
.sym 33128 clk50mhz_$glb_clk
.sym 33129 proc_fb.ram.0.3.0_WCLKE
.sym 33131 proc_img_pxl[4]
.sym 33135 proc_img_pxl[5]
.sym 33138 $PACKER_VCC_NET
.sym 33140 proc_img_addr[9]
.sym 33141 proc_img_addr[9]
.sym 33144 proc_img_addr[2]
.sym 33150 proc_img_addr[8]
.sym 33155 proc_img_addr[0]
.sym 33159 capture_data[7]
.sym 33163 proc_img_addr[2]
.sym 33164 proc_img_addr[7]
.sym 33166 proc_fb.ram.0.4.0_RCLKE
.sym 33171 display_img_addr[3]
.sym 33173 proc_fb.ram.0.1.0_RCLKE
.sym 33176 display_img_addr[8]
.sym 33177 display_img_addr[5]
.sym 33178 display_img_addr[0]
.sym 33179 display_img_addr[2]
.sym 33181 display_img_addr[4]
.sym 33182 display_img_addr[1]
.sym 33185 proc_img_pxl[7]
.sym 33186 display_img_addr[9]
.sym 33187 display_img_addr[7]
.sym 33191 $PACKER_VCC_NET
.sym 33195 display_img_addr[6]
.sym 33199 proc_img_pxl[6]
.sym 33206 proc_img_pxl[4]
.sym 33207 proc_img_pxl[6]
.sym 33209 proc_img_addr[0]
.sym 33210 proc_img_pxl[5]
.sym 33219 display_img_addr[0]
.sym 33220 display_img_addr[1]
.sym 33222 display_img_addr[2]
.sym 33223 display_img_addr[3]
.sym 33224 display_img_addr[4]
.sym 33225 display_img_addr[5]
.sym 33226 display_img_addr[6]
.sym 33227 display_img_addr[7]
.sym 33228 display_img_addr[8]
.sym 33229 display_img_addr[9]
.sym 33230 clk50mhz_$glb_clk
.sym 33231 proc_fb.ram.0.1.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33236 proc_img_pxl[7]
.sym 33240 proc_img_pxl[6]
.sym 33245 display_img_addr[2]
.sym 33247 orig_img_addr[1]
.sym 33248 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 33251 proc_fb.ram.1.1.0_RDATA
.sym 33253 display_img_addr[5]
.sym 33254 led[0]$SB_IO_OUT
.sym 33256 led[1]$SB_IO_OUT
.sym 33257 $PACKER_VCC_NET
.sym 33258 proc_img_pxl[6]
.sym 33260 proc_img_addr[4]
.sym 33262 $PACKER_VCC_NET
.sym 33264 capture_data[5]
.sym 33266 proc_img_addr[1]
.sym 33268 proc_img_addr[9]
.sym 33277 $PACKER_VCC_NET
.sym 33283 proc_img_addr[6]
.sym 33287 proc_img_addr[4]
.sym 33288 proc_img_addr[5]
.sym 33291 proc_img_addr[1]
.sym 33292 proc_img_pxl[4]
.sym 33294 proc_img_addr[8]
.sym 33295 proc_img_addr[3]
.sym 33296 proc_img_pxl[5]
.sym 33300 proc_fb.ram.0.1.0_WCLKE
.sym 33301 proc_img_addr[2]
.sym 33302 proc_img_addr[7]
.sym 33303 proc_img_addr[0]
.sym 33304 proc_img_addr[9]
.sym 33321 proc_img_addr[0]
.sym 33322 proc_img_addr[1]
.sym 33324 proc_img_addr[2]
.sym 33325 proc_img_addr[3]
.sym 33326 proc_img_addr[4]
.sym 33327 proc_img_addr[5]
.sym 33328 proc_img_addr[6]
.sym 33329 proc_img_addr[7]
.sym 33330 proc_img_addr[8]
.sym 33331 proc_img_addr[9]
.sym 33332 clk50mhz_$glb_clk
.sym 33333 proc_fb.ram.0.1.0_WCLKE
.sym 33335 proc_img_pxl[4]
.sym 33339 proc_img_pxl[5]
.sym 33342 $PACKER_VCC_NET
.sym 33348 proc_fb.dina_SB_LUT4_O_5_I2
.sym 33352 proc_img_pxl[5]
.sym 33359 proc_img_addr[2]
.sym 33363 proc_img_pxl[6]
.sym 33364 proc_img_addr[2]
.sym 33365 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33367 proc_img_addr[0]
.sym 33369 proc_img_pxl[5]
.sym 33377 display_img_addr[7]
.sym 33380 proc_img_pxl[7]
.sym 33383 display_img_addr[6]
.sym 33387 proc_img_pxl[6]
.sym 33391 display_img_addr[1]
.sym 33392 display_img_addr[4]
.sym 33393 proc_fb.ram.0.4.0_RCLKE
.sym 33394 display_img_addr[0]
.sym 33395 $PACKER_VCC_NET
.sym 33396 display_img_addr[8]
.sym 33397 display_img_addr[5]
.sym 33399 display_img_addr[2]
.sym 33400 display_img_addr[3]
.sym 33406 display_img_addr[9]
.sym 33407 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33408 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33409 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33410 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33412 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33413 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33414 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33423 display_img_addr[0]
.sym 33424 display_img_addr[1]
.sym 33426 display_img_addr[2]
.sym 33427 display_img_addr[3]
.sym 33428 display_img_addr[4]
.sym 33429 display_img_addr[5]
.sym 33430 display_img_addr[6]
.sym 33431 display_img_addr[7]
.sym 33432 display_img_addr[8]
.sym 33433 display_img_addr[9]
.sym 33434 clk50mhz_$glb_clk
.sym 33435 proc_fb.ram.0.4.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33440 proc_img_pxl[7]
.sym 33444 proc_img_pxl[6]
.sym 33448 proc_fb.ram.0.2.0_RDATA
.sym 33451 display_img_addr[7]
.sym 33453 orig_img_addr[3]
.sym 33455 cam_fb.ram.0.2.0_RCLKE
.sym 33457 orig_img_addr[2]
.sym 33459 display_img_addr[6]
.sym 33462 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 33464 proc_img_pxl[6]
.sym 33465 display_img_addr[6]
.sym 33466 proc_img_addr[8]
.sym 33467 proc_img_addr[5]
.sym 33468 proc_img_pxl[4]
.sym 33470 proc_img_addr[8]
.sym 33471 proc_img_addr[4]
.sym 33472 proc_img_addr[9]
.sym 33477 proc_img_addr[3]
.sym 33480 proc_img_addr[8]
.sym 33481 proc_img_addr[7]
.sym 33484 proc_img_addr[2]
.sym 33487 proc_img_addr[4]
.sym 33488 proc_fb.ram.0.4.0_WCLKE
.sym 33491 proc_img_pxl[4]
.sym 33493 proc_img_addr[1]
.sym 33495 proc_img_addr[9]
.sym 33497 $PACKER_VCC_NET
.sym 33502 proc_img_addr[5]
.sym 33503 proc_img_addr[6]
.sym 33505 proc_img_addr[0]
.sym 33507 proc_img_pxl[5]
.sym 33510 proc_img_addr[5]
.sym 33512 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 33513 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 33514 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33515 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 33516 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 33525 proc_img_addr[0]
.sym 33526 proc_img_addr[1]
.sym 33528 proc_img_addr[2]
.sym 33529 proc_img_addr[3]
.sym 33530 proc_img_addr[4]
.sym 33531 proc_img_addr[5]
.sym 33532 proc_img_addr[6]
.sym 33533 proc_img_addr[7]
.sym 33534 proc_img_addr[8]
.sym 33535 proc_img_addr[9]
.sym 33536 clk50mhz_$glb_clk
.sym 33537 proc_fb.ram.0.4.0_WCLKE
.sym 33539 proc_img_pxl[4]
.sym 33543 proc_img_pxl[5]
.sym 33546 $PACKER_VCC_NET
.sym 33549 proc_fb.ram.0.2.0_WCLKE
.sym 33555 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33556 proc_fb.ram.0.4.0_WCLKE
.sym 33559 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 33563 proc_img_addr[0]
.sym 33564 proc_img_addr[2]
.sym 33565 img_proc.colorpxls[7]
.sym 33566 img_proc.colorpxls_rght[5]
.sym 33567 img_proc.colorpxls_rght[4]
.sym 33568 img_proc.colorpxls_rght[6]
.sym 33569 img_proc.colorpxls[6]
.sym 33571 proc_img_addr[2]
.sym 33572 proc_img_addr[7]
.sym 33573 img_proc.colorpxls_rght[7]
.sym 33574 proc_fb.ram.0.2.0_RCLKE
.sym 33580 display_img_addr[4]
.sym 33581 display_img_addr[1]
.sym 33582 display_img_addr[0]
.sym 33584 display_img_addr[8]
.sym 33587 display_img_addr[2]
.sym 33588 display_img_addr[3]
.sym 33590 display_img_addr[5]
.sym 33594 display_img_addr[9]
.sym 33597 proc_fb.ram.0.2.0_RCLKE
.sym 33599 $PACKER_VCC_NET
.sym 33602 proc_img_pxl[6]
.sym 33603 display_img_addr[6]
.sym 33605 proc_img_pxl[7]
.sym 33606 display_img_addr[7]
.sym 33611 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 33612 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 33613 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2
.sym 33614 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33615 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 33616 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 33617 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 33618 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 33627 display_img_addr[0]
.sym 33628 display_img_addr[1]
.sym 33630 display_img_addr[2]
.sym 33631 display_img_addr[3]
.sym 33632 display_img_addr[4]
.sym 33633 display_img_addr[5]
.sym 33634 display_img_addr[6]
.sym 33635 display_img_addr[7]
.sym 33636 display_img_addr[8]
.sym 33637 display_img_addr[9]
.sym 33638 clk50mhz_$glb_clk
.sym 33639 proc_fb.ram.0.2.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33644 proc_img_pxl[7]
.sym 33648 proc_img_pxl[6]
.sym 33655 display_img_addr[1]
.sym 33658 display_img_addr[5]
.sym 33664 display_img_addr[4]
.sym 33665 $PACKER_VCC_NET
.sym 33666 img_proc.colorpxls_rght[0]
.sym 33667 proc_fb.ram.0.2.0_WCLKE
.sym 33668 proc_fb.ram.0.3.0_WCLKE
.sym 33669 img_proc.colorpxls_rght[0]
.sym 33670 proc_fb.ram.0.1.0_WCLKE
.sym 33674 proc_img_addr[1]
.sym 33675 img_proc.colorpxls[11]
.sym 33676 proc_fb.ram.0.0.0_WCLKE
.sym 33684 proc_img_pxl[5]
.sym 33690 proc_img_addr[5]
.sym 33691 proc_img_addr[6]
.sym 33692 proc_fb.ram.0.2.0_WCLKE
.sym 33693 proc_img_addr[8]
.sym 33694 proc_img_addr[3]
.sym 33695 proc_img_pxl[4]
.sym 33697 proc_img_addr[1]
.sym 33699 proc_img_addr[9]
.sym 33700 proc_img_addr[4]
.sym 33701 $PACKER_VCC_NET
.sym 33702 proc_img_addr[2]
.sym 33709 proc_img_addr[0]
.sym 33710 proc_img_addr[7]
.sym 33713 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33714 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33715 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 33716 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 33717 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 33719 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33720 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33729 proc_img_addr[0]
.sym 33730 proc_img_addr[1]
.sym 33732 proc_img_addr[2]
.sym 33733 proc_img_addr[3]
.sym 33734 proc_img_addr[4]
.sym 33735 proc_img_addr[5]
.sym 33736 proc_img_addr[6]
.sym 33737 proc_img_addr[7]
.sym 33738 proc_img_addr[8]
.sym 33739 proc_img_addr[9]
.sym 33740 clk50mhz_$glb_clk
.sym 33741 proc_fb.ram.0.2.0_WCLKE
.sym 33743 proc_img_pxl[4]
.sym 33747 proc_img_pxl[5]
.sym 33750 $PACKER_VCC_NET
.sym 33761 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 33763 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 33765 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 33767 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 33768 proc_img_addr[2]
.sym 33769 proc_img_addr[4]
.sym 33771 proc_img_pxl[6]
.sym 33772 proc_img_addr[2]
.sym 33773 proc_img_pxl[5]
.sym 33775 proc_img_addr[0]
.sym 33776 proc_img_addr[5]
.sym 33785 display_img_addr[7]
.sym 33788 proc_img_pxl[6]
.sym 33789 display_img_addr[1]
.sym 33795 display_img_addr[6]
.sym 33801 display_img_addr[5]
.sym 33802 display_img_addr[4]
.sym 33803 $PACKER_VCC_NET
.sym 33804 display_img_addr[8]
.sym 33805 display_img_addr[3]
.sym 33807 display_img_addr[0]
.sym 33809 proc_img_pxl[7]
.sym 33810 proc_fb.ram.0.0.0_RCLKE
.sym 33811 display_img_addr[2]
.sym 33814 display_img_addr[9]
.sym 33831 display_img_addr[0]
.sym 33832 display_img_addr[1]
.sym 33834 display_img_addr[2]
.sym 33835 display_img_addr[3]
.sym 33836 display_img_addr[4]
.sym 33837 display_img_addr[5]
.sym 33838 display_img_addr[6]
.sym 33839 display_img_addr[7]
.sym 33840 display_img_addr[8]
.sym 33841 display_img_addr[9]
.sym 33842 clk50mhz_$glb_clk
.sym 33843 proc_fb.ram.0.0.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33848 proc_img_pxl[7]
.sym 33852 proc_img_pxl[6]
.sym 33857 img_proc.colorpxls_rght[10]
.sym 33858 img_proc.colorpxls_rght[2]
.sym 33860 img_proc.colorpxls_rght[7]
.sym 33861 display_img_addr[7]
.sym 33862 img_proc.colorpxls_rght[3]
.sym 33863 display_img_addr[6]
.sym 33864 img_proc.colorpxls_rght[4]
.sym 33865 display_img_addr[1]
.sym 33866 img_proc.colorpxls_rght[5]
.sym 33867 img_proc.colorpxls_rght[1]
.sym 33868 img_proc.colorpxls_rght[6]
.sym 33869 proc_img_addr[1]
.sym 33871 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 33872 proc_img_addr[4]
.sym 33873 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 33874 proc_fb.dina_SB_LUT4_O_8_I2
.sym 33875 proc_img_addr[5]
.sym 33876 img_proc.colorpxls_left[6]
.sym 33877 proc_img_pxl[4]
.sym 33878 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 33879 proc_img_addr[8]
.sym 33880 proc_img_addr[9]
.sym 33885 proc_img_addr[7]
.sym 33889 $PACKER_VCC_NET
.sym 33892 proc_img_addr[8]
.sym 33894 proc_img_addr[1]
.sym 33895 proc_img_addr[4]
.sym 33896 proc_img_addr[3]
.sym 33902 proc_img_pxl[4]
.sym 33903 proc_fb.ram.0.0.0_WCLKE
.sym 33906 proc_img_addr[2]
.sym 33910 proc_img_addr[9]
.sym 33911 proc_img_pxl[5]
.sym 33913 proc_img_addr[0]
.sym 33914 proc_img_addr[5]
.sym 33915 proc_img_addr[6]
.sym 33920 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33921 proc_img_pxl[10]
.sym 33922 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 33923 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33924 proc_img_pxl[9]
.sym 33933 proc_img_addr[0]
.sym 33934 proc_img_addr[1]
.sym 33936 proc_img_addr[2]
.sym 33937 proc_img_addr[3]
.sym 33938 proc_img_addr[4]
.sym 33939 proc_img_addr[5]
.sym 33940 proc_img_addr[6]
.sym 33941 proc_img_addr[7]
.sym 33942 proc_img_addr[8]
.sym 33943 proc_img_addr[9]
.sym 33944 clk50mhz_$glb_clk
.sym 33945 proc_fb.ram.0.0.0_WCLKE
.sym 33947 proc_img_pxl[4]
.sym 33951 proc_img_pxl[5]
.sym 33954 $PACKER_VCC_NET
.sym 33960 img_proc.colorpxls_rght[10]
.sym 33966 img_proc.colorpxls_rght[0]
.sym 33967 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 33968 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 33971 img_proc.colorpxls[6]
.sym 33972 proc_img_pxl[10]
.sym 33973 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 33974 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 33975 proc_img_addr[2]
.sym 33976 img_proc.colorpxls[1]
.sym 33977 proc_fb.ram.0.1.0_WCLKE
.sym 33978 proc_img_pxl[9]
.sym 33979 proc_img_addr[0]
.sym 33980 img_proc.colorpxls[7]
.sym 33982 proc_fb.ram.0.0.0_WCLKE
.sym 33989 display_img_addr[5]
.sym 33992 display_img_addr[8]
.sym 33993 display_img_addr[7]
.sym 33994 display_img_addr[2]
.sym 33995 display_img_addr[0]
.sym 33996 display_img_addr[3]
.sym 33999 display_img_addr[6]
.sym 34000 display_img_addr[1]
.sym 34002 display_img_addr[9]
.sym 34007 $PACKER_VCC_NET
.sym 34008 display_img_addr[4]
.sym 34014 proc_fb.ram.0.4.0_RCLKE
.sym 34015 proc_img_pxl[10]
.sym 34017 proc_img_pxl[11]
.sym 34035 display_img_addr[0]
.sym 34036 display_img_addr[1]
.sym 34038 display_img_addr[2]
.sym 34039 display_img_addr[3]
.sym 34040 display_img_addr[4]
.sym 34041 display_img_addr[5]
.sym 34042 display_img_addr[6]
.sym 34043 display_img_addr[7]
.sym 34044 display_img_addr[8]
.sym 34045 display_img_addr[9]
.sym 34046 clk50mhz_$glb_clk
.sym 34047 proc_fb.ram.0.4.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34052 proc_img_pxl[11]
.sym 34056 proc_img_pxl[10]
.sym 34063 display_img_addr[5]
.sym 34068 display_img_addr[1]
.sym 34070 display_img_addr[2]
.sym 34071 proc_fb.dina_SB_LUT4_O_2_I1
.sym 34072 display_img_addr[3]
.sym 34073 $PACKER_VCC_NET
.sym 34074 proc_img_addr[8]
.sym 34075 proc_fb.ram.0.2.0_WCLKE
.sym 34076 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34077 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34079 proc_fb.ram.0.1.0_WCLKE
.sym 34082 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34083 proc_img_pxl[9]
.sym 34084 proc_fb.ram.0.3.0_WCLKE
.sym 34094 proc_img_pxl[8]
.sym 34096 proc_img_pxl[9]
.sym 34098 proc_img_addr[1]
.sym 34099 proc_img_addr[4]
.sym 34102 proc_img_addr[3]
.sym 34103 proc_img_addr[6]
.sym 34104 proc_img_addr[5]
.sym 34107 proc_img_addr[9]
.sym 34108 proc_img_addr[8]
.sym 34109 proc_img_addr[7]
.sym 34113 proc_img_addr[2]
.sym 34116 proc_fb.ram.0.4.0_WCLKE
.sym 34117 proc_img_addr[0]
.sym 34118 $PACKER_VCC_NET
.sym 34124 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 34125 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34126 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34127 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34128 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 34137 proc_img_addr[0]
.sym 34138 proc_img_addr[1]
.sym 34140 proc_img_addr[2]
.sym 34141 proc_img_addr[3]
.sym 34142 proc_img_addr[4]
.sym 34143 proc_img_addr[5]
.sym 34144 proc_img_addr[6]
.sym 34145 proc_img_addr[7]
.sym 34146 proc_img_addr[8]
.sym 34147 proc_img_addr[9]
.sym 34148 clk50mhz_$glb_clk
.sym 34149 proc_fb.ram.0.4.0_WCLKE
.sym 34151 proc_img_pxl[8]
.sym 34155 proc_img_pxl[9]
.sym 34158 $PACKER_VCC_NET
.sym 34161 capture_addr[3]
.sym 34172 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34174 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34175 img_proc.colorpxls_bin012[6]
.sym 34176 img_proc.colorpxls_bin012[8]
.sym 34177 proc_img_addr[5]
.sym 34178 proc_img_pxl[10]
.sym 34179 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 34180 proc_img_addr[5]
.sym 34181 proc_img_addr[2]
.sym 34182 display_img_addr[4]
.sym 34183 proc_img_addr[0]
.sym 34184 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 34185 proc_img_addr[4]
.sym 34186 img_proc.colorpxls_bin012[0]
.sym 34196 display_img_addr[0]
.sym 34197 display_img_addr[7]
.sym 34198 display_img_addr[6]
.sym 34199 proc_img_pxl[10]
.sym 34200 display_img_addr[1]
.sym 34202 proc_fb.ram.0.3.0_RCLKE
.sym 34209 display_img_addr[5]
.sym 34211 $PACKER_VCC_NET
.sym 34215 display_img_addr[8]
.sym 34217 display_img_addr[4]
.sym 34218 display_img_addr[3]
.sym 34219 display_img_addr[2]
.sym 34221 proc_img_pxl[11]
.sym 34222 display_img_addr[9]
.sym 34225 img_proc.colorpxls_bin012[2]
.sym 34226 img_proc.colorpxls_bin012[3]
.sym 34227 img_proc.colorpxls_bin012[4]
.sym 34228 img_proc.colorpxls_bin012[5]
.sym 34229 img_proc.colorpxls_bin012[6]
.sym 34230 img_proc.colorpxls_bin012[7]
.sym 34239 display_img_addr[0]
.sym 34240 display_img_addr[1]
.sym 34242 display_img_addr[2]
.sym 34243 display_img_addr[3]
.sym 34244 display_img_addr[4]
.sym 34245 display_img_addr[5]
.sym 34246 display_img_addr[6]
.sym 34247 display_img_addr[7]
.sym 34248 display_img_addr[8]
.sym 34249 display_img_addr[9]
.sym 34250 clk50mhz_$glb_clk
.sym 34251 proc_fb.ram.0.3.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34256 proc_img_pxl[11]
.sym 34260 proc_img_pxl[10]
.sym 34265 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34266 display_img_addr[1]
.sym 34268 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 34270 proc_fb.ram.0.3.0_RCLKE
.sym 34272 display_img_addr[0]
.sym 34273 display_img_addr[7]
.sym 34274 display_img_addr[6]
.sym 34275 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 34277 proc_img_addr[1]
.sym 34278 proc_img_addr[2]
.sym 34279 proc_img_addr[5]
.sym 34280 proc_img_addr[4]
.sym 34281 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 34282 proc_fb.dina_SB_LUT4_O_8_I2
.sym 34283 proc_fb.ram.0.1.0_RCLKE
.sym 34284 proc_img_addr[8]
.sym 34285 proc_img_pxl[11]
.sym 34286 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 34287 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34288 proc_img_addr[9]
.sym 34296 proc_img_pxl[8]
.sym 34297 proc_img_addr[7]
.sym 34301 proc_img_addr[8]
.sym 34302 proc_img_addr[1]
.sym 34306 $PACKER_VCC_NET
.sym 34310 proc_img_addr[6]
.sym 34311 proc_fb.ram.0.3.0_WCLKE
.sym 34312 proc_img_pxl[9]
.sym 34315 proc_img_addr[5]
.sym 34318 proc_img_addr[9]
.sym 34319 proc_img_addr[2]
.sym 34321 proc_img_addr[0]
.sym 34322 proc_img_addr[3]
.sym 34323 proc_img_addr[4]
.sym 34325 img_proc.colorpxls_bin012[8]
.sym 34326 img_proc.colorpxls_bin012[9]
.sym 34327 img_proc.colorpxls_bin012[10]
.sym 34328 proc_img_pxl[3]
.sym 34329 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 34330 img_proc.colorpxls_bin012[0]
.sym 34331 img_proc.colorpxls_bin012[1]
.sym 34341 proc_img_addr[0]
.sym 34342 proc_img_addr[1]
.sym 34344 proc_img_addr[2]
.sym 34345 proc_img_addr[3]
.sym 34346 proc_img_addr[4]
.sym 34347 proc_img_addr[5]
.sym 34348 proc_img_addr[6]
.sym 34349 proc_img_addr[7]
.sym 34350 proc_img_addr[8]
.sym 34351 proc_img_addr[9]
.sym 34352 clk50mhz_$glb_clk
.sym 34353 proc_fb.ram.0.3.0_WCLKE
.sym 34355 proc_img_pxl[8]
.sym 34359 proc_img_pxl[9]
.sym 34362 $PACKER_VCC_NET
.sym 34365 proc_img_addr[9]
.sym 34368 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34378 img_proc.colorpxls_bin012[2]
.sym 34379 proc_img_addr[5]
.sym 34380 proc_img_pxl[10]
.sym 34381 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 34383 img_proc.histogram[7][1]
.sym 34384 img_proc.colorpxls[6]
.sym 34385 img_proc.colorpxls_bin012[5]
.sym 34386 proc_fb.ram.0.0.0_WCLKE
.sym 34387 proc_img_pxl[9]
.sym 34388 img_proc.colorpxls_bin012[8]
.sym 34389 img_proc.histogram[7][4]
.sym 34390 proc_fb.ram.0.1.0_WCLKE
.sym 34397 display_img_addr[5]
.sym 34398 display_img_addr[6]
.sym 34403 display_img_addr[8]
.sym 34404 display_img_addr[1]
.sym 34405 proc_img_pxl[10]
.sym 34406 display_img_addr[3]
.sym 34407 display_img_addr[2]
.sym 34409 display_img_addr[4]
.sym 34410 display_img_addr[9]
.sym 34413 proc_fb.ram.0.0.0_RCLKE
.sym 34415 $PACKER_VCC_NET
.sym 34419 display_img_addr[0]
.sym 34422 display_img_addr[7]
.sym 34423 proc_img_pxl[11]
.sym 34443 display_img_addr[0]
.sym 34444 display_img_addr[1]
.sym 34446 display_img_addr[2]
.sym 34447 display_img_addr[3]
.sym 34448 display_img_addr[4]
.sym 34449 display_img_addr[5]
.sym 34450 display_img_addr[6]
.sym 34451 display_img_addr[7]
.sym 34452 display_img_addr[8]
.sym 34453 display_img_addr[9]
.sym 34454 clk50mhz_$glb_clk
.sym 34455 proc_fb.ram.0.0.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34460 proc_img_pxl[11]
.sym 34464 proc_img_pxl[10]
.sym 34468 proc_fb.ram.2.2.0_RDATA
.sym 34470 display_img_addr[1]
.sym 34472 proc_img_pxl[3]
.sym 34480 img_proc.colorpxls_bin012[10]
.sym 34483 display_img_addr[8]
.sym 34484 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34485 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34486 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 34487 proc_img_addr[1]
.sym 34488 proc_fb.ram.0.2.0_WCLKE
.sym 34489 display_img_addr[4]
.sym 34491 proc_img_pxl[9]
.sym 34492 proc_fb.ram.0.1.0_WCLKE
.sym 34498 proc_img_addr[6]
.sym 34500 proc_img_pxl[8]
.sym 34501 $PACKER_VCC_NET
.sym 34505 proc_img_addr[2]
.sym 34506 proc_img_addr[1]
.sym 34507 proc_img_addr[4]
.sym 34508 proc_img_addr[5]
.sym 34510 proc_img_addr[3]
.sym 34511 proc_img_addr[8]
.sym 34515 proc_img_addr[9]
.sym 34517 proc_img_addr[7]
.sym 34521 proc_img_addr[0]
.sym 34524 proc_fb.ram.0.0.0_WCLKE
.sym 34525 proc_img_pxl[9]
.sym 34532 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 34533 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 34534 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 34536 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34545 proc_img_addr[0]
.sym 34546 proc_img_addr[1]
.sym 34548 proc_img_addr[2]
.sym 34549 proc_img_addr[3]
.sym 34550 proc_img_addr[4]
.sym 34551 proc_img_addr[5]
.sym 34552 proc_img_addr[6]
.sym 34553 proc_img_addr[7]
.sym 34554 proc_img_addr[8]
.sym 34555 proc_img_addr[9]
.sym 34556 clk50mhz_$glb_clk
.sym 34557 proc_fb.ram.0.0.0_WCLKE
.sym 34559 proc_img_pxl[8]
.sym 34563 proc_img_pxl[9]
.sym 34566 $PACKER_VCC_NET
.sym 34577 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 34579 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 34584 proc_img_pxl[3]
.sym 34586 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 34587 proc_img_addr[0]
.sym 34588 proc_img_addr[5]
.sym 34589 proc_img_addr[5]
.sym 34590 display_img_addr[4]
.sym 34591 proc_img_addr[0]
.sym 34593 proc_img_addr[4]
.sym 34603 $PACKER_VCC_NET
.sym 34604 proc_img_pxl[11]
.sym 34605 display_img_addr[7]
.sym 34606 display_img_addr[6]
.sym 34607 proc_img_pxl[10]
.sym 34610 display_img_addr[1]
.sym 34616 display_img_addr[0]
.sym 34617 proc_fb.ram.0.1.0_RCLKE
.sym 34620 display_img_addr[8]
.sym 34621 display_img_addr[5]
.sym 34622 display_img_addr[2]
.sym 34626 display_img_addr[3]
.sym 34627 display_img_addr[4]
.sym 34630 display_img_addr[9]
.sym 34647 display_img_addr[0]
.sym 34648 display_img_addr[1]
.sym 34650 display_img_addr[2]
.sym 34651 display_img_addr[3]
.sym 34652 display_img_addr[4]
.sym 34653 display_img_addr[5]
.sym 34654 display_img_addr[6]
.sym 34655 display_img_addr[7]
.sym 34656 display_img_addr[8]
.sym 34657 display_img_addr[9]
.sym 34658 clk50mhz_$glb_clk
.sym 34659 proc_fb.ram.0.1.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34664 proc_img_pxl[11]
.sym 34668 proc_img_pxl[10]
.sym 34672 proc_fb.ram.0.2.0_RDATA
.sym 34682 display_img_addr[6]
.sym 34685 proc_img_addr[9]
.sym 34686 proc_img_addr[2]
.sym 34687 proc_fb.ram.0.1.0_RDATA_1
.sym 34688 proc_img_addr[8]
.sym 34690 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 34691 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 34694 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 34695 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34696 proc_fb.ram.0.1.0_RCLKE
.sym 34708 proc_img_pxl[8]
.sym 34709 proc_img_addr[2]
.sym 34710 proc_img_addr[9]
.sym 34711 proc_img_addr[8]
.sym 34716 proc_img_addr[1]
.sym 34719 proc_fb.ram.0.1.0_WCLKE
.sym 34720 proc_img_pxl[9]
.sym 34721 $PACKER_VCC_NET
.sym 34723 proc_img_addr[7]
.sym 34725 proc_img_addr[6]
.sym 34726 proc_img_addr[5]
.sym 34729 proc_img_addr[0]
.sym 34730 proc_img_addr[3]
.sym 34731 proc_img_addr[4]
.sym 34736 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 34737 img_proc.histogram[0][2]
.sym 34738 img_proc.histogram[0][0]
.sym 34739 img_proc.histogram[0][8]
.sym 34740 img_proc.histogram[0][4]
.sym 34749 proc_img_addr[0]
.sym 34750 proc_img_addr[1]
.sym 34752 proc_img_addr[2]
.sym 34753 proc_img_addr[3]
.sym 34754 proc_img_addr[4]
.sym 34755 proc_img_addr[5]
.sym 34756 proc_img_addr[6]
.sym 34757 proc_img_addr[7]
.sym 34758 proc_img_addr[8]
.sym 34759 proc_img_addr[9]
.sym 34760 clk50mhz_$glb_clk
.sym 34761 proc_fb.ram.0.1.0_WCLKE
.sym 34763 proc_img_pxl[8]
.sym 34767 proc_img_pxl[9]
.sym 34770 $PACKER_VCC_NET
.sym 34773 proc_fb.ram.0.2.0_WCLKE
.sym 34780 img_proc.histogram[0][7]
.sym 34781 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 34782 img_proc.histogram[0][3]
.sym 34786 $PACKER_VCC_NET
.sym 34789 img_proc.histogram[7][2]
.sym 34790 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34791 img_proc.histogram[7][7]
.sym 34792 proc_img_addr[5]
.sym 34793 img_proc.histogram[2][2]
.sym 34794 proc_fb.ram.0.0.0_WCLKE
.sym 34795 proc_img_addr[4]
.sym 34798 proc_fb.ram.0.1.0_WCLKE
.sym 34804 display_img_addr[0]
.sym 34805 display_img_addr[1]
.sym 34806 display_img_addr[6]
.sym 34808 display_img_addr[8]
.sym 34809 display_img_addr[5]
.sym 34810 display_img_addr[2]
.sym 34811 proc_img_pxl[3]
.sym 34814 display_img_addr[3]
.sym 34817 display_img_addr[4]
.sym 34818 display_img_addr[9]
.sym 34821 proc_fb.ram.0.0.0_RCLKE
.sym 34822 proc_img_pxl[2]
.sym 34823 $PACKER_VCC_NET
.sym 34830 display_img_addr[7]
.sym 34835 proc_img_pxl[1]
.sym 34836 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34837 img_proc.histogram[6][4]
.sym 34838 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34839 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 34840 img_proc.histogram[6][6]
.sym 34841 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34842 img_proc.histogram[6][0]
.sym 34851 display_img_addr[0]
.sym 34852 display_img_addr[1]
.sym 34854 display_img_addr[2]
.sym 34855 display_img_addr[3]
.sym 34856 display_img_addr[4]
.sym 34857 display_img_addr[5]
.sym 34858 display_img_addr[6]
.sym 34859 display_img_addr[7]
.sym 34860 display_img_addr[8]
.sym 34861 display_img_addr[9]
.sym 34862 clk50mhz_$glb_clk
.sym 34863 proc_fb.ram.0.0.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34868 proc_img_pxl[3]
.sym 34872 proc_img_pxl[2]
.sym 34889 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 34890 proc_img_addr[8]
.sym 34891 proc_img_addr[1]
.sym 34892 proc_fb.ram.0.2.0_WCLKE
.sym 34893 display_img_addr[4]
.sym 34898 proc_img_pxl[1]
.sym 34899 display_img_addr[8]
.sym 34909 $PACKER_VCC_NET
.sym 34910 proc_img_pxl[0]
.sym 34912 proc_img_addr[2]
.sym 34913 proc_img_addr[6]
.sym 34914 proc_img_addr[9]
.sym 34915 proc_img_addr[8]
.sym 34916 proc_img_addr[1]
.sym 34918 proc_img_addr[3]
.sym 34926 proc_img_addr[0]
.sym 34927 proc_img_addr[7]
.sym 34929 proc_img_pxl[1]
.sym 34930 proc_img_addr[5]
.sym 34932 proc_fb.ram.0.0.0_WCLKE
.sym 34933 proc_img_addr[4]
.sym 34937 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 34938 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34939 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 34940 img_proc.histogram[6][7]
.sym 34941 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34942 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34943 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 34944 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34953 proc_img_addr[0]
.sym 34954 proc_img_addr[1]
.sym 34956 proc_img_addr[2]
.sym 34957 proc_img_addr[3]
.sym 34958 proc_img_addr[4]
.sym 34959 proc_img_addr[5]
.sym 34960 proc_img_addr[6]
.sym 34961 proc_img_addr[7]
.sym 34962 proc_img_addr[8]
.sym 34963 proc_img_addr[9]
.sym 34964 clk50mhz_$glb_clk
.sym 34965 proc_fb.ram.0.0.0_WCLKE
.sym 34967 proc_img_pxl[0]
.sym 34971 proc_img_pxl[1]
.sym 34974 $PACKER_VCC_NET
.sym 34979 img_proc.col_inframe[5]
.sym 34980 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34984 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 34985 proc_fb.dina_SB_LUT4_O_10_I1
.sym 34986 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 34991 proc_img_addr[0]
.sym 34992 proc_img_addr[0]
.sym 34993 proc_img_addr[4]
.sym 34995 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 34998 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 34999 proc_img_addr[0]
.sym 35001 proc_img_addr[4]
.sym 35002 proc_img_addr[5]
.sym 35008 display_img_addr[6]
.sym 35009 display_img_addr[7]
.sym 35011 $PACKER_VCC_NET
.sym 35014 display_img_addr[0]
.sym 35015 display_img_addr[2]
.sym 35016 display_img_addr[9]
.sym 35018 proc_fb.ram.0.4.0_RCLKE
.sym 35025 display_img_addr[3]
.sym 35026 proc_img_pxl[2]
.sym 35028 proc_img_pxl[3]
.sym 35029 display_img_addr[5]
.sym 35031 display_img_addr[4]
.sym 35032 display_img_addr[1]
.sym 35037 display_img_addr[8]
.sym 35039 img_proc.histogram[6][1]
.sym 35040 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35041 img_proc.histogram[6][2]
.sym 35042 img_proc.histogram[6][5]
.sym 35043 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35044 img_proc.histogram[6][3]
.sym 35045 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35046 img_proc.histogram[6][8]
.sym 35055 display_img_addr[0]
.sym 35056 display_img_addr[1]
.sym 35058 display_img_addr[2]
.sym 35059 display_img_addr[3]
.sym 35060 display_img_addr[4]
.sym 35061 display_img_addr[5]
.sym 35062 display_img_addr[6]
.sym 35063 display_img_addr[7]
.sym 35064 display_img_addr[8]
.sym 35065 display_img_addr[9]
.sym 35066 clk50mhz_$glb_clk
.sym 35067 proc_fb.ram.0.4.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35072 proc_img_pxl[3]
.sym 35076 proc_img_pxl[2]
.sym 35084 proc_fb.ram.0.4.0_RCLKE
.sym 35086 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35092 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 35093 proc_img_addr[1]
.sym 35094 proc_fb.ram.0.1.0_RDATA_1
.sym 35095 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35096 proc_img_pxl[0]
.sym 35097 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35098 proc_img_pxl[1]
.sym 35099 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 35100 proc_fb.ram.0.1.0_RCLKE
.sym 35102 proc_img_addr[2]
.sym 35104 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 35110 proc_img_pxl[0]
.sym 35111 proc_fb.ram.0.4.0_WCLKE
.sym 35112 proc_img_addr[2]
.sym 35113 $PACKER_VCC_NET
.sym 35117 proc_img_addr[8]
.sym 35120 proc_img_addr[1]
.sym 35122 proc_img_addr[7]
.sym 35128 proc_img_addr[6]
.sym 35130 proc_img_pxl[1]
.sym 35134 proc_img_addr[9]
.sym 35137 proc_img_addr[0]
.sym 35138 proc_img_addr[3]
.sym 35139 proc_img_addr[4]
.sym 35140 proc_img_addr[5]
.sym 35141 img_proc.histogram[2][4]
.sym 35142 img_proc.histogram[2][5]
.sym 35143 img_proc.histogram[2][6]
.sym 35144 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35145 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 35146 img_proc.histogram[2][3]
.sym 35147 img_proc.histogram[2][2]
.sym 35148 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35157 proc_img_addr[0]
.sym 35158 proc_img_addr[1]
.sym 35160 proc_img_addr[2]
.sym 35161 proc_img_addr[3]
.sym 35162 proc_img_addr[4]
.sym 35163 proc_img_addr[5]
.sym 35164 proc_img_addr[6]
.sym 35165 proc_img_addr[7]
.sym 35166 proc_img_addr[8]
.sym 35167 proc_img_addr[9]
.sym 35168 clk50mhz_$glb_clk
.sym 35169 proc_fb.ram.0.4.0_WCLKE
.sym 35171 proc_img_pxl[0]
.sym 35175 proc_img_pxl[1]
.sym 35178 $PACKER_VCC_NET
.sym 35183 $PACKER_VCC_NET
.sym 35185 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 35187 img_proc.col_inframe[5]
.sym 35188 img_proc.histogram[4][2]
.sym 35189 $PACKER_VCC_NET
.sym 35191 img_proc.col_inframe[4]
.sym 35192 $PACKER_VCC_NET
.sym 35193 $PACKER_VCC_NET
.sym 35194 proc_img_pxl[0]
.sym 35195 proc_img_addr[4]
.sym 35198 proc_img_pxl[10]
.sym 35200 img_proc.histogram[2][2]
.sym 35201 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35202 proc_fb.ram.0.1.0_WCLKE
.sym 35205 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 35213 display_img_addr[3]
.sym 35214 display_img_addr[0]
.sym 35216 proc_img_pxl[3]
.sym 35217 display_img_addr[5]
.sym 35218 display_img_addr[2]
.sym 35219 display_img_addr[8]
.sym 35220 display_img_addr[1]
.sym 35223 proc_img_pxl[2]
.sym 35225 display_img_addr[6]
.sym 35226 display_img_addr[9]
.sym 35229 display_img_addr[7]
.sym 35231 $PACKER_VCC_NET
.sym 35235 display_img_addr[4]
.sym 35238 proc_fb.ram.0.1.0_RCLKE
.sym 35244 img_proc.histogram[2][8]
.sym 35245 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 35250 proc_img_addr[4]
.sym 35259 display_img_addr[0]
.sym 35260 display_img_addr[1]
.sym 35262 display_img_addr[2]
.sym 35263 display_img_addr[3]
.sym 35264 display_img_addr[4]
.sym 35265 display_img_addr[5]
.sym 35266 display_img_addr[6]
.sym 35267 display_img_addr[7]
.sym 35268 display_img_addr[8]
.sym 35269 display_img_addr[9]
.sym 35270 clk50mhz_$glb_clk
.sym 35271 proc_fb.ram.0.1.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35276 proc_img_pxl[3]
.sym 35280 proc_img_pxl[2]
.sym 35288 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 35296 img_proc.histogram[2][6]
.sym 35297 display_img_addr[4]
.sym 35298 proc_img_addr[8]
.sym 35299 proc_img_addr[1]
.sym 35300 display_img_addr[8]
.sym 35301 display_img_addr[4]
.sym 35303 proc_img_addr[9]
.sym 35304 proc_img_addr[2]
.sym 35307 proc_img_pxl[1]
.sym 35308 proc_fb.ram.0.2.0_WCLKE
.sym 35316 proc_img_addr[6]
.sym 35317 $PACKER_VCC_NET
.sym 35321 proc_img_addr[8]
.sym 35322 proc_img_addr[1]
.sym 35323 proc_img_pxl[0]
.sym 35324 proc_img_addr[7]
.sym 35325 proc_img_pxl[1]
.sym 35326 proc_img_addr[3]
.sym 35327 proc_img_addr[2]
.sym 35335 proc_img_addr[5]
.sym 35336 proc_img_addr[4]
.sym 35340 proc_fb.ram.0.1.0_WCLKE
.sym 35341 proc_img_addr[0]
.sym 35342 proc_img_addr[9]
.sym 35361 proc_img_addr[0]
.sym 35362 proc_img_addr[1]
.sym 35364 proc_img_addr[2]
.sym 35365 proc_img_addr[3]
.sym 35366 proc_img_addr[4]
.sym 35367 proc_img_addr[5]
.sym 35368 proc_img_addr[6]
.sym 35369 proc_img_addr[7]
.sym 35370 proc_img_addr[8]
.sym 35371 proc_img_addr[9]
.sym 35372 clk50mhz_$glb_clk
.sym 35373 proc_fb.ram.0.1.0_WCLKE
.sym 35375 proc_img_pxl[0]
.sym 35379 proc_img_pxl[1]
.sym 35382 $PACKER_VCC_NET
.sym 35401 proc_img_addr[5]
.sym 35403 proc_img_pxl[9]
.sym 35407 proc_img_addr[0]
.sym 35409 proc_img_addr[4]
.sym 35416 proc_img_pxl[11]
.sym 35417 display_img_addr[7]
.sym 35419 $PACKER_VCC_NET
.sym 35420 display_img_addr[6]
.sym 35422 display_img_addr[0]
.sym 35425 proc_img_pxl[10]
.sym 35428 display_img_addr[9]
.sym 35433 display_img_addr[3]
.sym 35434 display_img_addr[2]
.sym 35437 display_img_addr[5]
.sym 35438 display_img_addr[8]
.sym 35439 display_img_addr[4]
.sym 35440 display_img_addr[1]
.sym 35442 proc_fb.ram.0.2.0_RCLKE
.sym 35448 proc_img_pxl[3]
.sym 35463 display_img_addr[0]
.sym 35464 display_img_addr[1]
.sym 35466 display_img_addr[2]
.sym 35467 display_img_addr[3]
.sym 35468 display_img_addr[4]
.sym 35469 display_img_addr[5]
.sym 35470 display_img_addr[6]
.sym 35471 display_img_addr[7]
.sym 35472 display_img_addr[8]
.sym 35473 display_img_addr[9]
.sym 35474 clk50mhz_$glb_clk
.sym 35475 proc_fb.ram.0.2.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35480 proc_img_pxl[11]
.sym 35484 proc_img_pxl[10]
.sym 35502 proc_img_pxl[1]
.sym 35505 proc_img_addr[9]
.sym 35506 proc_img_addr[2]
.sym 35508 proc_img_addr[8]
.sym 35521 $PACKER_VCC_NET
.sym 35524 proc_img_pxl[8]
.sym 35525 proc_img_addr[6]
.sym 35528 proc_img_addr[1]
.sym 35529 proc_img_addr[2]
.sym 35531 proc_img_addr[8]
.sym 35532 proc_img_addr[9]
.sym 35533 proc_img_addr[7]
.sym 35535 proc_fb.ram.0.2.0_WCLKE
.sym 35537 proc_img_addr[5]
.sym 35539 proc_img_addr[3]
.sym 35541 proc_img_pxl[9]
.sym 35545 proc_img_addr[0]
.sym 35547 proc_img_addr[4]
.sym 35565 proc_img_addr[0]
.sym 35566 proc_img_addr[1]
.sym 35568 proc_img_addr[2]
.sym 35569 proc_img_addr[3]
.sym 35570 proc_img_addr[4]
.sym 35571 proc_img_addr[5]
.sym 35572 proc_img_addr[6]
.sym 35573 proc_img_addr[7]
.sym 35574 proc_img_addr[8]
.sym 35575 proc_img_addr[9]
.sym 35576 clk50mhz_$glb_clk
.sym 35577 proc_fb.ram.0.2.0_WCLKE
.sym 35579 proc_img_pxl[8]
.sym 35583 proc_img_pxl[9]
.sym 35586 $PACKER_VCC_NET
.sym 35589 proc_img_addr[9]
.sym 35592 $PACKER_VCC_NET
.sym 35597 $PACKER_VCC_NET
.sym 35603 proc_img_addr[5]
.sym 35611 proc_img_addr[4]
.sym 35613 proc_img_pxl[3]
.sym 35619 display_img_addr[9]
.sym 35620 proc_img_pxl[3]
.sym 35621 display_img_addr[3]
.sym 35622 display_img_addr[2]
.sym 35624 proc_img_pxl[2]
.sym 35625 display_img_addr[5]
.sym 35627 display_img_addr[4]
.sym 35628 display_img_addr[1]
.sym 35630 proc_fb.ram.0.2.0_RCLKE
.sym 35631 display_img_addr[8]
.sym 35633 display_img_addr[6]
.sym 35639 $PACKER_VCC_NET
.sym 35642 display_img_addr[0]
.sym 35648 display_img_addr[7]
.sym 35667 display_img_addr[0]
.sym 35668 display_img_addr[1]
.sym 35670 display_img_addr[2]
.sym 35671 display_img_addr[3]
.sym 35672 display_img_addr[4]
.sym 35673 display_img_addr[5]
.sym 35674 display_img_addr[6]
.sym 35675 display_img_addr[7]
.sym 35676 display_img_addr[8]
.sym 35677 display_img_addr[9]
.sym 35678 clk50mhz_$glb_clk
.sym 35679 proc_fb.ram.0.2.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35684 proc_img_pxl[3]
.sym 35688 proc_img_pxl[2]
.sym 35707 proc_fb.ram.0.3.0_WCLKE
.sym 35708 proc_img_pxl[1]
.sym 35709 display_img_addr[8]
.sym 35710 proc_img_addr[8]
.sym 35711 proc_img_addr[1]
.sym 35713 display_img_addr[4]
.sym 35723 proc_fb.ram.0.2.0_WCLKE
.sym 35724 proc_img_addr[0]
.sym 35725 $PACKER_VCC_NET
.sym 35727 proc_img_addr[3]
.sym 35728 proc_img_pxl[0]
.sym 35729 proc_img_pxl[1]
.sym 35731 proc_img_addr[6]
.sym 35733 proc_img_addr[2]
.sym 35734 proc_img_addr[9]
.sym 35735 proc_img_addr[8]
.sym 35736 proc_img_addr[1]
.sym 35737 proc_img_addr[7]
.sym 35741 proc_img_addr[5]
.sym 35749 proc_img_addr[4]
.sym 35769 proc_img_addr[0]
.sym 35770 proc_img_addr[1]
.sym 35772 proc_img_addr[2]
.sym 35773 proc_img_addr[3]
.sym 35774 proc_img_addr[4]
.sym 35775 proc_img_addr[5]
.sym 35776 proc_img_addr[6]
.sym 35777 proc_img_addr[7]
.sym 35778 proc_img_addr[8]
.sym 35779 proc_img_addr[9]
.sym 35780 clk50mhz_$glb_clk
.sym 35781 proc_fb.ram.0.2.0_WCLKE
.sym 35783 proc_img_pxl[0]
.sym 35787 proc_img_pxl[1]
.sym 35790 $PACKER_VCC_NET
.sym 35808 proc_img_addr[0]
.sym 35813 proc_img_addr[4]
.sym 35814 proc_img_addr[3]
.sym 35825 display_img_addr[1]
.sym 35827 $PACKER_VCC_NET
.sym 35829 display_img_addr[9]
.sym 35830 display_img_addr[0]
.sym 35831 display_img_addr[6]
.sym 35832 display_img_addr[5]
.sym 35833 proc_img_pxl[2]
.sym 35834 proc_fb.ram.0.3.0_RCLKE
.sym 35836 display_img_addr[7]
.sym 35837 display_img_addr[2]
.sym 35842 proc_img_pxl[3]
.sym 35847 display_img_addr[8]
.sym 35851 display_img_addr[4]
.sym 35852 display_img_addr[3]
.sym 35871 display_img_addr[0]
.sym 35872 display_img_addr[1]
.sym 35874 display_img_addr[2]
.sym 35875 display_img_addr[3]
.sym 35876 display_img_addr[4]
.sym 35877 display_img_addr[5]
.sym 35878 display_img_addr[6]
.sym 35879 display_img_addr[7]
.sym 35880 display_img_addr[8]
.sym 35881 display_img_addr[9]
.sym 35882 clk50mhz_$glb_clk
.sym 35883 proc_fb.ram.0.3.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35888 proc_img_pxl[3]
.sym 35892 proc_img_pxl[2]
.sym 35901 display_img_addr[1]
.sym 35915 proc_img_addr[2]
.sym 35929 $PACKER_VCC_NET
.sym 35932 proc_img_addr[2]
.sym 35935 proc_img_pxl[1]
.sym 35936 proc_fb.ram.0.3.0_WCLKE
.sym 35937 proc_img_addr[8]
.sym 35939 proc_img_pxl[0]
.sym 35940 proc_img_addr[1]
.sym 35943 proc_img_addr[7]
.sym 35945 proc_img_addr[5]
.sym 35946 proc_img_addr[0]
.sym 35949 proc_img_addr[6]
.sym 35950 proc_img_addr[9]
.sym 35951 proc_img_addr[4]
.sym 35952 proc_img_addr[3]
.sym 35969 proc_img_addr[0]
.sym 35970 proc_img_addr[1]
.sym 35972 proc_img_addr[2]
.sym 35973 proc_img_addr[3]
.sym 35974 proc_img_addr[4]
.sym 35975 proc_img_addr[5]
.sym 35976 proc_img_addr[6]
.sym 35977 proc_img_addr[7]
.sym 35978 proc_img_addr[8]
.sym 35979 proc_img_addr[9]
.sym 35980 clk50mhz_$glb_clk
.sym 35981 proc_fb.ram.0.3.0_WCLKE
.sym 35983 proc_img_pxl[0]
.sym 35987 proc_img_pxl[1]
.sym 35990 $PACKER_VCC_NET
.sym 36007 proc_img_addr[5]
.sym 36088 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 36089 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 36090 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 36091 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 36092 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 36093 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 36094 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 36104 proc_img_addr[9]
.sym 36106 proc_img_addr[2]
.sym 36111 proc_img_addr[8]
.sym 36116 proc_img_addr[8]
.sym 36132 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36144 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36154 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 36160 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 36193 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36194 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36195 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 36198 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 36200 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36201 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36209 clk50mhz_$glb_clk
.sym 36210 rst$SB_IO_IN_$glb_sr
.sym 36215 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 36216 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 36217 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 36218 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 36219 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 36220 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 36221 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 36222 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 36225 proc_img_addr[1]
.sym 36226 capture_addr[9]
.sym 36267 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36284 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36292 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36296 controller.i_regs.cnt300ms[22]
.sym 36297 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36298 controller.i_regs.cnt300ms[8]
.sym 36299 controller.i_regs.cnt300ms[17]
.sym 36302 controller.i_regs.cnt300ms[21]
.sym 36304 controller.i_regs.cnt300ms[15]
.sym 36305 controller.i_regs.cnt300ms[7]
.sym 36306 controller.i_regs.cnt300ms[19]
.sym 36307 controller.i_regs.cnt300ms[11]
.sym 36311 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 36313 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 36315 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 36316 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 36318 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36319 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36322 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 36323 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36325 controller.i_regs.cnt300ms[8]
.sym 36326 controller.i_regs.cnt300ms[15]
.sym 36327 controller.i_regs.cnt300ms[22]
.sym 36328 controller.i_regs.cnt300ms[21]
.sym 36332 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36333 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 36334 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36337 controller.i_regs.cnt300ms[7]
.sym 36338 controller.i_regs.cnt300ms[19]
.sym 36339 controller.i_regs.cnt300ms[11]
.sym 36340 controller.i_regs.cnt300ms[17]
.sym 36343 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36344 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36345 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36349 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36351 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36352 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 36355 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 36356 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36358 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36361 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36363 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36364 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 36367 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 36368 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36370 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36372 clk50mhz_$glb_clk
.sym 36373 rst$SB_IO_IN_$glb_sr
.sym 36374 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 36375 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 36376 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 36377 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 36378 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 36379 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 36380 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 36381 controller.i_regs.cnt300ms[23]
.sym 36384 proc_img_addr[4]
.sym 36386 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 36396 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36402 orig_img_addr[8]
.sym 36404 orig_img_addr[9]
.sym 36408 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36416 controller.i_regs.cnt300ms[14]
.sym 36418 orig_img_addr[4]
.sym 36420 controller.i_regs.cnt300ms[13]
.sym 36426 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36431 controller.i_regs.cnt300ms[18]
.sym 36432 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 36433 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36434 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36441 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 36442 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 36444 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 36445 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 36446 controller.i_regs.cnt300ms[23]
.sym 36448 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36449 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 36450 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36460 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36462 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 36463 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36466 orig_img_addr[4]
.sym 36472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36474 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36475 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 36478 controller.i_regs.cnt300ms[13]
.sym 36479 controller.i_regs.cnt300ms[23]
.sym 36480 controller.i_regs.cnt300ms[14]
.sym 36481 controller.i_regs.cnt300ms[18]
.sym 36484 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36486 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 36487 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36491 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 36492 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 36493 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36495 clk50mhz_$glb_clk
.sym 36496 rst$SB_IO_IN_$glb_sr
.sym 36502 rst$SB_IO_IN
.sym 36529 cam_fb.ram.1.4.0_RDATA_3
.sym 36532 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36558 orig_img_addr[2]
.sym 36562 orig_img_addr[8]
.sym 36563 orig_img_addr[1]
.sym 36564 orig_img_addr[9]
.sym 36574 orig_img_addr[8]
.sym 36578 orig_img_addr[1]
.sym 36601 orig_img_addr[9]
.sym 36609 orig_img_addr[2]
.sym 36618 clk50mhz_$glb_clk
.sym 36619 rst$SB_IO_IN_$glb_sr
.sym 36621 orig_img_addr[1]
.sym 36630 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36631 proc_img_addr[8]
.sym 36634 proc_img_addr[9]
.sym 36636 proc_img_addr[1]
.sym 36645 orig_img_addr[0]
.sym 36650 controller.i_regs.pr_ctrl_st[0]
.sym 36655 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 36664 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36666 rst$SB_IO_IN
.sym 36667 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 36669 controller.i_regs.pr_ctrl_st[4]
.sym 36673 controller.i_regs.pr_ctrl_st[2]
.sym 36676 controller.i_regs.pr_ctrl_st[0]
.sym 36677 controller.i_regs.pr_ctrl_st[4]
.sym 36678 controller.i_regs.pr_ctrl_st[1]
.sym 36687 controller.i_regs.pr_ctrl_st[3]
.sym 36688 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36690 controller.i_sccb.pr_sccb_st[0]
.sym 36692 led_SB_LUT4_O_I1
.sym 36694 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 36695 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36697 controller.i_regs.pr_ctrl_st[4]
.sym 36700 controller.i_regs.pr_ctrl_st[2]
.sym 36702 controller.i_regs.pr_ctrl_st[1]
.sym 36703 led_SB_LUT4_O_I1
.sym 36706 controller.i_regs.pr_ctrl_st[0]
.sym 36707 controller.i_regs.pr_ctrl_st[3]
.sym 36709 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36712 rst$SB_IO_IN
.sym 36713 led_SB_LUT4_O_I1
.sym 36714 controller.i_regs.pr_ctrl_st[2]
.sym 36715 controller.i_sccb.pr_sccb_st[0]
.sym 36718 controller.i_regs.pr_ctrl_st[4]
.sym 36719 controller.i_regs.pr_ctrl_st[3]
.sym 36720 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 36721 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36724 controller.i_regs.pr_ctrl_st[4]
.sym 36726 controller.i_regs.pr_ctrl_st[3]
.sym 36727 controller.i_regs.pr_ctrl_st[0]
.sym 36730 controller.i_sccb.pr_sccb_st[0]
.sym 36731 rst$SB_IO_IN
.sym 36732 led_SB_LUT4_O_I1
.sym 36733 controller.i_regs.pr_ctrl_st[2]
.sym 36736 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 36737 led_SB_LUT4_O_I1
.sym 36738 controller.i_regs.pr_ctrl_st[1]
.sym 36739 controller.i_regs.pr_ctrl_st[0]
.sym 36741 clk50mhz_$glb_clk
.sym 36742 rst$SB_IO_IN_$glb_sr
.sym 36743 proc_fb.dina_SB_LUT4_O_7_I2
.sym 36750 controller.i_sccb.send_rg[21]
.sym 36754 proc_img_pxl[10]
.sym 36771 proc_img_addr[0]
.sym 36772 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36776 controller.i_sccb.pr_sccb_st[0]
.sym 36778 led_SB_LUT4_O_I1
.sym 36785 proc_fb.dina_SB_LUT4_O_6_I2
.sym 36788 proc_fb.dina_SB_LUT4_O_5_I2
.sym 36800 proc_fb.dina_SB_LUT4_O_7_I2
.sym 36801 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36805 orig_img_addr[0]
.sym 36837 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36838 proc_fb.dina_SB_LUT4_O_7_I2
.sym 36841 proc_fb.dina_SB_LUT4_O_5_I2
.sym 36844 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36854 orig_img_addr[0]
.sym 36859 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 36861 proc_fb.dina_SB_LUT4_O_6_I2
.sym 36864 clk50mhz_$glb_clk
.sym 36865 rst$SB_IO_IN_$glb_sr
.sym 36875 proc_fb.dina_SB_LUT4_O_6_I2
.sym 36876 proc_img_addr[5]
.sym 36886 proc_img_pxl[4]
.sym 36888 proc_img_pxl[6]
.sym 36894 img_proc.colorpxls[5]
.sym 36897 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36898 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36899 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36900 controller.i_sccb.send_rg[21]
.sym 36990 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36991 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 36994 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36995 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36996 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37001 cam_fb.ram.0.0.0_RCLKE
.sym 37005 capture_data[7]
.sym 37013 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 37014 img_proc.colorpxls_left[2]
.sym 37016 img_proc.colorpxls_left[3]
.sym 37018 $PACKER_VCC_NET
.sym 37019 img_proc.colorpxls_left[0]
.sym 37020 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37023 img_proc.colorpxls_left[4]
.sym 37032 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37033 img_proc.colorpxls[11]
.sym 37035 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37036 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37037 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37038 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37039 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37041 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37042 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37045 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37047 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37048 img_proc.colorpxls[10]
.sym 37051 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37052 img_proc.colorpxls[8]
.sym 37053 img_proc.colorpxls[4]
.sym 37054 img_proc.colorpxls[5]
.sym 37055 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37056 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37057 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37058 img_proc.colorpxls[6]
.sym 37059 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37060 img_proc.colorpxls[7]
.sym 37061 img_proc.colorpxls[9]
.sym 37063 img_proc.colorpxls[9]
.sym 37065 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37069 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37070 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37071 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37072 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37076 img_proc.colorpxls[6]
.sym 37078 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37081 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37082 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37083 img_proc.colorpxls[4]
.sym 37084 img_proc.colorpxls[8]
.sym 37093 img_proc.colorpxls[11]
.sym 37094 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37095 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37096 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37099 img_proc.colorpxls[10]
.sym 37100 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37102 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37105 img_proc.colorpxls[7]
.sym 37106 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37107 img_proc.colorpxls[5]
.sym 37108 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37112 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37113 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37114 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37115 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37116 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37117 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37118 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 37119 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37122 proc_img_pxl[9]
.sym 37124 capture_data[5]
.sym 37125 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37127 img_proc.colorpxls[11]
.sym 37130 proc_fb.ram.0.0.0_WCLKE
.sym 37139 img_proc.colorpxls[4]
.sym 37140 img_proc.colorpxls_left[9]
.sym 37141 img_proc.colorpxls_rght[3]
.sym 37143 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37144 img_proc.colorpxls_left[6]
.sym 37145 img_proc.colorpxls_left[8]
.sym 37147 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37156 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37158 orig_img_addr[5]
.sym 37169 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 37170 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37172 img_proc.colorpxls_rght[7]
.sym 37173 img_proc.colorpxls[8]
.sym 37174 img_proc.colorpxls_rght[0]
.sym 37175 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 37176 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37177 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37178 $PACKER_VCC_NET
.sym 37179 img_proc.colorpxls_left[0]
.sym 37182 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37183 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 37194 orig_img_addr[5]
.sym 37204 img_proc.colorpxls_rght[0]
.sym 37205 $PACKER_VCC_NET
.sym 37206 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37210 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 37212 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37213 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37216 img_proc.colorpxls_left[0]
.sym 37218 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37219 $PACKER_VCC_NET
.sym 37223 img_proc.colorpxls_rght[7]
.sym 37224 img_proc.colorpxls[8]
.sym 37228 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 37229 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 37230 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37233 clk50mhz_$glb_clk
.sym 37234 rst$SB_IO_IN_$glb_sr
.sym 37235 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 37236 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37237 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37238 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 37239 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 37240 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37241 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 37242 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37245 proc_img_addr[9]
.sym 37246 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 37251 proc_img_addr[5]
.sym 37259 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37260 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 37261 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37264 img_proc.colorpxls_rght[1]
.sym 37266 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 37267 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37268 img_proc.colorpxls[9]
.sym 37270 img_proc.colorpxls[10]
.sym 37276 img_proc.colorpxls_rght[4]
.sym 37277 img_proc.colorpxls_rght[6]
.sym 37278 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 37279 img_proc.colorpxls[9]
.sym 37280 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 37281 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 37282 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37283 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 37285 img_proc.colorpxls_rght[6]
.sym 37286 img_proc.colorpxls[6]
.sym 37287 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 37288 img_proc.colorpxls_rght[1]
.sym 37290 img_proc.colorpxls[7]
.sym 37291 img_proc.colorpxls_rght[5]
.sym 37292 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 37293 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 37294 img_proc.colorpxls[10]
.sym 37295 img_proc.colorpxls_left[4]
.sym 37297 img_proc.colorpxls_left[3]
.sym 37298 img_proc.colorpxls_left[1]
.sym 37299 img_proc.colorpxls_left[5]
.sym 37300 img_proc.colorpxls_rght[8]
.sym 37301 img_proc.colorpxls_rght[3]
.sym 37302 img_proc.colorpxls_rght[9]
.sym 37303 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37304 img_proc.colorpxls_left[6]
.sym 37305 img_proc.colorpxls_left[8]
.sym 37306 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 37309 img_proc.colorpxls_rght[4]
.sym 37310 img_proc.colorpxls_left[4]
.sym 37311 img_proc.colorpxls_rght[3]
.sym 37312 img_proc.colorpxls_left[3]
.sym 37315 img_proc.colorpxls_rght[1]
.sym 37316 img_proc.colorpxls_rght[6]
.sym 37317 img_proc.colorpxls_left[6]
.sym 37318 img_proc.colorpxls_left[1]
.sym 37321 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 37322 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 37323 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 37324 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 37327 img_proc.colorpxls[9]
.sym 37329 img_proc.colorpxls_rght[8]
.sym 37333 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 37334 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 37335 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 37336 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 37339 img_proc.colorpxls_left[5]
.sym 37340 img_proc.colorpxls_rght[5]
.sym 37341 img_proc.colorpxls_rght[8]
.sym 37342 img_proc.colorpxls_left[8]
.sym 37345 img_proc.colorpxls[10]
.sym 37346 img_proc.colorpxls_rght[9]
.sym 37347 img_proc.colorpxls_rght[5]
.sym 37348 img_proc.colorpxls[6]
.sym 37351 img_proc.colorpxls_rght[6]
.sym 37352 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37353 img_proc.colorpxls[7]
.sym 37354 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37359 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37360 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37361 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37362 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37363 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37364 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37365 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37369 proc_img_addr[2]
.sym 37372 cam_fb.ram.2.4.0_RDATA
.sym 37373 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37381 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 37382 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37383 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37384 img_proc.colorpxls_left[1]
.sym 37388 controller.i_sccb.send_rg[21]
.sym 37390 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 37391 img_proc.colorpxls_left[1]
.sym 37399 img_proc.colorpxls_rght[4]
.sym 37400 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37403 img_proc.colorpxls_rght[2]
.sym 37404 img_proc.colorpxls_rght[1]
.sym 37405 img_proc.colorpxls_rght[3]
.sym 37406 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37407 img_proc.colorpxls_rght[0]
.sym 37411 img_proc.colorpxls_rght[6]
.sym 37412 img_proc.colorpxls_rght[10]
.sym 37414 img_proc.colorpxls[1]
.sym 37416 img_proc.colorpxls[2]
.sym 37418 img_proc.colorpxls[3]
.sym 37420 img_proc.colorpxls[4]
.sym 37422 img_proc.colorpxls[5]
.sym 37424 img_proc.colorpxls_left[2]
.sym 37429 img_proc.colorpxls_left[0]
.sym 37430 img_proc.colorpxls[11]
.sym 37432 img_proc.colorpxls_rght[4]
.sym 37438 img_proc.colorpxls_rght[0]
.sym 37439 img_proc.colorpxls_rght[3]
.sym 37440 img_proc.colorpxls[4]
.sym 37441 img_proc.colorpxls[1]
.sym 37444 img_proc.colorpxls_rght[2]
.sym 37445 img_proc.colorpxls_left[0]
.sym 37446 img_proc.colorpxls_left[2]
.sym 37447 img_proc.colorpxls_rght[0]
.sym 37450 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37451 img_proc.colorpxls[11]
.sym 37452 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37453 img_proc.colorpxls_rght[10]
.sym 37456 img_proc.colorpxls_rght[2]
.sym 37457 img_proc.colorpxls[3]
.sym 37458 img_proc.colorpxls_rght[4]
.sym 37459 img_proc.colorpxls[5]
.sym 37469 img_proc.colorpxls_rght[6]
.sym 37474 img_proc.colorpxls_rght[1]
.sym 37476 img_proc.colorpxls[2]
.sym 37481 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 37482 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 37483 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 37484 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 37485 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37486 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37487 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37488 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37493 img_proc.colorpxls_rght[4]
.sym 37497 img_proc.colorpxls_rght[5]
.sym 37499 img_proc.colorpxls_rght[6]
.sym 37501 img_proc.colorpxls_rght[7]
.sym 37502 img_proc.colorpxls[1]
.sym 37505 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 37506 img_proc.colorpxls_bin012[1]
.sym 37508 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 37509 img_proc.colorpxls[1]
.sym 37510 img_proc.colorpxls_left[2]
.sym 37511 img_proc.colorpxls_bin012[7]
.sym 37512 img_proc.colorpxls_left[3]
.sym 37514 img_proc.colorpxls_left[4]
.sym 37515 img_proc.colorpxls_left[0]
.sym 37516 img_proc.colorpxls_left[5]
.sym 37522 img_proc.colorpxls_left[0]
.sym 37525 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 37526 img_proc.colorpxls_left[2]
.sym 37528 img_proc.colorpxls_left[3]
.sym 37532 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 37536 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37538 img_proc.colorpxls_left[4]
.sym 37540 img_proc.colorpxls_left[5]
.sym 37541 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37543 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37546 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37548 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37549 img_proc.colorpxls_left[7]
.sym 37551 img_proc.colorpxls_left[1]
.sym 37552 img_proc.colorpxls_left[6]
.sym 37553 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 37554 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 37556 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 37557 img_proc.colorpxls_left[0]
.sym 37560 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 37562 img_proc.colorpxls_left[1]
.sym 37563 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37566 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 37568 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37569 img_proc.colorpxls_left[2]
.sym 37572 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 37574 img_proc.colorpxls_left[3]
.sym 37575 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37578 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 37580 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37581 img_proc.colorpxls_left[4]
.sym 37584 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 37586 img_proc.colorpxls_left[5]
.sym 37587 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 37590 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 37592 img_proc.colorpxls_left[6]
.sym 37593 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 37596 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 37598 img_proc.colorpxls_left[7]
.sym 37599 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37605 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37606 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37607 img_proc.colorpxls_left[7]
.sym 37608 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37609 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37610 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37611 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 37615 proc_img_addr[8]
.sym 37616 img_proc.colorpxls_rght[0]
.sym 37624 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37628 img_proc.colorpxls_left[6]
.sym 37629 img_proc.colorpxls_left[8]
.sym 37631 img_proc.colorpxls_left[9]
.sym 37633 img_proc.colorpxls_left[10]
.sym 37635 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37636 img_proc.colorpxls[2]
.sym 37637 img_proc.colorpxls[4]
.sym 37638 img_proc.colorpxls[3]
.sym 37639 img_proc.colorpxls[5]
.sym 37640 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 37645 img_proc.colorpxls_left[8]
.sym 37646 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37647 img_proc.colorpxls[2]
.sym 37648 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37650 proc_fb.dina_SB_LUT4_O_2_I1
.sym 37651 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37655 img_proc.colorpxls_left[9]
.sym 37656 cam_fb.ram.2.1.0_RDATA_2
.sym 37657 img_proc.colorpxls_left[10]
.sym 37659 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37662 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37664 img_proc.colorpxls_left[1]
.sym 37665 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 37666 img_proc.colorpxls_left[5]
.sym 37667 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 37669 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37670 img_proc.colorpxls[6]
.sym 37674 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37676 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37677 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 37679 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37680 img_proc.colorpxls_left[8]
.sym 37683 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 37685 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37686 img_proc.colorpxls_left[9]
.sym 37689 $nextpnr_ICESTORM_LC_31$I3
.sym 37691 img_proc.colorpxls_left[10]
.sym 37692 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 37699 $nextpnr_ICESTORM_LC_31$I3
.sym 37702 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 37703 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37708 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37709 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37710 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37711 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37714 img_proc.colorpxls[2]
.sym 37715 img_proc.colorpxls_left[1]
.sym 37716 img_proc.colorpxls[6]
.sym 37717 img_proc.colorpxls_left[5]
.sym 37720 proc_fb.dina_SB_LUT4_O_2_I1
.sym 37721 cam_fb.ram.2.1.0_RDATA_2
.sym 37722 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 37723 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 37729 img_proc.colorpxls_left[2]
.sym 37730 img_proc.colorpxls_left[3]
.sym 37731 img_proc.colorpxls_left[4]
.sym 37732 img_proc.colorpxls_left[5]
.sym 37733 img_proc.colorpxls_left[6]
.sym 37734 img_proc.colorpxls_left[7]
.sym 37736 proc_fb.dina_SB_LUT4_O_1_I2
.sym 37737 proc_img_addr[1]
.sym 37738 capture_addr[9]
.sym 37744 cam_fb.ram.2.1.0_RDATA_2
.sym 37749 proc_img_pxl[10]
.sym 37751 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 37752 img_proc.colorpxls[8]
.sym 37753 img_proc.colorpxls[7]
.sym 37754 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37755 img_proc.colorpxls_bin012[2]
.sym 37756 img_proc.colorpxls[10]
.sym 37757 img_proc.colorpxls[9]
.sym 37758 img_proc.colorpxls[11]
.sym 37759 img_proc.colorpxls_bin012[4]
.sym 37760 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37761 img_proc.colorpxls_bin012[5]
.sym 37762 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37768 img_proc.colorpxls_bin012[5]
.sym 37770 img_proc.colorpxls_bin012[4]
.sym 37771 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37776 img_proc.colorpxls_bin012[1]
.sym 37778 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37780 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37781 img_proc.colorpxls_bin012[2]
.sym 37782 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 37783 img_proc.colorpxls_bin012[7]
.sym 37784 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 37785 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 37788 img_proc.colorpxls_bin012[6]
.sym 37791 img_proc.colorpxls_bin012[0]
.sym 37792 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37795 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37799 img_proc.colorpxls_bin012[3]
.sym 37800 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 37802 img_proc.colorpxls_bin012[0]
.sym 37803 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 37806 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 37808 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 37809 img_proc.colorpxls_bin012[1]
.sym 37812 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 37814 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 37815 img_proc.colorpxls_bin012[2]
.sym 37818 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 37820 img_proc.colorpxls_bin012[3]
.sym 37821 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 37824 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 37826 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 37827 img_proc.colorpxls_bin012[4]
.sym 37830 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 37832 img_proc.colorpxls_bin012[5]
.sym 37833 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 37836 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 37838 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 37839 img_proc.colorpxls_bin012[6]
.sym 37842 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 37844 img_proc.colorpxls_bin012[7]
.sym 37845 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 37850 img_proc.colorpxls_left[8]
.sym 37851 img_proc.colorpxls_left[9]
.sym 37852 img_proc.colorpxls_left[10]
.sym 37853 img_proc.colorpxls_left[0]
.sym 37854 img_proc.colorpxls_left[1]
.sym 37856 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 37860 proc_img_addr[4]
.sym 37863 img_proc.colorpxls_left[6]
.sym 37873 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 37875 img_proc.colorpxls_left[1]
.sym 37876 img_proc.colorpxls_bin012[9]
.sym 37878 img_proc.colorpxls_bin012[10]
.sym 37882 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 37885 img_proc.colorpxls_bin012[3]
.sym 37886 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 37894 img_proc.colorpxls_bin012[9]
.sym 37895 img_proc.colorpxls_bin012[4]
.sym 37896 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 37897 img_proc.colorpxls_bin012[6]
.sym 37898 img_proc.colorpxls_bin012[7]
.sym 37899 img_proc.colorpxls[7]
.sym 37902 img_proc.colorpxls_bin012[3]
.sym 37903 img_proc.colorpxls[1]
.sym 37904 img_proc.colorpxls_bin012[10]
.sym 37907 img_proc.colorpxls[4]
.sym 37908 img_proc.colorpxls[2]
.sym 37909 img_proc.colorpxls[5]
.sym 37912 img_proc.colorpxls[8]
.sym 37913 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37914 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37915 img_proc.colorpxls_bin012[8]
.sym 37916 img_proc.colorpxls[10]
.sym 37917 img_proc.colorpxls_bin012[0]
.sym 37918 img_proc.colorpxls_bin012[9]
.sym 37919 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37920 img_proc.colorpxls_bin012[1]
.sym 37922 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37923 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 37925 img_proc.colorpxls_bin012[8]
.sym 37926 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37929 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI[10]
.sym 37931 img_proc.colorpxls_bin012[9]
.sym 37932 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 37935 $nextpnr_ICESTORM_LC_32$I3
.sym 37937 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 37938 img_proc.colorpxls_bin012[10]
.sym 37945 $nextpnr_ICESTORM_LC_32$I3
.sym 37948 img_proc.colorpxls[5]
.sym 37949 img_proc.colorpxls[8]
.sym 37950 img_proc.colorpxls_bin012[4]
.sym 37951 img_proc.colorpxls_bin012[7]
.sym 37954 img_proc.colorpxls[2]
.sym 37955 img_proc.colorpxls_bin012[6]
.sym 37956 img_proc.colorpxls[7]
.sym 37957 img_proc.colorpxls_bin012[1]
.sym 37960 img_proc.colorpxls[4]
.sym 37961 img_proc.colorpxls_bin012[0]
.sym 37962 img_proc.colorpxls_bin012[3]
.sym 37963 img_proc.colorpxls[1]
.sym 37966 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 37967 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37968 img_proc.colorpxls_bin012[9]
.sym 37969 img_proc.colorpxls[10]
.sym 37973 controller.i_sccb.pr_sccb_st[0]
.sym 37974 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 37975 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 37978 img_proc.colorpxls_bin012[1]
.sym 37985 capture_data[11]
.sym 37993 capture_data[9]
.sym 37997 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 37998 img_proc.colorpxls_bin012[1]
.sym 37999 img_proc.colorpxls_left[0]
.sym 38001 img_proc.colorpxls[1]
.sym 38002 img_proc.colorpxls[4]
.sym 38003 img_proc.colorpxls_bin012[7]
.sym 38004 img_proc.colorpxls_bin012[9]
.sym 38005 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38018 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38019 img_proc.colorpxls_bin012[0]
.sym 38021 img_proc.colorpxls_bin012[7]
.sym 38026 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38028 img_proc.colorpxls_bin012[1]
.sym 38032 img_proc.colorpxls_bin012[2]
.sym 38033 img_proc.colorpxls_bin012[3]
.sym 38041 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38042 img_proc.colorpxls_bin012[4]
.sym 38043 img_proc.colorpxls_bin012[5]
.sym 38044 img_proc.colorpxls_bin012[6]
.sym 38046 $nextpnr_ICESTORM_LC_14$O
.sym 38048 img_proc.colorpxls_bin012[0]
.sym 38052 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38055 img_proc.colorpxls_bin012[1]
.sym 38058 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38059 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38061 img_proc.colorpxls_bin012[2]
.sym 38062 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 38064 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 38065 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38067 img_proc.colorpxls_bin012[3]
.sym 38068 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 38070 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 38071 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38072 img_proc.colorpxls_bin012[4]
.sym 38074 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 38076 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 38077 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38078 img_proc.colorpxls_bin012[5]
.sym 38080 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 38082 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 38083 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38084 img_proc.colorpxls_bin012[6]
.sym 38086 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 38088 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38089 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38091 img_proc.colorpxls_bin012[7]
.sym 38092 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 38093 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38094 clk50mhz_$glb_clk
.sym 38095 rst$SB_IO_IN_$glb_sr
.sym 38097 controller.i_sccb.cnt_8bits[1]
.sym 38098 controller.i_sccb.cnt_8bits[2]
.sym 38099 controller.i_sccb.cnt_8bits[0]
.sym 38101 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 38103 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 38105 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 38106 proc_img_pxl[3]
.sym 38115 controller.i_sccb.pr_sccb_st[0]
.sym 38119 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38121 img_proc.histogram[7][0]
.sym 38123 img_proc.colorpxls[3]
.sym 38124 img_proc.colorpxls[2]
.sym 38125 img_proc.colorpxls[4]
.sym 38126 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38127 img_proc.colorpxls[5]
.sym 38128 img_proc.col_inframe[5]
.sym 38129 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38130 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38131 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38132 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38137 img_proc.colorpxls_bin012[8]
.sym 38138 img_proc.colorpxls_bin012[9]
.sym 38139 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38143 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38146 proc_fb.dina_SB_LUT4_O_8_I2
.sym 38151 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38152 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38154 img_proc.col_inframe[5]
.sym 38157 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38158 img_proc.colorpxls_bin012[0]
.sym 38163 img_proc.colorpxls_bin012[10]
.sym 38165 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38167 img_proc.colorpxls_bin012[1]
.sym 38169 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 38170 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38172 img_proc.colorpxls_bin012[8]
.sym 38173 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 38175 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 38176 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38178 img_proc.colorpxls_bin012[9]
.sym 38179 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 38182 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38183 img_proc.colorpxls_bin012[10]
.sym 38185 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 38189 proc_fb.dina_SB_LUT4_O_8_I2
.sym 38191 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38194 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38195 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38196 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38197 img_proc.col_inframe[5]
.sym 38202 img_proc.colorpxls_bin012[0]
.sym 38203 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38207 img_proc.colorpxls_bin012[1]
.sym 38208 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38209 img_proc.colorpxls_bin012[0]
.sym 38216 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38217 clk50mhz_$glb_clk
.sym 38218 rst$SB_IO_IN_$glb_sr
.sym 38219 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38220 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38221 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38222 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38225 img_proc.histogram[7][3]
.sym 38226 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38230 proc_img_pxl[10]
.sym 38231 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38235 img_proc.colorpxls_bin012_SB_DFFER_Q_E
.sym 38239 proc_img_pxl[3]
.sym 38243 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38245 img_proc.colorpxls[8]
.sym 38246 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38248 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38249 img_proc.colorpxls[10]
.sym 38250 img_proc.colorpxls[7]
.sym 38251 img_proc.colorpxls[11]
.sym 38252 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38253 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38254 img_proc.colorpxls[9]
.sym 38260 img_proc.histogram[7][1]
.sym 38261 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38263 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38264 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38266 img_proc.histogram[7][4]
.sym 38267 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38273 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38274 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38281 img_proc.histogram[7][0]
.sym 38282 img_proc.histogram[7][3]
.sym 38286 img_proc.histogram[7][2]
.sym 38287 img_proc.histogram[7][7]
.sym 38288 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38289 img_proc.histogram[7][6]
.sym 38290 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38291 img_proc.histogram[7][5]
.sym 38292 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 38294 img_proc.histogram[7][0]
.sym 38295 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38298 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 38300 img_proc.histogram[7][1]
.sym 38301 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38304 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 38306 img_proc.histogram[7][2]
.sym 38307 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38310 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 38312 img_proc.histogram[7][3]
.sym 38313 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38316 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 38318 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38319 img_proc.histogram[7][4]
.sym 38322 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 38324 img_proc.histogram[7][5]
.sym 38325 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38328 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 38330 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38331 img_proc.histogram[7][6]
.sym 38334 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 38336 img_proc.histogram[7][7]
.sym 38337 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38342 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 38343 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38344 img_proc.histogram[7][2]
.sym 38345 img_proc.histogram[7][7]
.sym 38347 img_proc.histogram[7][6]
.sym 38348 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 38349 img_proc.histogram[7][8]
.sym 38352 proc_img_addr[5]
.sym 38353 proc_img_pxl[1]
.sym 38366 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 38367 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38370 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38371 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 38374 img_proc.histogram[0][2]
.sym 38377 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38378 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 38386 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38387 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38390 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38398 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38399 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38401 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38402 img_proc.histogram[7][7]
.sym 38405 img_proc.colorpxls[8]
.sym 38406 img_proc.histogram[7][8]
.sym 38409 img_proc.colorpxls[10]
.sym 38414 img_proc.colorpxls[9]
.sym 38415 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 38417 img_proc.histogram[7][8]
.sym 38418 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38421 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 38424 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38427 $nextpnr_ICESTORM_LC_35$I3
.sym 38430 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38437 $nextpnr_ICESTORM_LC_35$I3
.sym 38440 img_proc.colorpxls[9]
.sym 38441 img_proc.histogram[7][7]
.sym 38442 img_proc.colorpxls[8]
.sym 38443 img_proc.histogram[7][8]
.sym 38446 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38447 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38449 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38458 img_proc.colorpxls[10]
.sym 38465 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38466 img_proc.histogram[3][1]
.sym 38467 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 38468 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38469 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38470 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38471 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 38472 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38477 img_proc.histogram[7][1]
.sym 38479 img_proc.colorpxls[6]
.sym 38480 img_proc.histogram[7][7]
.sym 38485 img_proc.histogram[7][4]
.sym 38488 img_proc.histogram[7][2]
.sym 38489 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38490 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38491 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38493 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38495 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38496 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38497 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38498 img_proc.colorpxls[1]
.sym 38500 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 38506 img_proc.histogram[0][3]
.sym 38507 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38508 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38511 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38512 img_proc.histogram[0][1]
.sym 38514 img_proc.histogram[0][5]
.sym 38518 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38519 img_proc.histogram[0][0]
.sym 38520 img_proc.histogram[0][7]
.sym 38521 img_proc.histogram[0][4]
.sym 38522 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38525 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38526 img_proc.histogram[0][6]
.sym 38527 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38531 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38534 img_proc.histogram[0][2]
.sym 38538 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 38540 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 38541 img_proc.histogram[0][0]
.sym 38544 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 38546 img_proc.histogram[0][1]
.sym 38547 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 38550 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 38552 img_proc.histogram[0][2]
.sym 38553 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 38556 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 38558 img_proc.histogram[0][3]
.sym 38559 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 38562 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[5]
.sym 38564 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 38565 img_proc.histogram[0][4]
.sym 38568 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[6]
.sym 38570 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 38571 img_proc.histogram[0][5]
.sym 38574 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[7]
.sym 38576 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 38577 img_proc.histogram[0][6]
.sym 38580 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 38582 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 38583 img_proc.histogram[0][7]
.sym 38588 img_proc.histogram[3][0]
.sym 38589 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 38590 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 38591 img_proc.histogram[3][5]
.sym 38592 img_proc.histogram[3][7]
.sym 38593 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38594 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38595 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38598 proc_img_pxl[9]
.sym 38608 img_proc.histogram[0][1]
.sym 38610 img_proc.histogram[0][5]
.sym 38612 img_proc.histogram[7][0]
.sym 38613 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38614 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38615 img_proc.col_rg[3]
.sym 38616 img_proc.colorpxls[3]
.sym 38617 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38620 img_proc.col_inframe[5]
.sym 38622 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38624 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 38635 img_proc.histogram[0][8]
.sym 38641 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 38642 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38643 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38647 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38649 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38653 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38655 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38658 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38661 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[9]
.sym 38663 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38664 img_proc.histogram[0][8]
.sym 38667 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI[10]
.sym 38670 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38673 $nextpnr_ICESTORM_LC_34$I3
.sym 38675 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 38683 $nextpnr_ICESTORM_LC_34$I3
.sym 38686 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38693 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38699 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 38705 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38708 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 38709 clk50mhz_$glb_clk
.sym 38710 rst$SB_IO_IN_$glb_sr
.sym 38711 img_proc.histogram[3][2]
.sym 38712 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38713 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38714 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38715 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38716 img_proc.histogram[3][6]
.sym 38717 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38718 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 38721 proc_img_addr[9]
.sym 38725 capture_addr[5]
.sym 38726 capture_addr[4]
.sym 38732 capture_addr[6]
.sym 38735 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38736 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38738 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38739 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38740 img_proc.histogram[0][2]
.sym 38743 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38744 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38745 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38746 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 38752 cam_fb.ram.0.1.0_RDATA_2
.sym 38753 proc_fb.dina_SB_LUT4_O_10_I1
.sym 38754 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38757 img_proc.histogram[6][6]
.sym 38759 img_proc.histogram[1][4]
.sym 38761 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38764 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38765 img_proc.col_inframe[5]
.sym 38766 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38767 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38768 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38771 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 38772 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2
.sym 38773 img_proc.histogram[3][6]
.sym 38774 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38776 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1
.sym 38777 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38778 img_proc.histogram[6][4]
.sym 38779 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38780 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38785 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38786 proc_fb.dina_SB_LUT4_O_10_I1
.sym 38787 cam_fb.ram.0.1.0_RDATA_2
.sym 38788 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 38791 img_proc.histogram[3][6]
.sym 38792 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38793 img_proc.histogram[6][6]
.sym 38794 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38799 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38803 img_proc.histogram[6][4]
.sym 38804 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38805 img_proc.histogram[1][4]
.sym 38806 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38809 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 38810 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 38811 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2
.sym 38812 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1
.sym 38816 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38822 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38823 img_proc.col_inframe[5]
.sym 38829 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 38831 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38832 clk50mhz_$glb_clk
.sym 38833 rst$SB_IO_IN_$glb_sr
.sym 38834 img_proc.histogram[1][2]
.sym 38835 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 38836 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 38837 img_proc.histogram[1][3]
.sym 38838 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 38839 img_proc.histogram[1][5]
.sym 38840 img_proc.histogram[1][7]
.sym 38841 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38845 proc_img_addr[2]
.sym 38846 cam_fb.ram.0.1.0_RDATA_2
.sym 38848 capture_addr[1]
.sym 38849 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38850 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38851 proc_fb.dina_SB_LUT4_O_11_I2
.sym 38855 img_proc.histogram[1][4]
.sym 38856 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38858 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38860 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38862 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 38866 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38868 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 38875 img_proc.histogram[3][2]
.sym 38876 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38877 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38878 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38879 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38880 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38881 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38882 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38884 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38885 img_proc.col_inframe[4]
.sym 38886 img_proc.histogram[7][2]
.sym 38887 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38888 img_proc.histogram[7][7]
.sym 38889 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38890 img_proc.histogram[2][2]
.sym 38892 img_proc.col_inframe[5]
.sym 38893 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38898 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38899 img_proc.histogram[1][2]
.sym 38900 img_proc.histogram[0][2]
.sym 38901 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38902 img_proc.histogram[6][7]
.sym 38903 img_proc.histogram[5][2]
.sym 38906 img_proc.col_rg[3]
.sym 38908 img_proc.histogram[7][7]
.sym 38909 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38910 img_proc.histogram[6][7]
.sym 38911 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38914 img_proc.histogram[1][2]
.sym 38915 img_proc.histogram[0][2]
.sym 38916 img_proc.col_inframe[5]
.sym 38917 img_proc.col_rg[3]
.sym 38921 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 38922 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 38923 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38926 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38932 img_proc.histogram[2][2]
.sym 38933 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38934 img_proc.histogram[3][2]
.sym 38935 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38938 img_proc.col_inframe[4]
.sym 38940 img_proc.col_inframe[5]
.sym 38941 img_proc.col_rg[3]
.sym 38944 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38945 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38946 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38947 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38950 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38951 img_proc.histogram[7][2]
.sym 38952 img_proc.histogram[5][2]
.sym 38953 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 38954 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 38955 clk50mhz_$glb_clk
.sym 38956 rst$SB_IO_IN_$glb_sr
.sym 38958 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 38959 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 38960 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 38961 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 38962 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 38963 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 38964 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38971 img_proc.col_inframe[4]
.sym 38974 img_proc.col_rg[3]
.sym 38983 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 38986 img_proc.histogram[2][4]
.sym 38988 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 38989 img_proc.histogram[5][2]
.sym 38991 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39000 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 39003 img_proc.histogram[2][3]
.sym 39004 img_proc.histogram[4][2]
.sym 39005 img_proc.col_inframe[5]
.sym 39008 img_proc.histogram[6][2]
.sym 39009 img_proc.col_inframe[4]
.sym 39011 img_proc.histogram[1][5]
.sym 39014 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39015 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39016 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39017 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39019 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39020 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39024 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39025 img_proc.histogram[6][5]
.sym 39027 img_proc.histogram[6][3]
.sym 39028 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39032 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 39037 img_proc.col_inframe[5]
.sym 39038 img_proc.histogram[4][2]
.sym 39039 img_proc.histogram[6][2]
.sym 39040 img_proc.col_inframe[4]
.sym 39045 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39049 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39055 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39056 img_proc.histogram[2][3]
.sym 39057 img_proc.histogram[6][3]
.sym 39058 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39061 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39067 img_proc.histogram[1][5]
.sym 39068 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39069 img_proc.histogram[6][5]
.sym 39070 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39076 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39077 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 39078 clk50mhz_$glb_clk
.sym 39079 rst$SB_IO_IN_$glb_sr
.sym 39080 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39081 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 39082 img_proc.histogram[5][2]
.sym 39083 img_proc.histogram[5][5]
.sym 39084 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 39085 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 39086 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39087 img_proc.histogram[5][7]
.sym 39091 proc_img_addr[8]
.sym 39092 img_proc.histogram[6][1]
.sym 39093 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39095 capture.pclk_rise
.sym 39110 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39115 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 39122 img_proc.histogram[2][8]
.sym 39123 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39124 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39126 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39127 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39128 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39129 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39130 img_proc.histogram[2][5]
.sym 39131 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39132 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39133 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39134 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39136 img_proc.histogram[6][8]
.sym 39140 img_proc.histogram[5][5]
.sym 39144 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39157 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 39163 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 39168 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 39172 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39173 img_proc.histogram[6][8]
.sym 39174 img_proc.histogram[2][8]
.sym 39175 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39178 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39179 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39180 img_proc.histogram[2][5]
.sym 39181 img_proc.histogram[5][5]
.sym 39184 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 39193 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 39196 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 39197 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 39198 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 39200 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39201 clk50mhz_$glb_clk
.sym 39202 rst$SB_IO_IN_$glb_sr
.sym 39203 img_proc.histogram[2][7]
.sym 39206 img_proc.histogram[2][0]
.sym 39210 img_proc.histogram[2][1]
.sym 39213 proc_img_addr[1]
.sym 39215 capture.vsync_3up
.sym 39219 capture_addr[5]
.sym 39221 capture_addr[6]
.sym 39222 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39223 capture_addr[4]
.sym 39252 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39255 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39259 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39261 proc_img_addr[4]
.sym 39285 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 39289 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39319 proc_img_addr[4]
.sym 39323 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 39324 clk50mhz_$glb_clk
.sym 39325 rst$SB_IO_IN_$glb_sr
.sym 39336 proc_img_addr[4]
.sym 39344 capture.href_rg2
.sym 39345 capture_addr[1]
.sym 39466 $PACKER_GND_NET
.sym 39515 proc_img_pxl[3]
.sym 39530 proc_img_pxl[3]
.sym 39582 proc_img_pxl[3]
.sym 40164 controller.i_regs.cnt300ms[0]
.sym 40166 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40167 controller.i_regs.cnt300ms[2]
.sym 40168 controller.i_regs.cnt300ms[4]
.sym 40169 controller.i_regs.cnt300ms[5]
.sym 40170 controller.i_regs.cnt300ms[3]
.sym 40171 controller.i_regs.cnt300ms[6]
.sym 40187 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40211 controller.i_regs.cnt300ms[7]
.sym 40220 controller.i_regs.cnt300ms[1]
.sym 40222 controller.i_regs.cnt300ms[0]
.sym 40225 controller.i_regs.cnt300ms[2]
.sym 40228 controller.i_regs.cnt300ms[3]
.sym 40229 controller.i_regs.cnt300ms[6]
.sym 40230 controller.i_regs.cnt300ms[0]
.sym 40234 controller.i_regs.cnt300ms[4]
.sym 40235 controller.i_regs.cnt300ms[5]
.sym 40238 $nextpnr_ICESTORM_LC_3$O
.sym 40240 controller.i_regs.cnt300ms[0]
.sym 40244 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 40247 controller.i_regs.cnt300ms[1]
.sym 40248 controller.i_regs.cnt300ms[0]
.sym 40250 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 40252 controller.i_regs.cnt300ms[2]
.sym 40254 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 40256 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 40258 controller.i_regs.cnt300ms[3]
.sym 40260 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 40262 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 40264 controller.i_regs.cnt300ms[4]
.sym 40266 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 40268 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 40270 controller.i_regs.cnt300ms[5]
.sym 40272 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 40274 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 40276 controller.i_regs.cnt300ms[6]
.sym 40278 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 40280 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 40283 controller.i_regs.cnt300ms[7]
.sym 40284 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 40292 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40293 controller.i_regs.cnt300ms[9]
.sym 40294 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40295 controller.i_regs.cnt300ms[12]
.sym 40296 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40298 controller.i_regs.cnt300ms[10]
.sym 40302 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 40307 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40316 led[2]$SB_IO_OUT
.sym 40329 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40364 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 40374 controller.i_regs.cnt300ms[13]
.sym 40376 controller.i_regs.cnt300ms[11]
.sym 40378 controller.i_regs.cnt300ms[14]
.sym 40381 controller.i_regs.cnt300ms[15]
.sym 40383 controller.i_regs.cnt300ms[8]
.sym 40388 controller.i_regs.cnt300ms[12]
.sym 40391 controller.i_regs.cnt300ms[10]
.sym 40394 controller.i_regs.cnt300ms[9]
.sym 40401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 40403 controller.i_regs.cnt300ms[8]
.sym 40405 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 40407 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 40409 controller.i_regs.cnt300ms[9]
.sym 40411 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 40413 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 40416 controller.i_regs.cnt300ms[10]
.sym 40417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 40419 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 40422 controller.i_regs.cnt300ms[11]
.sym 40423 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 40425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 40427 controller.i_regs.cnt300ms[12]
.sym 40429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 40431 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 40434 controller.i_regs.cnt300ms[13]
.sym 40435 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 40437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 40440 controller.i_regs.cnt300ms[14]
.sym 40441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 40443 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 40446 controller.i_regs.cnt300ms[15]
.sym 40447 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 40453 controller.i_regs.cnt300ms[20]
.sym 40456 controller.i_regs.cnt300ms[16]
.sym 40461 orig_img_addr[1]
.sym 40467 $PACKER_VCC_NET
.sym 40477 orig_img_addr[1]
.sym 40478 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40487 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 40492 controller.i_regs.cnt300ms[18]
.sym 40499 controller.i_regs.cnt300ms[23]
.sym 40502 controller.i_regs.cnt300ms[21]
.sym 40504 controller.i_regs.cnt300ms[22]
.sym 40506 controller.i_regs.cnt300ms[19]
.sym 40507 controller.i_regs.cnt300ms[17]
.sym 40510 controller.i_regs.cnt300ms[20]
.sym 40511 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40513 controller.i_regs.cnt300ms[16]
.sym 40519 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40524 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 40526 controller.i_regs.cnt300ms[16]
.sym 40528 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 40530 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 40532 controller.i_regs.cnt300ms[17]
.sym 40534 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 40536 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 40539 controller.i_regs.cnt300ms[18]
.sym 40540 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 40542 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 40545 controller.i_regs.cnt300ms[19]
.sym 40546 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 40548 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 40551 controller.i_regs.cnt300ms[20]
.sym 40552 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 40554 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 40557 controller.i_regs.cnt300ms[21]
.sym 40558 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 40560 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 40562 controller.i_regs.cnt300ms[22]
.sym 40564 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 40567 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40568 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 40569 controller.i_regs.cnt300ms[23]
.sym 40570 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 40572 clk50mhz_$glb_clk
.sym 40573 rst$SB_IO_IN_$glb_sr
.sym 40588 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 40589 capture_data[7]
.sym 40591 orig_img_addr[0]
.sym 40592 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 40595 controller.i_regs.pr_ctrl_st[0]
.sym 40607 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40627 rst$SB_IO_IN
.sym 40680 rst$SB_IO_IN
.sym 40707 img_proc.colorpxls_left[9]
.sym 40708 controller.i_sccb.pr_sccb_st[0]
.sym 40713 orig_img_addr[3]
.sym 40717 capture_data[5]
.sym 40720 orig_img_addr[2]
.sym 40762 orig_img_addr[0]
.sym 40763 orig_img_addr[1]
.sym 40767 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40778 orig_img_addr[1]
.sym 40779 orig_img_addr[0]
.sym 40780 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 40818 clk50mhz_$glb_clk
.sym 40819 rst$SB_IO_IN_$glb_sr
.sym 40830 controller.i_sccb.send_data_SB_LUT4_I3_O
.sym 40836 orig_img_addr[1]
.sym 40837 orig_img_addr[9]
.sym 40855 controller.i_sccb.clr_datarg
.sym 40862 cam_fb.ram.1.4.0_RDATA_3
.sym 40869 controller.i_sccb.send_rg[20]
.sym 40875 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 40876 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 40879 controller.i_sccb.clr_datarg
.sym 40880 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40892 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 40894 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 40895 cam_fb.ram.1.4.0_RDATA_3
.sym 40896 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 40897 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 40936 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 40937 controller.i_sccb.clr_datarg
.sym 40938 controller.i_sccb.send_rg[20]
.sym 40940 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 40941 clk50mhz_$glb_clk
.sym 40942 rst$SB_IO_IN_$glb_sr
.sym 40955 controller.i_sccb.send_rg[20]
.sym 40963 cam_fb.ram.0.3.0_RCLKE
.sym 40969 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40973 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40978 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 41080 cam_fb.ram.1.1.0_RDATA
.sym 41090 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41099 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41101 controller.i_sccb.clr_datarg
.sym 41108 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41112 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41113 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41124 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41126 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41127 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41128 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41132 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41133 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41134 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41138 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41146 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41147 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41149 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41153 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41154 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41155 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41170 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41171 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41173 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41176 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41177 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41178 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41182 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41183 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41185 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41190 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41191 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41192 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41193 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41194 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41195 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41196 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41205 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41207 capture_data[6]
.sym 41209 capture_data[8]
.sym 41212 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41213 img_proc.colorpxls_left[8]
.sym 41216 img_proc.colorpxls_left[7]
.sym 41217 img_proc.colorpxls_left[1]
.sym 41218 img_proc.colorpxls_rght[2]
.sym 41219 img_proc.colorpxls_left[0]
.sym 41221 img_proc.colorpxls_left[1]
.sym 41222 img_proc.colorpxls_left[10]
.sym 41224 img_proc.colorpxls_rght[5]
.sym 41232 img_proc.colorpxls_left[0]
.sym 41236 img_proc.colorpxls_left[4]
.sym 41237 img_proc.colorpxls_left[3]
.sym 41241 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 41242 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 41243 img_proc.colorpxls_left[2]
.sym 41244 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41249 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 41250 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 41252 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41255 img_proc.colorpxls_left[6]
.sym 41258 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41260 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41261 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41263 img_proc.colorpxls_left[0]
.sym 41269 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41270 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41271 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41275 img_proc.colorpxls_left[2]
.sym 41282 img_proc.colorpxls_left[6]
.sym 41290 img_proc.colorpxls_left[3]
.sym 41293 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41295 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41296 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41299 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 41300 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 41301 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 41302 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 41306 img_proc.colorpxls_left[4]
.sym 41312 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41313 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41314 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 41315 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41316 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41317 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41318 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41319 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41331 img_proc.colorpxls[5]
.sym 41335 capture_data[10]
.sym 41336 img_proc.colorpxls_rght[6]
.sym 41337 img_proc.colorpxls_rght[8]
.sym 41338 img_proc.colorpxls_rght[7]
.sym 41339 img_proc.colorpxls_rght[9]
.sym 41340 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41341 img_proc.colorpxls_rght[10]
.sym 41343 img_proc.colorpxls_rght[1]
.sym 41344 img_proc.colorpxls_left[9]
.sym 41345 img_proc.colorpxls_rght[0]
.sym 41346 img_proc.colorpxls_rght[3]
.sym 41347 controller.i_sccb.clr_datarg
.sym 41353 img_proc.colorpxls_left[9]
.sym 41357 img_proc.colorpxls_rght[10]
.sym 41363 img_proc.colorpxls_rght[9]
.sym 41367 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41369 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41371 img_proc.colorpxls_rght[2]
.sym 41373 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 41374 img_proc.colorpxls_rght[5]
.sym 41375 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41376 img_proc.colorpxls_left[7]
.sym 41377 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41378 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41379 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 41382 img_proc.colorpxls_left[10]
.sym 41384 img_proc.colorpxls_rght[7]
.sym 41387 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41388 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41389 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 41394 img_proc.colorpxls_rght[5]
.sym 41400 img_proc.colorpxls_rght[7]
.sym 41405 img_proc.colorpxls_left[10]
.sym 41407 img_proc.colorpxls_rght[10]
.sym 41410 img_proc.colorpxls_left[9]
.sym 41411 img_proc.colorpxls_left[7]
.sym 41412 img_proc.colorpxls_rght[7]
.sym 41413 img_proc.colorpxls_rght[9]
.sym 41419 img_proc.colorpxls_rght[2]
.sym 41422 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 41424 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 41425 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41428 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 41430 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 41431 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 41437 img_proc.colorpxls_rght[2]
.sym 41438 img_proc.colorpxls_rght[3]
.sym 41439 img_proc.colorpxls_rght[4]
.sym 41440 img_proc.colorpxls_rght[5]
.sym 41441 img_proc.colorpxls_rght[6]
.sym 41442 img_proc.colorpxls_rght[7]
.sym 41452 img_proc.colorpxls_left[5]
.sym 41453 $PACKER_VCC_NET
.sym 41477 img_proc.colorpxls_left[6]
.sym 41478 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41480 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41481 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41482 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41484 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41485 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41486 img_proc.colorpxls_left[7]
.sym 41489 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41490 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41491 img_proc.colorpxls_left[0]
.sym 41493 img_proc.colorpxls_left[1]
.sym 41495 img_proc.colorpxls_left[3]
.sym 41499 img_proc.colorpxls_left[5]
.sym 41501 img_proc.colorpxls_left[2]
.sym 41505 img_proc.colorpxls_left[4]
.sym 41508 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 41510 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41511 img_proc.colorpxls_left[0]
.sym 41514 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 41516 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41517 img_proc.colorpxls_left[1]
.sym 41518 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 41520 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 41522 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41523 img_proc.colorpxls_left[2]
.sym 41524 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 41526 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 41528 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41529 img_proc.colorpxls_left[3]
.sym 41530 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 41532 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 41534 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41535 img_proc.colorpxls_left[4]
.sym 41536 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 41538 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 41540 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41541 img_proc.colorpxls_left[5]
.sym 41542 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 41544 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 41546 img_proc.colorpxls_left[6]
.sym 41547 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41548 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 41550 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 41552 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41553 img_proc.colorpxls_left[7]
.sym 41554 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 41558 img_proc.colorpxls_rght[8]
.sym 41559 img_proc.colorpxls_rght[9]
.sym 41560 img_proc.colorpxls_rght[10]
.sym 41561 img_proc.colorpxls_rght[1]
.sym 41562 img_proc.colorpxls_rght[0]
.sym 41563 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41564 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41565 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 41570 cam_fb.ram.2.2.0_RDATA
.sym 41571 img_proc.colorpxls_left[6]
.sym 41573 img_proc.colorpxls_rght[3]
.sym 41582 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41585 controller.i_sccb.clr_datarg
.sym 41587 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41591 img_proc.colorpxls_rght[8]
.sym 41592 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41593 img_proc.colorpxls_rght[9]
.sym 41594 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 41610 img_proc.colorpxls_rght[3]
.sym 41614 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41619 img_proc.colorpxls_rght[0]
.sym 41620 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41623 img_proc.colorpxls_left[10]
.sym 41625 img_proc.colorpxls_rght[10]
.sym 41626 img_proc.colorpxls_rght[1]
.sym 41628 img_proc.colorpxls_left[8]
.sym 41629 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41630 img_proc.colorpxls_left[9]
.sym 41631 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 41633 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41634 img_proc.colorpxls_left[8]
.sym 41635 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 41637 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 41639 img_proc.colorpxls_left[9]
.sym 41640 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41641 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 41643 $nextpnr_ICESTORM_LC_10$I3
.sym 41645 img_proc.colorpxls_left[10]
.sym 41646 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41647 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 41653 $nextpnr_ICESTORM_LC_10$I3
.sym 41658 img_proc.colorpxls_rght[3]
.sym 41665 img_proc.colorpxls_rght[1]
.sym 41668 img_proc.colorpxls_rght[0]
.sym 41674 img_proc.colorpxls_rght[10]
.sym 41687 controller.i_sccb.send_rg[22]
.sym 41696 img_proc.colorpxls_rght[1]
.sym 41701 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 41705 img_proc.colorpxls_left[8]
.sym 41707 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 41708 img_proc.colorpxls_left[7]
.sym 41709 img_proc.colorpxls_left[10]
.sym 41711 img_proc.colorpxls_left[0]
.sym 41713 img_proc.colorpxls_left[1]
.sym 41716 img_proc.col_inframe[5]
.sym 41722 img_proc.colorpxls[1]
.sym 41724 img_proc.colorpxls_left[2]
.sym 41726 img_proc.colorpxls_left[4]
.sym 41728 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41729 img_proc.colorpxls_left[0]
.sym 41732 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41733 img_proc.colorpxls_left[3]
.sym 41736 img_proc.colorpxls_left[6]
.sym 41737 img_proc.colorpxls_left[7]
.sym 41738 img_proc.colorpxls_left[8]
.sym 41739 img_proc.colorpxls[10]
.sym 41740 img_proc.colorpxls[7]
.sym 41741 img_proc.colorpxls[3]
.sym 41742 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41743 img_proc.colorpxls[8]
.sym 41744 img_proc.colorpxls_left[9]
.sym 41745 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41746 img_proc.colorpxls[4]
.sym 41748 img_proc.colorpxls[9]
.sym 41749 img_proc.colorpxls[11]
.sym 41750 img_proc.colorpxls_left[10]
.sym 41752 img_proc.colorpxls[5]
.sym 41761 img_proc.colorpxls_left[10]
.sym 41762 img_proc.colorpxls_left[7]
.sym 41763 img_proc.colorpxls[8]
.sym 41764 img_proc.colorpxls[11]
.sym 41767 img_proc.colorpxls[1]
.sym 41768 img_proc.colorpxls[4]
.sym 41769 img_proc.colorpxls_left[3]
.sym 41770 img_proc.colorpxls_left[0]
.sym 41774 img_proc.colorpxls_left[7]
.sym 41779 img_proc.colorpxls_left[4]
.sym 41780 img_proc.colorpxls[10]
.sym 41781 img_proc.colorpxls_left[9]
.sym 41782 img_proc.colorpxls[5]
.sym 41785 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41786 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41787 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41788 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 41791 img_proc.colorpxls_left[8]
.sym 41792 img_proc.colorpxls[9]
.sym 41793 img_proc.colorpxls_left[2]
.sym 41794 img_proc.colorpxls[3]
.sym 41798 img_proc.colorpxls[7]
.sym 41799 img_proc.colorpxls_left[6]
.sym 41806 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 41809 controller.i_sccb.send_rg[23]
.sym 41815 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 41825 controller.i_sccb.send_rg[21]
.sym 41828 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41835 img_proc.colorpxls_left[9]
.sym 41836 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41839 controller.i_sccb.clr_datarg
.sym 41848 img_proc.colorpxls_left[0]
.sym 41849 img_proc.colorpxls_left[1]
.sym 41850 img_proc.colorpxls_left[5]
.sym 41854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41855 img_proc.colorpxls_left[2]
.sym 41856 img_proc.colorpxls_left[3]
.sym 41857 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41860 img_proc.colorpxls_left[7]
.sym 41863 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 41864 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41873 img_proc.colorpxls_left[4]
.sym 41875 img_proc.colorpxls_left[6]
.sym 41877 $nextpnr_ICESTORM_LC_18$O
.sym 41879 img_proc.colorpxls_left[0]
.sym 41883 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 41885 img_proc.colorpxls_left[1]
.sym 41889 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 41890 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41891 img_proc.colorpxls_left[2]
.sym 41893 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 41895 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 41896 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41897 img_proc.colorpxls_left[3]
.sym 41899 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 41901 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 41902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41903 img_proc.colorpxls_left[4]
.sym 41905 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 41907 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 41908 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41910 img_proc.colorpxls_left[5]
.sym 41911 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 41913 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 41914 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41915 img_proc.colorpxls_left[6]
.sym 41917 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 41919 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 41920 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41921 img_proc.colorpxls_left[7]
.sym 41923 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 41924 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 41925 clk50mhz_$glb_clk
.sym 41926 rst$SB_IO_IN_$glb_sr
.sym 41928 controller.i_sccb.cnt_sclk_div4[1]
.sym 41929 controller.i_sccb.cnt_sclk_div4[2]
.sym 41930 controller.i_sccb.cnt_sclk_div4[3]
.sym 41931 controller.i_sccb.cnt_sclk_div4[4]
.sym 41932 controller.i_sccb.cnt_sclk_div4[5]
.sym 41933 controller.i_sccb.cnt_sclk_div4[6]
.sym 41934 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 41936 orig_img_addr[1]
.sym 41938 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 41939 img_proc.colorpxls[1]
.sym 41944 $PACKER_VCC_NET
.sym 41949 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 41950 $PACKER_VCC_NET
.sym 41960 img_proc.colorpxls[5]
.sym 41963 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 41969 img_proc.colorpxls_left[9]
.sym 41970 img_proc.colorpxls_left[10]
.sym 41971 img_proc.colorpxls_left[0]
.sym 41972 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 41979 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 41980 img_proc.colorpxls_left[1]
.sym 41986 img_proc.col_inframe[5]
.sym 41988 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 41992 img_proc.colorpxls_left[8]
.sym 41995 img_proc.colorpxls_left[0]
.sym 41996 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42000 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 42001 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42002 img_proc.colorpxls_left[8]
.sym 42004 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 42006 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 42007 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42009 img_proc.colorpxls_left[9]
.sym 42010 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 42014 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42015 img_proc.colorpxls_left[10]
.sym 42016 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 42020 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42021 img_proc.colorpxls_left[0]
.sym 42026 img_proc.colorpxls_left[1]
.sym 42027 img_proc.colorpxls_left[0]
.sym 42028 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42037 img_proc.col_inframe[5]
.sym 42039 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42040 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42047 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 42048 clk50mhz_$glb_clk
.sym 42049 rst$SB_IO_IN_$glb_sr
.sym 42051 controller.i_sccb.cnt_sclk_div4[0]
.sym 42052 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 42053 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 42055 controller.i_sccb.clr_datarg
.sym 42056 controller.i_sccb.pr_sccb_st[3]
.sym 42077 controller.i_sccb.clr_datarg
.sym 42079 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42080 img_proc.colorpxls[6]
.sym 42084 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42091 controller.i_sccb.pr_sccb_st[0]
.sym 42095 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42101 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 42106 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 42112 controller.i_sccb.clr_datarg
.sym 42113 img_proc.colorpxls_bin012[1]
.sym 42122 controller.i_sccb.pr_sccb_st[2]
.sym 42124 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42125 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 42126 controller.i_sccb.pr_sccb_st[0]
.sym 42127 controller.i_sccb.clr_datarg
.sym 42130 controller.i_sccb.clr_datarg
.sym 42131 controller.i_sccb.pr_sccb_st[2]
.sym 42132 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 42133 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42136 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 42157 img_proc.colorpxls_bin012[1]
.sym 42171 clk50mhz_$glb_clk
.sym 42172 rst$SB_IO_IN_$glb_sr
.sym 42176 controller.i_sccb.pr_sccb_st[4]
.sym 42178 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 42180 controller.i_sccb.pr_sccb_st[2]
.sym 42199 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 42203 img_proc.col_inframe[5]
.sym 42216 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 42218 $PACKER_VCC_NET
.sym 42219 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42225 controller.i_sccb.cnt_8bits[0]
.sym 42231 controller.i_sccb.cnt_8bits[1]
.sym 42232 controller.i_sccb.cnt_8bits[2]
.sym 42235 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 42245 controller.i_sccb.pr_sccb_st[2]
.sym 42246 $nextpnr_ICESTORM_LC_5$O
.sym 42249 controller.i_sccb.cnt_8bits[0]
.sym 42252 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 42253 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 42254 $PACKER_VCC_NET
.sym 42255 controller.i_sccb.cnt_8bits[1]
.sym 42256 controller.i_sccb.cnt_8bits[0]
.sym 42260 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 42261 controller.i_sccb.cnt_8bits[2]
.sym 42262 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 42266 controller.i_sccb.pr_sccb_st[2]
.sym 42268 controller.i_sccb.cnt_8bits[0]
.sym 42277 controller.i_sccb.cnt_8bits[1]
.sym 42278 controller.i_sccb.cnt_8bits[0]
.sym 42279 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42280 controller.i_sccb.cnt_8bits[2]
.sym 42289 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 42292 controller.i_sccb.pr_sccb_st[2]
.sym 42293 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 42294 clk50mhz_$glb_clk
.sym 42295 rst$SB_IO_IN_$glb_sr
.sym 42314 $PACKER_VCC_NET
.sym 42321 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42322 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 42323 img_proc.histogram[7][8]
.sym 42326 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42328 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42330 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42337 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42338 img_proc.colorpxls[7]
.sym 42339 img_proc.histogram[7][2]
.sym 42340 img_proc.colorpxls[5]
.sym 42344 img_proc.colorpxls[3]
.sym 42345 img_proc.colorpxls[2]
.sym 42346 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42347 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42348 img_proc.colorpxls[1]
.sym 42349 img_proc.colorpxls[4]
.sym 42350 img_proc.histogram[7][6]
.sym 42352 img_proc.colorpxls[6]
.sym 42354 img_proc.histogram[7][0]
.sym 42356 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42357 img_proc.histogram[7][1]
.sym 42360 img_proc.colorpxls[10]
.sym 42362 img_proc.colorpxls[11]
.sym 42363 img_proc.histogram[7][5]
.sym 42364 img_proc.histogram[7][3]
.sym 42368 img_proc.histogram[7][4]
.sym 42370 img_proc.colorpxls[6]
.sym 42371 img_proc.colorpxls[5]
.sym 42372 img_proc.histogram[7][4]
.sym 42373 img_proc.histogram[7][5]
.sym 42376 img_proc.colorpxls[7]
.sym 42377 img_proc.colorpxls[11]
.sym 42378 img_proc.colorpxls[10]
.sym 42379 img_proc.histogram[7][6]
.sym 42382 img_proc.histogram[7][1]
.sym 42383 img_proc.histogram[7][0]
.sym 42384 img_proc.colorpxls[1]
.sym 42385 img_proc.colorpxls[2]
.sym 42388 img_proc.colorpxls[3]
.sym 42389 img_proc.histogram[7][2]
.sym 42390 img_proc.colorpxls[4]
.sym 42391 img_proc.histogram[7][3]
.sym 42406 img_proc.histogram[7][3]
.sym 42412 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42413 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42414 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42415 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42420 img_proc.histogram[7][0]
.sym 42421 img_proc.histogram[7][5]
.sym 42422 img_proc.histogram[7][3]
.sym 42423 img_proc.histogram[7][1]
.sym 42426 img_proc.histogram[7][4]
.sym 42434 img_proc.colorpxls[1]
.sym 42445 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42448 img_proc.colorpxls[5]
.sym 42449 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 42462 img_proc.colorpxls[10]
.sym 42463 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42464 img_proc.colorpxls[4]
.sym 42465 img_proc.colorpxls[2]
.sym 42468 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42471 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 42472 img_proc.colorpxls[11]
.sym 42475 img_proc.colorpxls[6]
.sym 42480 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42481 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42483 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42484 img_proc.histogram[0][5]
.sym 42487 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42488 img_proc.histogram[0][3]
.sym 42489 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42491 img_proc.histogram[0][1]
.sym 42493 img_proc.histogram[0][1]
.sym 42494 img_proc.colorpxls[2]
.sym 42495 img_proc.colorpxls[4]
.sym 42496 img_proc.histogram[0][3]
.sym 42499 img_proc.histogram[0][5]
.sym 42500 img_proc.colorpxls[6]
.sym 42501 img_proc.colorpxls[11]
.sym 42502 img_proc.colorpxls[10]
.sym 42505 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42514 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42523 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42530 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42531 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42532 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42535 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42539 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 42540 clk50mhz_$glb_clk
.sym 42541 rst$SB_IO_IN_$glb_sr
.sym 42542 img_proc.histogram[0][5]
.sym 42545 img_proc.histogram[0][7]
.sym 42546 img_proc.histogram[0][3]
.sym 42548 img_proc.histogram[0][6]
.sym 42549 img_proc.histogram[0][1]
.sym 42554 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42563 img_proc.histogram[7][0]
.sym 42564 capture.blue_SB_DFFER_Q_E
.sym 42566 img_proc.histogram[7][5]
.sym 42567 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 42568 img_proc.histogram[7][3]
.sym 42569 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42571 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42572 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42574 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 42575 img_proc.histogram[0][5]
.sym 42576 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42584 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42585 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42586 img_proc.colorpxls[8]
.sym 42588 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42589 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42591 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 42592 img_proc.histogram[3][1]
.sym 42593 img_proc.colorpxls[9]
.sym 42594 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42595 img_proc.histogram[7][1]
.sym 42596 img_proc.histogram[7][6]
.sym 42597 img_proc.colorpxls[7]
.sym 42598 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42599 img_proc.colorpxls[3]
.sym 42601 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 42602 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42603 img_proc.histogram[0][2]
.sym 42604 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42605 img_proc.histogram[0][6]
.sym 42606 img_proc.histogram[0][4]
.sym 42607 img_proc.colorpxls[1]
.sym 42608 img_proc.colorpxls[5]
.sym 42609 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 42610 img_proc.histogram[0][7]
.sym 42611 img_proc.col_inframe[5]
.sym 42612 img_proc.histogram[0][0]
.sym 42613 img_proc.histogram[0][8]
.sym 42614 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42616 img_proc.histogram[0][6]
.sym 42617 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42618 img_proc.histogram[7][6]
.sym 42619 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42623 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42628 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42629 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42630 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42631 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42634 img_proc.histogram[0][8]
.sym 42635 img_proc.histogram[0][2]
.sym 42636 img_proc.colorpxls[9]
.sym 42637 img_proc.colorpxls[3]
.sym 42640 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42641 img_proc.col_inframe[5]
.sym 42642 img_proc.histogram[3][1]
.sym 42643 img_proc.histogram[7][1]
.sym 42646 img_proc.colorpxls[8]
.sym 42647 img_proc.histogram[0][7]
.sym 42648 img_proc.colorpxls[1]
.sym 42649 img_proc.histogram[0][0]
.sym 42652 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 42653 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 42655 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 42658 img_proc.colorpxls[7]
.sym 42659 img_proc.histogram[0][6]
.sym 42660 img_proc.histogram[0][4]
.sym 42661 img_proc.colorpxls[5]
.sym 42662 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42663 clk50mhz_$glb_clk
.sym 42664 rst$SB_IO_IN_$glb_sr
.sym 42665 img_proc.histogram[3][3]
.sym 42666 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42667 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42668 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42669 img_proc.histogram[3][8]
.sym 42670 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42671 img_proc.histogram[3][4]
.sym 42672 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42677 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42678 img_proc.histogram[0][6]
.sym 42679 cam_fb.ram.0.2.0_WCLKE
.sym 42681 $PACKER_VCC_NET
.sym 42682 $PACKER_VCC_NET
.sym 42686 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42687 $PACKER_VCC_NET
.sym 42692 img_proc.col_inframe[4]
.sym 42694 img_proc.col_inframe[5]
.sym 42696 img_proc.histogram[2][0]
.sym 42700 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 42706 img_proc.histogram[3][0]
.sym 42708 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42709 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42710 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 42716 img_proc.col_inframe[4]
.sym 42717 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42718 img_proc.col_inframe[5]
.sym 42719 img_proc.histogram[0][0]
.sym 42720 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42724 img_proc.col_rg[3]
.sym 42725 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42726 img_proc.histogram[7][5]
.sym 42729 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42731 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42732 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42733 img_proc.histogram[3][5]
.sym 42734 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42736 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42739 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 42745 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42746 img_proc.histogram[3][0]
.sym 42747 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42748 img_proc.histogram[0][0]
.sym 42752 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42753 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42754 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42759 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42766 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42769 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42771 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42772 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42777 img_proc.col_rg[3]
.sym 42778 img_proc.col_inframe[4]
.sym 42781 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42782 img_proc.histogram[7][5]
.sym 42783 img_proc.col_inframe[5]
.sym 42784 img_proc.histogram[3][5]
.sym 42785 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42786 clk50mhz_$glb_clk
.sym 42787 rst$SB_IO_IN_$glb_sr
.sym 42788 img_proc.histogram[5][8]
.sym 42789 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42790 img_proc.histogram[5][4]
.sym 42791 img_proc.histogram[5][3]
.sym 42792 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 42793 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42794 img_proc.histogram[5][0]
.sym 42795 img_proc.histogram[5][6]
.sym 42802 img_proc.col_rg[3]
.sym 42803 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42810 $PACKER_VCC_NET
.sym 42812 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42813 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42814 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42816 img_proc.histogram[7][8]
.sym 42817 img_proc.histogram[3][7]
.sym 42818 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 42820 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 42821 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42822 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42830 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42831 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42832 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42833 img_proc.histogram[7][0]
.sym 42835 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42836 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 42839 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42840 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42841 img_proc.histogram[2][4]
.sym 42842 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42843 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42844 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42846 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42848 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42849 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42850 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42851 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42854 img_proc.col_inframe[5]
.sym 42856 img_proc.histogram[2][0]
.sym 42857 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42858 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42860 img_proc.histogram[0][4]
.sym 42865 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42868 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42869 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42870 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42871 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42874 img_proc.histogram[7][0]
.sym 42875 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42876 img_proc.histogram[2][0]
.sym 42877 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42881 img_proc.col_inframe[5]
.sym 42883 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42887 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42889 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 42893 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42898 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42899 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42900 img_proc.histogram[0][4]
.sym 42901 img_proc.histogram[2][4]
.sym 42904 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 42905 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42906 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42907 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42908 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 42909 clk50mhz_$glb_clk
.sym 42910 rst$SB_IO_IN_$glb_sr
.sym 42911 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42912 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42913 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42914 img_proc.histogram[4][6]
.sym 42915 img_proc.histogram[4][4]
.sym 42916 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42917 img_proc.histogram[4][0]
.sym 42918 img_proc.histogram[4][7]
.sym 42929 img_proc.histogram[2][4]
.sym 42933 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 42936 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 42938 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42939 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 42942 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 42943 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42946 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 42954 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42955 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42957 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42958 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42959 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42960 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42961 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42962 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42963 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 42965 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 42966 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42967 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 42968 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42969 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42970 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 42971 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 42972 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42974 img_proc.histogram[1][7]
.sym 42977 img_proc.histogram[3][7]
.sym 42983 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 42986 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 42991 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42992 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42993 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42994 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42997 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 42999 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43000 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43004 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 43009 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43010 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43011 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43012 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43016 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43023 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43027 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43028 img_proc.histogram[1][7]
.sym 43029 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43030 img_proc.histogram[3][7]
.sym 43031 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 43032 clk50mhz_$glb_clk
.sym 43033 rst$SB_IO_IN_$glb_sr
.sym 43034 img_proc.histogram[4][3]
.sym 43035 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43036 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43037 img_proc.histogram[4][2]
.sym 43038 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43039 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 43040 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43041 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 43051 capture.pclk_rise
.sym 43052 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43053 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43054 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43057 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43058 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 43059 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43062 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43063 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 43064 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43065 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43066 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43067 img_proc.histogram[0][5]
.sym 43068 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43069 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43076 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43079 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43081 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43083 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43084 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43085 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43088 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43089 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43091 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43097 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43103 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43107 $nextpnr_ICESTORM_LC_21$O
.sym 43109 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43113 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43114 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43115 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 43117 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43119 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43120 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43122 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 43123 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43125 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43126 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43128 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 43129 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43131 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43132 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43133 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 43135 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43137 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43138 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43140 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 43141 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43143 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43144 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43146 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 43147 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43149 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43150 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43151 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 43153 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43157 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43158 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43160 img_proc.histogram[5][1]
.sym 43162 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43163 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43164 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43169 $PACKER_VCC_NET
.sym 43170 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 43174 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43176 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43183 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43187 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 43192 img_proc.histogram[2][0]
.sym 43193 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43198 img_proc.histogram[2][7]
.sym 43201 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43203 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43204 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43205 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43208 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43210 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43211 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43212 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43213 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 43214 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43216 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43220 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43221 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43222 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43223 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43226 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43227 img_proc.histogram[0][5]
.sym 43228 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43229 img_proc.histogram[5][7]
.sym 43232 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 43233 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 43234 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43237 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43238 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43240 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43246 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 43250 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 43255 img_proc.histogram[5][7]
.sym 43256 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43257 img_proc.histogram[2][7]
.sym 43258 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43261 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43263 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43264 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43267 img_proc.histogram[0][5]
.sym 43268 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 43269 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43270 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43273 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43277 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 43278 clk50mhz_$glb_clk
.sym 43279 rst$SB_IO_IN_$glb_sr
.sym 43299 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43300 $PACKER_VCC_NET
.sym 43303 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 43323 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43335 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43340 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43345 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43357 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 43374 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 43398 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 43400 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 43401 clk50mhz_$glb_clk
.sym 43402 rst$SB_IO_IN_$glb_sr
.sym 43663 capture_addr[7]
.sym 44219 led[2]$SB_IO_OUT
.sym 44233 led[2]$SB_IO_OUT
.sym 44283 controller.i_regs.cnt300ms[0]
.sym 44285 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44287 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44289 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44291 controller.i_regs.cnt300ms[0]
.sym 44294 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 44296 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44297 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44302 controller.i_regs.cnt300ms[2]
.sym 44303 controller.i_regs.cnt300ms[1]
.sym 44305 controller.i_regs.cnt300ms[3]
.sym 44307 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44316 controller.i_regs.cnt300ms[0]
.sym 44317 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44319 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44328 controller.i_regs.cnt300ms[3]
.sym 44329 controller.i_regs.cnt300ms[0]
.sym 44330 controller.i_regs.cnt300ms[1]
.sym 44331 controller.i_regs.cnt300ms[2]
.sym 44334 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44335 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 44336 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44341 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44342 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 44343 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44346 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44347 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 44348 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44352 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 44353 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44355 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44358 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44359 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 44360 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44363 clk50mhz_$glb_clk
.sym 44364 rst$SB_IO_IN_$glb_sr
.sym 44382 $PACKER_VCC_NET
.sym 44388 orig_img_addr[9]
.sym 44391 orig_img_addr[1]
.sym 44396 led[1]$SB_IO_OUT
.sym 44401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44416 led[0]$SB_IO_OUT
.sym 44447 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44448 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44450 controller.i_regs.cnt300ms[4]
.sym 44451 controller.i_regs.cnt300ms[5]
.sym 44453 controller.i_regs.cnt300ms[6]
.sym 44455 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44456 controller.i_regs.cnt300ms[20]
.sym 44457 controller.i_regs.cnt300ms[12]
.sym 44458 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44459 controller.i_regs.cnt300ms[16]
.sym 44463 controller.i_regs.cnt300ms[9]
.sym 44466 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44468 controller.i_regs.cnt300ms[10]
.sym 44470 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44472 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44476 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44477 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44479 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44480 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44481 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44482 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44485 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44487 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 44488 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44491 controller.i_regs.cnt300ms[12]
.sym 44492 controller.i_regs.cnt300ms[20]
.sym 44493 controller.i_regs.cnt300ms[16]
.sym 44494 controller.i_regs.cnt300ms[6]
.sym 44497 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 44498 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44499 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44503 controller.i_regs.cnt300ms[4]
.sym 44504 controller.i_regs.cnt300ms[5]
.sym 44505 controller.i_regs.cnt300ms[10]
.sym 44506 controller.i_regs.cnt300ms[9]
.sym 44515 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44516 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44517 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 44526 clk50mhz_$glb_clk
.sym 44527 rst$SB_IO_IN_$glb_sr
.sym 44551 cam_fb.ram.1.4.0_RDATA_2
.sym 44554 led[1]$SB_IO_OUT
.sym 44558 led[0]$SB_IO_OUT
.sym 44569 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44570 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44581 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44587 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44615 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44616 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44617 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 44633 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 44634 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 44635 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 44649 clk50mhz_$glb_clk
.sym 44650 rst$SB_IO_IN_$glb_sr
.sym 44664 $PACKER_VCC_NET
.sym 44669 cam_fb.ram.0.1.0_RCLKE
.sym 44914 orig_img_addr[8]
.sym 44919 capture_data[6]
.sym 45032 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 45049 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45152 capture_data[7]
.sym 45157 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 45161 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 45298 img_proc.colorpxls_rght[4]
.sym 45309 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45310 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45311 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45312 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45314 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45315 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45319 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45322 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45324 img_proc.colorpxls_rght[4]
.sym 45325 img_proc.colorpxls_rght[5]
.sym 45327 img_proc.colorpxls_rght[6]
.sym 45329 img_proc.colorpxls_rght[3]
.sym 45334 img_proc.colorpxls_rght[1]
.sym 45335 img_proc.colorpxls_rght[2]
.sym 45336 img_proc.colorpxls_rght[0]
.sym 45337 img_proc.colorpxls_rght[7]
.sym 45339 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45341 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45342 img_proc.colorpxls_rght[0]
.sym 45345 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45347 img_proc.colorpxls_rght[1]
.sym 45348 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45349 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45351 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45353 img_proc.colorpxls_rght[2]
.sym 45354 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45355 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45357 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45359 img_proc.colorpxls_rght[3]
.sym 45360 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45361 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45363 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45365 img_proc.colorpxls_rght[4]
.sym 45366 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45367 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45369 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45371 img_proc.colorpxls_rght[5]
.sym 45372 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45373 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45375 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45377 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45378 img_proc.colorpxls_rght[6]
.sym 45379 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45381 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45383 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45384 img_proc.colorpxls_rght[7]
.sym 45385 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45409 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 45425 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45430 img_proc.colorpxls_left[1]
.sym 45434 img_proc.colorpxls_left[8]
.sym 45435 img_proc.colorpxls_left[10]
.sym 45437 img_proc.colorpxls_left[7]
.sym 45444 img_proc.colorpxls_left[5]
.sym 45446 img_proc.colorpxls_rght[8]
.sym 45447 img_proc.colorpxls_left[9]
.sym 45448 img_proc.colorpxls_rght[9]
.sym 45450 img_proc.colorpxls_rght[10]
.sym 45453 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45460 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45462 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45464 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45465 img_proc.colorpxls_rght[8]
.sym 45466 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45468 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45470 img_proc.colorpxls_rght[9]
.sym 45471 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45472 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45475 img_proc.colorpxls_rght[10]
.sym 45476 img_proc.colorpxls_left[10]
.sym 45478 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45482 img_proc.colorpxls_left[1]
.sym 45488 img_proc.colorpxls_left[7]
.sym 45493 img_proc.colorpxls_left[5]
.sym 45500 img_proc.colorpxls_left[9]
.sym 45506 img_proc.colorpxls_left[8]
.sym 45514 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 45541 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45553 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45555 img_proc.colorpxls_rght[2]
.sym 45556 img_proc.colorpxls_rght[3]
.sym 45560 img_proc.colorpxls_rght[7]
.sym 45561 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45564 img_proc.colorpxls_rght[1]
.sym 45565 img_proc.colorpxls_rght[0]
.sym 45570 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45571 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 45574 img_proc.colorpxls_rght[5]
.sym 45575 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45578 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45581 img_proc.colorpxls_rght[4]
.sym 45583 img_proc.colorpxls_rght[6]
.sym 45585 $nextpnr_ICESTORM_LC_19$O
.sym 45587 img_proc.colorpxls_rght[0]
.sym 45591 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 45593 img_proc.colorpxls_rght[1]
.sym 45597 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 45598 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45600 img_proc.colorpxls_rght[2]
.sym 45601 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 45603 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 45604 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45606 img_proc.colorpxls_rght[3]
.sym 45607 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 45609 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 45610 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45611 img_proc.colorpxls_rght[4]
.sym 45613 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 45615 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 45616 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45618 img_proc.colorpxls_rght[5]
.sym 45619 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 45621 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 45622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45623 img_proc.colorpxls_rght[6]
.sym 45625 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 45627 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 45628 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45630 img_proc.colorpxls_rght[7]
.sym 45631 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 45632 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 45633 clk50mhz_$glb_clk
.sym 45634 rst$SB_IO_IN_$glb_sr
.sym 45655 img_proc.colorpxls_rght[3]
.sym 45671 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 45678 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 45679 img_proc.colorpxls_rght[1]
.sym 45680 img_proc.colorpxls_rght[0]
.sym 45684 img_proc.colorpxls_rght[8]
.sym 45687 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 45693 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45694 img_proc.colorpxls_rght[10]
.sym 45695 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45696 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45699 img_proc.col_inframe[5]
.sym 45701 img_proc.colorpxls_rght[9]
.sym 45703 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45704 img_proc.colorpxls_rght[0]
.sym 45708 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 45709 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45710 img_proc.colorpxls_rght[8]
.sym 45712 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 45714 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 45715 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45716 img_proc.colorpxls_rght[9]
.sym 45718 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 45721 img_proc.colorpxls_rght[10]
.sym 45722 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45724 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 45727 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45728 img_proc.colorpxls_rght[0]
.sym 45729 img_proc.colorpxls_rght[1]
.sym 45735 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45736 img_proc.colorpxls_rght[0]
.sym 45741 img_proc.colorpxls_rght[8]
.sym 45747 img_proc.colorpxls_rght[9]
.sym 45751 img_proc.col_inframe[5]
.sym 45752 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 45754 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 45755 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 45756 clk50mhz_$glb_clk
.sym 45757 rst$SB_IO_IN_$glb_sr
.sym 45774 img_proc.colorpxls_rght[9]
.sym 45783 img_proc.colorpxls_rght[10]
.sym 45785 img_proc.colorpxls_rght[1]
.sym 45801 controller.i_sccb.send_rg[21]
.sym 45811 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45830 controller.i_sccb.clr_datarg
.sym 45868 controller.i_sccb.clr_datarg
.sym 45870 controller.i_sccb.send_rg[21]
.sym 45871 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45878 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 45879 clk50mhz_$glb_clk
.sym 45880 rst$SB_IO_IN_$glb_sr
.sym 45883 controller.i_sccb.cnt_phases[1]
.sym 45884 controller.i_sccb.cnt_phases[0]
.sym 45887 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 45888 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 45910 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 45912 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 45927 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45928 controller.i_sccb.send_rg[22]
.sym 45948 controller.i_sccb.clr_datarg
.sym 45952 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 45968 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 45985 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 45986 controller.i_sccb.send_rg[22]
.sym 45987 controller.i_sccb.clr_datarg
.sym 46001 controller.i_sccb.send_data_SB_LUT4_I3_O_$glb_ce
.sym 46002 clk50mhz_$glb_clk
.sym 46003 rst$SB_IO_IN_$glb_sr
.sym 46009 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46011 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 46014 img_proc.histogram[7][4]
.sym 46035 controller.i_sccb.send_rg[23]
.sym 46046 controller.i_sccb.cnt_sclk_div4[1]
.sym 46047 controller.i_sccb.cnt_sclk_div4[2]
.sym 46048 controller.i_sccb.cnt_sclk_div4[3]
.sym 46051 controller.i_sccb.cnt_sclk_div4[6]
.sym 46054 controller.i_sccb.cnt_sclk_div4[0]
.sym 46058 controller.i_sccb.cnt_sclk_div4[5]
.sym 46066 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46073 controller.i_sccb.cnt_sclk_div4[4]
.sym 46074 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46077 $nextpnr_ICESTORM_LC_6$O
.sym 46080 controller.i_sccb.cnt_sclk_div4[0]
.sym 46083 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 46084 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46086 controller.i_sccb.cnt_sclk_div4[1]
.sym 46087 controller.i_sccb.cnt_sclk_div4[0]
.sym 46089 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 46090 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46092 controller.i_sccb.cnt_sclk_div4[2]
.sym 46093 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 46095 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 46096 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46098 controller.i_sccb.cnt_sclk_div4[3]
.sym 46099 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 46101 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 46102 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46103 controller.i_sccb.cnt_sclk_div4[4]
.sym 46105 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 46107 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 46108 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46109 controller.i_sccb.cnt_sclk_div4[5]
.sym 46111 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 46114 controller.i_sccb.cnt_sclk_div4[6]
.sym 46115 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46117 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 46120 controller.i_sccb.cnt_sclk_div4[1]
.sym 46121 controller.i_sccb.cnt_sclk_div4[0]
.sym 46122 controller.i_sccb.cnt_sclk_div4[3]
.sym 46123 controller.i_sccb.cnt_sclk_div4[2]
.sym 46125 clk50mhz_$glb_clk
.sym 46126 rst$SB_IO_IN_$glb_sr
.sym 46127 controller.i_sccb.cnt_4sclk[0]
.sym 46129 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46130 controller.i_sccb.cnt_4sclk[1]
.sym 46131 sdat_out_SB_LUT4_O_I0
.sym 46132 ov7670_sioc_SB_LUT4_O_I1
.sym 46133 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46134 sdat_on
.sym 46137 img_proc.histogram[0][1]
.sym 46173 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46174 controller.i_sccb.pr_sccb_st[3]
.sym 46179 controller.i_sccb.pr_sccb_st[4]
.sym 46181 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 46182 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46185 controller.i_sccb.cnt_sclk_div4[0]
.sym 46197 controller.i_sccb.clr_datarg
.sym 46198 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46207 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46209 controller.i_sccb.cnt_sclk_div4[0]
.sym 46216 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 46219 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46220 controller.i_sccb.pr_sccb_st[4]
.sym 46221 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46222 controller.i_sccb.pr_sccb_st[3]
.sym 46231 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46232 controller.i_sccb.clr_datarg
.sym 46233 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46234 controller.i_sccb.pr_sccb_st[4]
.sym 46237 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 46239 controller.i_sccb.pr_sccb_st[3]
.sym 46240 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46248 clk50mhz_$glb_clk
.sym 46249 rst$SB_IO_IN_$glb_sr
.sym 46251 sdat_out
.sym 46255 ov7670_sioc$SB_IO_OUT
.sym 46260 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46262 $PACKER_VCC_NET
.sym 46281 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46296 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 46297 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46298 controller.i_sccb.pr_sccb_st[2]
.sym 46302 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 46304 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46318 controller.i_sccb.pr_sccb_st[4]
.sym 46342 controller.i_sccb.pr_sccb_st[2]
.sym 46343 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46344 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 46345 controller.i_sccb.pr_sccb_st[4]
.sym 46354 controller.i_sccb.pr_sccb_st[2]
.sym 46356 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 46367 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 46369 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 46371 clk50mhz_$glb_clk
.sym 46372 rst$SB_IO_IN_$glb_sr
.sym 46515 $PACKER_VCC_NET
.sym 46539 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46541 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46543 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46548 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 46551 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46565 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 46576 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 46582 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46591 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46595 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46615 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46616 img_proc.histogram[7]_SB_DFFER_Q_E
.sym 46617 clk50mhz_$glb_clk
.sym 46618 rst$SB_IO_IN_$glb_sr
.sym 46645 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46662 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 46663 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46671 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46674 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 46675 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46683 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 46695 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 46713 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 46719 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46730 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 46737 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46739 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 46740 clk50mhz_$glb_clk
.sym 46741 rst$SB_IO_IN_$glb_sr
.sym 46759 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46760 $PACKER_VCC_NET
.sym 46768 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46769 img_proc.histogram[0][7]
.sym 46785 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 46787 img_proc.histogram[3][8]
.sym 46789 img_proc.histogram[3][4]
.sym 46790 img_proc.histogram[0][8]
.sym 46791 img_proc.histogram[5][8]
.sym 46793 img_proc.histogram[5][4]
.sym 46794 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46795 img_proc.histogram[0][3]
.sym 46796 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46798 img_proc.col_rg[3]
.sym 46801 img_proc.col_inframe[4]
.sym 46802 img_proc.histogram[1][8]
.sym 46803 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46805 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46806 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46807 img_proc.histogram[3][3]
.sym 46809 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46810 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46811 img_proc.col_inframe[5]
.sym 46817 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46822 img_proc.histogram[5][8]
.sym 46823 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46824 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46825 img_proc.histogram[3][8]
.sym 46828 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46829 img_proc.histogram[0][3]
.sym 46830 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46831 img_proc.histogram[3][3]
.sym 46835 img_proc.col_inframe[4]
.sym 46836 img_proc.col_inframe[5]
.sym 46837 img_proc.col_rg[3]
.sym 46842 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46846 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46847 img_proc.histogram[3][4]
.sym 46848 img_proc.histogram[5][4]
.sym 46849 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46854 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46858 img_proc.histogram[1][8]
.sym 46859 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46860 img_proc.histogram[0][8]
.sym 46861 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46862 img_proc.histogram[3]_SB_DFFER_Q_E
.sym 46863 clk50mhz_$glb_clk
.sym 46864 rst$SB_IO_IN_$glb_sr
.sym 46868 img_proc.histogram[1][8]
.sym 46870 img_proc.histogram[1][4]
.sym 46872 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46881 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46886 img_proc.histogram[0][8]
.sym 46892 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46895 img_proc.histogram[5][6]
.sym 46897 $PACKER_VCC_NET
.sym 46899 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 46900 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 46907 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46908 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46910 img_proc.histogram[4][4]
.sym 46917 img_proc.histogram[7][3]
.sym 46918 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 46922 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46923 img_proc.histogram[7][4]
.sym 46924 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 46926 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46929 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46931 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46933 img_proc.histogram[5][3]
.sym 46934 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46935 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 46936 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46937 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46940 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 46945 img_proc.histogram[7][4]
.sym 46946 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46947 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46948 img_proc.histogram[4][4]
.sym 46953 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 46960 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 46963 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 46965 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 46966 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46969 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46970 img_proc.histogram[5][3]
.sym 46971 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 46972 img_proc.histogram[7][3]
.sym 46978 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 46982 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 46985 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 46986 clk50mhz_$glb_clk
.sym 46987 rst$SB_IO_IN_$glb_sr
.sym 46989 img_proc.histogram[1][6]
.sym 46990 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 46993 img_proc.histogram[1][1]
.sym 46996 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47000 $PACKER_VCC_NET
.sym 47001 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47003 proc_fb.dina_SB_LUT4_O_9_I2
.sym 47005 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47007 $PACKER_VCC_NET
.sym 47011 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 47012 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47013 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47014 img_proc.histogram[2][6]
.sym 47016 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47019 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47022 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47031 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47032 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47035 img_proc.histogram[4][0]
.sym 47036 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47037 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47039 img_proc.histogram[0][7]
.sym 47040 img_proc.histogram[2][6]
.sym 47043 img_proc.histogram[5][0]
.sym 47044 img_proc.histogram[4][7]
.sym 47049 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47051 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47052 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47054 img_proc.histogram[1][6]
.sym 47055 img_proc.histogram[5][6]
.sym 47056 img_proc.histogram[4][6]
.sym 47057 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47059 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47060 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47062 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47063 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47064 img_proc.histogram[4][7]
.sym 47065 img_proc.histogram[0][7]
.sym 47068 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47069 img_proc.histogram[1][6]
.sym 47070 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47071 img_proc.histogram[2][6]
.sym 47074 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47075 img_proc.histogram[5][6]
.sym 47076 img_proc.histogram[4][6]
.sym 47077 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47080 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 47087 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 47092 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47093 img_proc.histogram[4][0]
.sym 47094 img_proc.histogram[5][0]
.sym 47095 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47098 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 47107 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 47108 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47109 clk50mhz_$glb_clk
.sym 47110 rst$SB_IO_IN_$glb_sr
.sym 47115 img_proc.histogram[4][8]
.sym 47117 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47152 img_proc.histogram[4][3]
.sym 47153 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47154 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47155 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47157 img_proc.histogram[7][8]
.sym 47158 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47160 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47162 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47164 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47165 img_proc.histogram[1][1]
.sym 47166 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47167 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47168 img_proc.histogram[6][1]
.sym 47169 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47170 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47171 img_proc.histogram[1][3]
.sym 47172 img_proc.histogram[4][8]
.sym 47173 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47174 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47176 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47177 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47179 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47182 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47188 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 47191 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47192 img_proc.histogram[4][8]
.sym 47193 img_proc.histogram[7][8]
.sym 47194 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47197 img_proc.histogram[6][1]
.sym 47198 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47199 img_proc.histogram[1][1]
.sym 47200 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47205 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 47209 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47210 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47211 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47212 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47215 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 47216 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 47218 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47221 img_proc.histogram[4][3]
.sym 47222 img_proc.histogram[1][3]
.sym 47223 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47224 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47227 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47228 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47229 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47230 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47231 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47232 clk50mhz_$glb_clk
.sym 47233 rst$SB_IO_IN_$glb_sr
.sym 47237 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47238 img_proc.histogram[4][5]
.sym 47240 img_proc.histogram[4][1]
.sym 47248 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 47250 img_proc.col_rg[3]
.sym 47254 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47281 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47283 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47285 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47286 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47287 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47294 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47295 img_proc.histogram[4][5]
.sym 47296 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47297 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47300 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47302 img_proc.histogram[5][1]
.sym 47304 img_proc.histogram[0][1]
.sym 47305 img_proc.histogram[4][1]
.sym 47306 img_proc.histogram[2][1]
.sym 47308 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47310 img_proc.histogram[4][5]
.sym 47314 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47315 img_proc.histogram[2][1]
.sym 47316 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47317 img_proc.histogram[5][1]
.sym 47327 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47340 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 47346 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 47347 img_proc.histogram[4][1]
.sym 47350 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47351 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47352 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47353 img_proc.histogram[0][1]
.sym 47354 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47355 clk50mhz_$glb_clk
.sym 47356 rst$SB_IO_IN_$glb_sr
.sym 47376 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 47377 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 47494 $PACKER_VCC_NET
.sym 47499 capture.vsync_3up
.sym 47500 img_proc.histogram[5]_SB_DFFER_Q_E
.sym 47985 $PACKER_VCC_NET
.sym 47992 $PACKER_GND_NET
.sym 48293 led[1]$SB_IO_OUT
.sym 48296 led[0]$SB_IO_OUT
.sym 48305 led[0]$SB_IO_OUT
.sym 48313 led[1]$SB_IO_OUT
.sym 48460 orig_img_addr[3]
.sym 48462 orig_img_addr[8]
.sym 48468 orig_img_addr[2]
.sym 48740 cam_fb.ram.1.4.0_RDATA_1
.sym 48741 cam_fb.ram.1.2.0_RDATA
.sym 49111 proc_fb.dina_SB_LUT4_O_5_I2
.sym 49238 cam_fb.ram.0.2.0_RCLKE
.sym 49239 orig_img_addr[3]
.sym 49243 orig_img_addr[2]
.sym 49252 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 49351 capture.data_rg3[0]
.sym 49599 ov7670_sioc$SB_IO_OUT
.sym 49661 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 49675 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 49722 sdat_on
.sym 49738 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 49977 proc_fb.dina_SB_LUT4_O_2_I1
.sym 49992 controller.i_sccb.pr_sccb_st[0]
.sym 50002 controller.i_sccb.cnt_phases[0]
.sym 50009 controller.i_sccb.cnt_phases[1]
.sym 50010 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 50017 controller.i_sccb.cnt_phases[1]
.sym 50018 controller.i_sccb.pr_sccb_st[0]
.sym 50026 controller.i_sccb.cnt_phases[0]
.sym 50027 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50044 controller.i_sccb.cnt_phases[1]
.sym 50045 controller.i_sccb.pr_sccb_st[0]
.sym 50046 controller.i_sccb.cnt_phases[0]
.sym 50047 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50050 controller.i_sccb.pr_sccb_st[0]
.sym 50051 controller.i_sccb.cnt_phases[0]
.sym 50052 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50053 controller.i_sccb.cnt_phases[1]
.sym 50069 controller.i_sccb.pr_sccb_st[0]
.sym 50071 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 50074 controller.i_sccb.cnt_phases[0]
.sym 50076 controller.i_sccb.cnt_phases[1]
.sym 50078 controller.i_sccb.cnt_phases_SB_DFFER_Q_E
.sym 50079 clk50mhz_$glb_clk
.sym 50080 rst$SB_IO_IN_$glb_sr
.sym 50091 sdat_out
.sym 50106 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50134 controller.i_sccb.cnt_sclk_div4[4]
.sym 50135 controller.i_sccb.cnt_sclk_div4[5]
.sym 50136 controller.i_sccb.cnt_sclk_div4[6]
.sym 50137 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 50145 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 50152 controller.i_sccb.pr_sccb_st[0]
.sym 50185 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 50187 controller.i_sccb.pr_sccb_st[0]
.sym 50197 controller.i_sccb.cnt_sclk_div4[4]
.sym 50198 controller.i_sccb.cnt_sclk_div4[5]
.sym 50199 controller.i_sccb.cnt_sclk_div4[6]
.sym 50200 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 50247 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50252 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 50258 controller.i_sccb.clr_datarg
.sym 50259 controller.i_sccb.pr_sccb_st[3]
.sym 50261 controller.i_sccb.pr_sccb_st[0]
.sym 50264 controller.i_sccb.pr_sccb_st[4]
.sym 50268 controller.i_sccb.pr_sccb_st[2]
.sym 50269 controller.i_sccb.cnt_4sclk[0]
.sym 50272 controller.i_sccb.cnt_4sclk[1]
.sym 50275 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50278 controller.i_sccb.pr_sccb_st[0]
.sym 50281 controller.i_sccb.cnt_4sclk[0]
.sym 50291 controller.i_sccb.pr_sccb_st[4]
.sym 50293 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50297 controller.i_sccb.cnt_4sclk[1]
.sym 50298 controller.i_sccb.cnt_4sclk[0]
.sym 50299 controller.i_sccb.pr_sccb_st[0]
.sym 50302 controller.i_sccb.clr_datarg
.sym 50303 controller.i_sccb.pr_sccb_st[3]
.sym 50304 controller.i_sccb.cnt_4sclk[1]
.sym 50305 controller.i_sccb.cnt_4sclk[0]
.sym 50308 controller.i_sccb.cnt_4sclk[0]
.sym 50311 controller.i_sccb.cnt_4sclk[1]
.sym 50315 controller.i_sccb.cnt_4sclk[0]
.sym 50316 controller.i_sccb.cnt_4sclk[1]
.sym 50317 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 50320 controller.i_sccb.pr_sccb_st[3]
.sym 50321 controller.i_sccb.clr_datarg
.sym 50322 controller.i_sccb.pr_sccb_st[2]
.sym 50324 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 50325 clk50mhz_$glb_clk
.sym 50326 rst$SB_IO_IN_$glb_sr
.sym 50374 controller.i_sccb.send_rg[23]
.sym 50375 sdat_on
.sym 50379 controller.i_sccb.pr_sccb_st[4]
.sym 50380 sdat_out_SB_LUT4_O_I0
.sym 50381 ov7670_sioc_SB_LUT4_O_I1
.sym 50383 controller.i_sccb.pr_sccb_st[2]
.sym 50407 sdat_on
.sym 50408 controller.i_sccb.send_rg[23]
.sym 50409 sdat_out_SB_LUT4_O_I0
.sym 50410 controller.i_sccb.pr_sccb_st[2]
.sym 50431 sdat_out_SB_LUT4_O_I0
.sym 50432 ov7670_sioc_SB_LUT4_O_I1
.sym 50433 sdat_on
.sym 50434 controller.i_sccb.pr_sccb_st[4]
.sym 50848 img_proc.col_inframe[4]
.sym 50851 img_proc.col_rg[3]
.sym 50972 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 50976 capture.pclk_rise
.sym 50987 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 50991 img_proc.col_inframe[5]
.sym 50994 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 50995 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51008 img_proc.col_inframe[4]
.sym 51011 img_proc.col_rg[3]
.sym 51037 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51048 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 51058 img_proc.col_rg[3]
.sym 51059 img_proc.col_inframe[4]
.sym 51060 img_proc.col_inframe[5]
.sym 51062 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 51063 clk50mhz_$glb_clk
.sym 51064 rst$SB_IO_IN_$glb_sr
.sym 51067 capture.pclk_rg3
.sym 51068 capture.pclk_rise
.sym 51074 ov7670_sioc$SB_IO_OUT
.sym 51078 proc_fb.dina_SB_LUT4_O_10_I1
.sym 51087 img_proc.col_inframe[5]
.sym 51093 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51113 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51124 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 51126 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 51132 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51147 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 51153 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 51171 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51185 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 51186 clk50mhz_$glb_clk
.sym 51187 rst$SB_IO_IN_$glb_sr
.sym 51197 sdat_on
.sym 51230 img_proc.col_inframe[4]
.sym 51239 img_proc.col_inframe[5]
.sym 51240 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51244 img_proc.col_rg[3]
.sym 51253 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51289 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 51299 img_proc.col_inframe[4]
.sym 51300 img_proc.col_rg[3]
.sym 51301 img_proc.col_inframe[5]
.sym 51308 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51309 clk50mhz_$glb_clk
.sym 51310 rst$SB_IO_IN_$glb_sr
.sym 51327 img_proc.col_inframe[5]
.sym 51329 $PACKER_VCC_NET
.sym 51333 $PACKER_VCC_NET
.sym 51334 img_proc.col_inframe[4]
.sym 51355 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51363 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51365 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51381 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51404 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51411 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 51424 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 51431 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 51432 clk50mhz_$glb_clk
.sym 51433 rst$SB_IO_IN_$glb_sr
.sym 51566 sdat_out
.sym 51816 $PACKER_VCC_NET
.sym 51829 $PACKER_GND_NET
.sym 51933 $PACKER_GND_NET
.sym 52366 clk$SB_IO_IN
.sym 52813 cam_fb.ram.1.2.0_RDATA
.sym 53086 capture_data[6]
.sym 53190 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 53305 cam_fb.ram.1.3.0_RDATA
.sym 53309 cam_fb.ram.0.0.0_RCLKE
.sym 53311 capture_data[7]
.sym 53428 capture_data[5]
.sym 53437 capture_data[5]
.sym 53551 capture.data_rg3[1]
.sym 53687 cam_fb.ram.2.4.0_RDATA
.sym 53689 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 53797 cam_fb.ram.2.0.0_RDATA
.sym 54052 cam_fb.ram.2.1.0_RDATA_2
.sym 54289 capture_data[11]
.sym 54293 capture_data[11]
.sym 54301 capture_data[9]
.sym 54685 $PACKER_VCC_NET
.sym 55033 capture_addr[6]
.sym 55034 capture_addr[4]
.sym 55039 capture_addr[5]
.sym 55145 capture.pclk_rg2
.sym 55155 capture_addr[1]
.sym 55159 proc_fb.dina_SB_LUT4_O_11_I2
.sym 55165 cam_fb.ram.0.1.0_RDATA_2
.sym 55202 capture.pclk_rg2
.sym 55209 capture.pclk_rg3
.sym 55231 capture.pclk_rg2
.sym 55234 capture.pclk_rg3
.sym 55236 capture.pclk_rg2
.sym 55263 clk50mhz_$glb_clk
.sym 55264 rst$SB_IO_IN_$glb_sr
.sym 55519 capture_addr[8]
.sym 55527 capture_addr[4]
.sym 55529 capture_addr[6]
.sym 55530 capture_addr[5]
.sym 55534 capture.vsync_3up
.sym 55647 capture.href_rg2
.sym 55653 capture_addr[1]
.sym 56416 clk$SB_IO_IN
.sym 56431 clk$SB_IO_IN
.sym 56779 $PACKER_VCC_NET
.sym 56896 controller.i_regs.pr_ctrl_st[0]
.sym 56897 capture_data[7]
.sym 56899 orig_img_addr[0]
.sym 56903 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 57017 orig_img_addr[2]
.sym 57019 capture_data[6]
.sym 57024 orig_img_addr[3]
.sym 57025 capture_data[5]
.sym 57142 orig_img_addr[1]
.sym 57148 orig_img_addr[9]
.sym 57274 cam_fb.ram.0.3.0_RCLKE
.sym 57388 cam_fb.ram.1.1.0_RDATA
.sym 57515 capture_data[6]
.sym 57517 capture_data[8]
.sym 57643 capture_data[10]
.sym 57761 $PACKER_VCC_NET
.sym 57884 cam_fb.ram.2.2.0_RDATA
.sym 58243 proc_fb.dina_SB_LUT4_O_3_I2
.sym 58252 $PACKER_VCC_NET
.sym 58255 $PACKER_VCC_NET
.sym 58614 capture.pclk_rg1
.sym 58635 $PACKER_VCC_NET
.sym 58872 capture.blue_SB_DFFER_Q_E
.sym 58985 $PACKER_VCC_NET
.sym 58986 cam_fb.ram.0.2.0_WCLKE
.sym 58993 $PACKER_VCC_NET
.sym 59115 $PACKER_VCC_NET
.sym 59281 capture.pclk_rg1
.sym 59313 capture.pclk_rg1
.sym 59340 clk50mhz_$glb_clk
.sym 59341 rst$SB_IO_IN_$glb_sr
.sym 59473 $PACKER_VCC_NET
.sym 59477 $PACKER_VCC_NET
.sym 59597 capture_addr[2]
.sym 59602 $PACKER_VCC_NET
.sym 59970 capture_addr[7]
.sym 60089 capture.pclk_rg1
.sym 60675 clk$SB_IO_IN
.sym 60685 capture_addr[7]
.sym 60688 capture_addr[7]
.sym 60695 orig_img_addr[1]
.sym 60696 $PACKER_VCC_NET
.sym 60699 orig_img_addr[9]
.sym 60844 capture_addr[0]
.sym 60847 capture_addr[0]
.sym 60859 cam_fb.ram.1.4.0_RDATA_2
.sym 60972 $PACKER_VCC_NET
.sym 60977 cam_fb.ram.0.1.0_RCLKE
.sym 61213 orig_img_addr[8]
.sym 61216 orig_img_addr[8]
.sym 61225 orig_img_addr[8]
.sym 61227 capture_data[6]
.sym 61336 cam_fb.ram.0.2.0_RCLKE
.sym 61339 cam_fb.ram.0.2.0_RCLKE
.sym 61345 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 61464 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61469 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 61583 cam_fb.ram.0.3.0_WCLKE
.sym 61584 cam_fb.ram.0.3.0_WCLKE
.sym 61720 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 61829 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 61830 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 62197 capture_addr[7]
.sym 62200 capture_addr[7]
.sym 62320 capture_addr[0]
.sym 62323 capture_addr[0]
.sym 62572 capture_addr[4]
.sym 62689 orig_img_addr[8]
.sym 62812 cam_fb.ram.0.2.0_RCLKE
.sym 62823 $PACKER_VCC_NET
.sym 63059 cam_fb.ram.0.3.0_WCLKE
.sym 63063 $PACKER_VCC_NET
.sym 63305 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 63313 proc_fb.dina_SB_LUT4_O_9_I2
.sym 63319 $PACKER_VCC_NET
.sym 63667 capture.href_rg2
.sym 63673 capture_addr[7]
.sym 63698 $PACKER_VCC_NET
.sym 63796 capture_addr[0]
.sym 63804 $PACKER_VCC_NET
.sym 63807 capture.vsync_3up
.sym 64063 clk$SB_IO_IN
.sym 64294 $PACKER_VCC_NET
.sym 64303 $PACKER_GND_NET
.sym 64528 clk50mhz
.sym 64552 clk$SB_IO_IN
.sym 64597 clk50mhz
.sym 64646 clk$SB_IO_IN
.sym 64766 orig_img_addr[3]
.sym 64767 orig_img_addr[8]
.sym 64771 orig_img_addr[2]
.sym 64915 ov7670_rst_n$SB_IO_OUT
.sym 64921 capture_addr[3]
.sym 64922 capture_addr[3]
.sym 65052 cam_fb.ram.1.4.0_RDATA_1
.sym 65167 orig_img_addr[7]
.sym 65168 orig_img_addr[7]
.sym 65189 capture_addr[9]
.sym 65192 capture_addr[4]
.sym 65313 capture_addr[1]
.sym 65418 proc_fb.dina_SB_LUT4_O_5_I2
.sym 65535 capture_data[4]
.sym 65545 cam_fb.ram.0.2.0_RCLKE
.sym 65549 orig_img_addr[3]
.sym 65550 orig_img_addr[2]
.sym 65904 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 66030 clk$SB_IO_IN
.sym 66177 capture_addr[9]
.sym 66288 proc_fb.dina_SB_LUT4_O_2_I1
.sym 66397 capture_addr[3]
.sym 66398 capture_addr[3]
.sym 66421 capture_addr[9]
.sym 66643 orig_img_addr[7]
.sym 66772 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 66906 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 67134 cam_fb.ram.0.4.0_WCLKE
.sym 67380 cam_fb.ram.0.1.0_WCLKE
.sym 67391 proc_fb.dina_SB_LUT4_O_10_I1
.sym 67506 clk$SB_IO_IN
.sym 67640 $PACKER_VCC_NET
.sym 67643 capture.href_rg1
.sym 67749 capture.vsync_3up
.sym 67755 ov7670_vsync$SB_IO_IN
.sym 67803 capture.href_rg1
.sym 67830 capture.href_rg1
.sym 67862 clk50mhz_$glb_clk
.sym 67863 rst$SB_IO_IN_$glb_sr
.sym 67873 capture_addr[3]
.sym 68646 clk50mhz
.sym 68670 clk50mhz
.sym 68706 $PACKER_VCC_NET
.sym 68838 capture_addr[8]
.sym 68841 capture_addr[9]
.sym 68991 $PACKER_VCC_NET
.sym 68998 capture_addr[5]
.sym 69061 controller.i_regs.pr_ctrl_st[0]
.sym 69084 controller.i_regs.pr_ctrl_st[0]
.sym 69120 capture_addr[6]
.sym 69121 capture_addr[1]
.sym 69122 capture_addr[1]
.sym 69127 capture_addr[9]
.sym 69132 ov7670_rst_n$SB_IO_OUT
.sym 69135 $PACKER_VCC_NET
.sym 69143 $PACKER_VCC_NET
.sym 69243 orig_img_addr[6]
.sym 69244 capture_addr[4]
.sym 69245 capture_addr[4]
.sym 69246 orig_img_addr[6]
.sym 69263 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 69270 cam_fb.ram.1.1.0_RDATA
.sym 69363 proc_fb.dina_SB_LUT4_O_6_I2
.sym 69387 $PACKER_VCC_NET
.sym 69493 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 69497 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 69617 capture_data[7]
.sym 69619 capture_addr[4]
.sym 69621 cam_fb.ram.0.0.0_RCLKE
.sym 69736 cam_fb.ram.0.2.0_WCLKE
.sym 69737 cam_fb.ram.0.2.0_WCLKE
.sym 69744 capture_addr[1]
.sym 69747 capture_data[5]
.sym 69982 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 69983 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 69988 cam_fb.ram.2.4.0_RDATA
.sym 69996 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 70110 capture_addr[9]
.sym 70127 cam_fb.ram.0.0.0_WCLKE
.sym 70131 $PACKER_VCC_NET
.sym 70233 orig_img_addr[0]
.sym 70350 capture_addr[8]
.sym 70353 capture_addr[9]
.sym 70354 cam_fb.ram.2.1.0_RDATA_2
.sym 70474 capture_addr[5]
.sym 70479 orig_img_addr[9]
.sym 70489 orig_img_addr[5]
.sym 70491 cam_fb.ram.0.4.0_RCLKE
.sym 70596 capture_addr[6]
.sym 70597 capture_addr[1]
.sym 70602 orig_img_addr[3]
.sym 70610 capture_data[11]
.sym 70611 capture_data[9]
.sym 70619 $PACKER_VCC_NET
.sym 70719 orig_img_addr[6]
.sym 70720 capture_addr[4]
.sym 70722 orig_img_addr[6]
.sym 70856 capture_addr[9]
.sym 70981 $PACKER_VCC_NET
.sym 71088 capture_addr[7]
.sym 71104 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 71339 capture_addr[6]
.sym 71341 capture_addr[4]
.sym 71342 capture_addr[5]
.sym 71343 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 71351 $PACKER_VCC_NET
.sym 71458 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 71462 cam_fb.ram.0.1.0_RDATA_2
.sym 71470 proc_fb.dina_SB_LUT4_O_11_I2
.sym 71472 capture_addr[1]
.sym 71477 $PACKER_VCC_NET
.sym 71572 $PACKER_VCC_NET
.sym 71586 cam_fb.ram.0.4.0_RCLKE
.sym 71695 capture.vsync_rg1
.sym 71697 capture.vsync_rg2
.sym 71698 capture.vsync_rg3
.sym 71701 capture.vsync_3up
.sym 71709 orig_img_addr[0]
.sym 71721 orig_img_addr[5]
.sym 71826 capture_addr[9]
.sym 71830 capture_addr[6]
.sym 71831 capture.vsync_3up
.sym 71834 capture_addr[4]
.sym 71840 capture_addr[5]
.sym 71942 capture.href_rg1
.sym 71955 orig_img_addr[9]
.sym 71963 capture_addr[1]
.sym 71965 orig_img_addr[5]
.sym 72078 orig_img_addr[3]
.sym 72084 ov7670_href$SB_IO_IN
.sym 72085 capture.href_rg1
.sym 72195 orig_img_addr[6]
.sym 72802 $PACKER_VCC_NET
.sym 72843 $PACKER_VCC_NET
.sym 72880 $PACKER_VCC_NET
.sym 73080 $PACKER_VCC_NET
.sym 73085 $PACKER_VCC_NET
.sym 73125 $PACKER_VCC_NET
.sym 73154 $PACKER_VCC_NET
.sym 73203 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 73205 orig_img_addr[0]
.sym 73206 cam_fb.ram.1.1.0_RDATA
.sym 73207 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 73209 capture_data[7]
.sym 73215 cam_fb.ram.1.4.0_RDATA_2
.sym 73320 orig_img_addr[5]
.sym 73321 orig_img_addr[5]
.sym 73324 orig_img_addr[3]
.sym 73327 capture_data[5]
.sym 73328 orig_img_addr[2]
.sym 73329 $PACKER_VCC_NET
.sym 73331 capture_data[6]
.sym 73340 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 73447 orig_img_addr[1]
.sym 73450 orig_img_addr[9]
.sym 73475 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 73480 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 73485 cam_fb.ram.1.4.0_RDATA_2
.sym 73497 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 73538 cam_fb.ram.1.4.0_RDATA_2
.sym 73539 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 73540 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 73541 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 73567 cam_fb.ram.0.4.0_RCLKE
.sym 73580 cam_fb.ram.0.3.0_RCLKE
.sym 73583 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 73811 cam_fb.ram.0.0.0_WCLKE
.sym 73814 cam_fb.ram.0.0.0_WCLKE
.sym 73821 capture_data[6]
.sym 73823 capture_data[8]
.sym 73935 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 73936 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 73949 capture_data[10]
.sym 74063 $PACKER_VCC_NET
.sym 74066 $PACKER_VCC_NET
.sym 74069 cam_fb.ram.0.0.0_WCLKE
.sym 74185 cam_fb.ram.2.2.0_RDATA
.sym 74303 $PACKER_VCC_NET
.sym 74306 $PACKER_VCC_NET
.sym 74431 orig_img_addr[5]
.sym 74549 cam_fb.ram.0.1.0_RCLKE
.sym 74552 cam_fb.ram.0.1.0_RCLKE
.sym 74555 $PACKER_VCC_NET
.sym 74563 orig_img_addr[1]
.sym 74796 orig_img_addr[5]
.sym 74797 orig_img_addr[5]
.sym 74918 cam_fb.ram.0.0.0_RCLKE
.sym 74919 cam_fb.ram.0.3.0_RCLKE
.sym 74923 $PACKER_VCC_NET
.sym 74927 cam_fb.ram.0.4.0_RCLKE
.sym 74931 orig_img_addr[5]
.sym 74934 $PACKER_VCC_NET
.sym 75165 capture_data[8]
.sym 75171 capture.blue_SB_DFFER_Q_E
.sym 75184 $PACKER_VCC_NET
.sym 75287 cam_fb.ram.0.0.0_WCLKE
.sym 75290 $PACKER_VCC_NET
.sym 75297 cam_fb.ram.0.2.0_WCLKE
.sym 75298 $PACKER_VCC_NET
.sym 75411 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 75421 $PACKER_VCC_NET
.sym 75426 $PACKER_VCC_NET
.sym 75538 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 75673 capture.vsync_3up
.sym 75680 $PACKER_VCC_NET
.sym 75783 $PACKER_VCC_NET
.sym 75812 capture.vsync_rg1
.sym 75822 capture.vsync_rg2
.sym 75838 ov7670_vsync$SB_IO_IN
.sym 75839 capture.vsync_rg3
.sym 75846 ov7670_vsync$SB_IO_IN
.sym 75857 capture.vsync_rg1
.sym 75863 capture.vsync_rg2
.sym 75881 capture.vsync_rg3
.sym 75882 capture.vsync_rg2
.sym 75883 capture.vsync_rg1
.sym 75884 ov7670_vsync$SB_IO_IN
.sym 75892 clk50mhz_$glb_clk
.sym 75893 rst$SB_IO_IN_$glb_sr
.sym 75907 orig_img_addr[5]
.sym 76025 cam_fb.ram.0.1.0_RCLKE
.sym 76069 ov7670_href$SB_IO_IN
.sym 76100 ov7670_href$SB_IO_IN
.sym 76138 clk50mhz_$glb_clk
.sym 76139 rst$SB_IO_IN_$glb_sr
.sym 76157 orig_img_addr[5]
.sym 76165 $PACKER_VCC_NET
.sym 76168 $PACKER_VCC_NET
.sym 76276 capture_addr[7]
.sym 76657 $PACKER_VCC_NET
.sym 76664 $PACKER_GND_NET
.sym 76995 orig_img_addr[1]
.sym 77001 orig_img_addr[9]
.sym 77283 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 77286 cam_fb.ram.0.1.0_RCLKE
.sym 77396 orig_img_addr[4]
.sym 77399 orig_img_addr[4]
.sym 77533 capture_data[6]
.sym 77534 orig_img_addr[8]
.sym 77643 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 77654 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 77765 cam_fb.ram.1.0.0_RDATA
.sym 77775 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 77778 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 78022 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 78260 cam_fb.ram.0.3.0_RDATA
.sym 78503 cam_fb.ram.2.3.0_RDATA
.sym 78626 orig_img_addr[2]
.sym 78749 cam_fb.ram.2.1.0_RDATA
.sym 78750 orig_img_addr[3]
.sym 78872 orig_img_addr[4]
.sym 78875 orig_img_addr[4]
.sym 78877 $PACKER_VCC_NET
.sym 78884 capture_addr[4]
.sym 79129 $PACKER_VCC_NET
.sym 79241 cam_fb.ram.0.2.0_RDATA
.sym 79487 cam_fb.ram.0.0.0_RDATA
.sym 79623 proc_fb.dina_SB_LUT4_O_9_I2
.sym 79625 $PACKER_VCC_NET
.sym 79733 cam_fb.ram.0.3.0_RDATA
.sym 79857 orig_img_addr[0]
.sym 79979 cam_fb.ram.0.1.0_RDATA
.sym 80102 orig_img_addr[2]
.sym 80225 cam_fb.ram.0.4.0_RDATA
.sym 80226 orig_img_addr[3]
.sym 80348 orig_img_addr[4]
.sym 80876 $PACKER_GND_NET
.sym 80898 $PACKER_GND_NET
.sym 80904 $PACKER_VCC_NET
.sym 81073 orig_img_addr[3]
.sym 81078 orig_img_addr[2]
.sym 81080 orig_img_addr[8]
.sym 81357 cam_fb.ram.1.4.0_RDATA_1
.sym 81732 proc_fb.dina_SB_LUT4_O_5_I2
.sym 81846 cam_fb.ram.0.2.0_RCLKE
.sym 81852 orig_img_addr[3]
.sym 81853 orig_img_addr[2]
.sym 82595 proc_fb.dina_SB_LUT4_O_2_I1
.sym 83079 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 83695 proc_fb.dina_SB_LUT4_O_10_I1
.sym 84064 ov7670_vsync$SB_IO_IN
.sym 84953 $PACKER_VCC_NET
.sym 84977 $PACKER_VCC_NET
.sym 85314 capture_addr[5]
.sym 85435 capture_addr[9]
.sym 85438 $PACKER_VCC_NET
.sym 85442 ov7670_rst_n$SB_IO_OUT
.sym 85804 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 85811 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 85924 capture_data[7]
.sym 85925 capture_data[7]
.sym 85926 capture_addr[4]
.sym 85927 capture_addr[4]
.sym 85931 cam_fb.ram.0.0.0_RCLKE
.sym 85932 capture_data[4]
.sym 85937 $PACKER_VCC_NET
.sym 86049 capture_addr[1]
.sym 86057 capture_data[5]
.sym 86292 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 86297 cam_fb.ram.2.4.0_RDATA
.sym 86417 capture_addr[9]
.sym 86540 orig_img_addr[0]
.sym 86545 $PACKER_VCC_NET
.sym 86658 proc_fb.dina_SB_LUT4_O_1_I2
.sym 86672 cam_fb.ram.2.1.0_RDATA_2
.sym 86790 capture_addr[5]
.sym 86792 orig_img_addr[9]
.sym 86913 capture_data[11]
.sym 86915 orig_img_addr[3]
.sym 86918 capture_data[9]
.sym 87050 orig_img_addr[1]
.sym 87163 capture_addr[9]
.sym 87530 cam_fb.ram.0.3.0_WCLKE
.sym 87646 capture_addr[6]
.sym 87647 capture_addr[5]
.sym 87649 capture_addr[4]
.sym 87653 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 87770 cam_fb.ram.0.1.0_RDATA_2
.sym 87775 capture_addr[1]
.sym 87777 proc_fb.dina_SB_LUT4_O_11_I2
.sym 87782 orig_img_addr[1]
.sym 87899 cam_fb.ram.0.4.0_RCLKE
.sym 88015 orig_img_addr[0]
.sym 88026 orig_img_addr[1]
.sym 88140 capture_addr[5]
.sym 88141 capture_addr[4]
.sym 88142 capture_addr[6]
.sym 88147 capture_addr[6]
.sym 88262 orig_img_addr[9]
.sym 88266 capture_addr[1]
.sym 88268 orig_img_addr[9]
.sym 88384 orig_img_addr[3]
.sym 88388 ov7670_href$SB_IO_IN
.sym 89394 $PACKER_VCC_NET
.sym 89396 $PACKER_VCC_NET
.sym 89509 cam_fb.ram.1.1.0_RDATA
.sym 89511 orig_img_addr[0]
.sym 89512 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 89517 capture_data[7]
.sym 89518 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 89631 $PACKER_VCC_NET
.sym 89633 capture_data[5]
.sym 89635 capture_data[6]
.sym 89637 orig_img_addr[3]
.sym 89639 orig_img_addr[2]
.sym 89640 orig_img_addr[6]
.sym 89648 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 89747 proc_fb.dina_SB_LUT4_O_5_I2
.sym 89755 orig_img_addr[1]
.sym 89758 orig_img_addr[9]
.sym 89761 orig_img_addr[9]
.sym 89765 orig_img_addr[8]
.sym 89877 cam_fb.ram.0.3.0_RCLKE
.sym 89884 cam_fb.ram.0.3.0_RCLKE
.sym 89887 $PACKER_VCC_NET
.sym 89888 cam_fb.ram.0.2.0_RCLKE
.sym 89899 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 90123 capture_data[6]
.sym 90131 capture_data[8]
.sym 90134 capture_data[8]
.sym 90141 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 90237 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 90246 capture_data[10]
.sym 90253 capture_data[10]
.sym 90370 $PACKER_VCC_NET
.sym 90377 cam_fb.ram.0.0.0_WCLKE
.sym 90385 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 90493 cam_fb.ram.2.2.0_RDATA
.sym 90603 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 90739 orig_img_addr[5]
.sym 90747 capture_addr[8]
.sym 90749 capture_addr[7]
.sym 90751 capture_addr[4]
.sym 90859 orig_img_addr[1]
.sym 90862 $PACKER_VCC_NET
.sym 90868 orig_img_addr[2]
.sym 90871 orig_img_addr[1]
.sym 90872 capture_addr[0]
.sym 91116 orig_img_addr[6]
.sym 91231 $PACKER_VCC_NET
.sym 91235 orig_img_addr[5]
.sym 91238 cam_fb.ram.0.4.0_RCLKE
.sym 91239 orig_img_addr[5]
.sym 91241 orig_img_addr[8]
.sym 91480 capture.blue_SB_DFFER_Q_E
.sym 91481 orig_img_addr[1]
.sym 91600 $PACKER_VCC_NET
.sym 91608 cam_fb.ram.0.2.0_WCLKE
.sym 91723 $PACKER_VCC_NET
.sym 91728 cam_fb.ram.0.4.0_RDATA_2
.sym 91732 orig_img_addr[1]
.sym 91847 ov7670_sioc$SB_IO_OUT
.sym 91851 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 91969 orig_img_addr[1]
.sym 91970 sdat_on
.sym 92091 $PACKER_VCC_NET
.sym 92101 $PACKER_VCC_NET
.sym 92219 orig_img_addr[1]
.sym 92220 orig_img_addr[5]
.sym 92223 capture_addr[9]
.sym 92224 capture_addr[2]
.sym 92225 capture_addr[7]
.sym 92339 sdat_out
.sym 92345 capture_addr[3]
.sym 92348 capture_addr[0]
.sym 92461 orig_img_addr[1]
.sym 92468 orig_img_addr[5]
.sym 92594 capture_addr[7]
.sym 93168 capture_addr[7]
.sym 93303 orig_img_addr[1]
.sym 93312 orig_img_addr[9]
.sym 93450 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 93452 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 93455 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 93474 orig_img_addr[3]
.sym 93578 orig_img_addr[2]
.sym 93579 orig_img_addr[5]
.sym 93585 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 93590 cam_fb.ram.0.1.0_RCLKE
.sym 93591 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 93597 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 93708 capture_addr[0]
.sym 93730 cam_fb.ram.1.4.0_RDATA_1
.sym 93820 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 93821 capture.data_rg3[0]
.sym 93823 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 93825 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 93831 orig_img_addr[8]
.sym 93837 capture_data[6]
.sym 93869 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 93882 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 93888 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 93890 cam_fb.ram.1.4.0_RDATA_1
.sym 93923 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 93924 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 93925 cam_fb.ram.1.4.0_RDATA_1
.sym 93926 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 93942 capture_data[4]
.sym 93956 capture_addr[0]
.sym 93962 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 94203 capture_addr[0]
.sym 94213 cam_fb.ram.0.2.0_RCLKE
.sym 94216 orig_img_addr[2]
.sym 94220 orig_img_addr[3]
.sym 94313 orig_img_addr[2]
.sym 94318 orig_img_addr[3]
.sym 94359 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94403 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 94435 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 94436 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 94441 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 94465 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 94466 proc_fb.dina_SB_LUT4_O_2_I1
.sym 94559 proc_fb.dina_SB_LUT4_O_2_I1
.sym 94562 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I2_O
.sym 94570 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 94586 capture_addr[0]
.sym 94684 cam_fb.ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 94687 proc_fb.dina_SB_LUT4_O_1_I2
.sym 94692 capture_addr[4]
.sym 94713 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 94734 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 94756 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 94806 cam_fb.ram.2.3.0_RDATA_3_SB_LUT4_I0_O
.sym 94807 orig_img_addr[2]
.sym 94809 proc_fb.dina_SB_LUT4_O_3_I2
.sym 94929 capture_addr[1]
.sym 95050 orig_img_addr[6]
.sym 95052 orig_img_addr[4]
.sym 95190 $PACKER_VCC_NET
.sym 95418 capture_data[3]
.sym 95420 capture_data[0]
.sym 95421 capture_data[8]
.sym 95422 capture_data[1]
.sym 95424 capture_data[2]
.sym 95437 $PACKER_VCC_NET
.sym 95447 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 95541 cam_fb.ram.0.2.0_RDATA_2_SB_LUT4_I2_O
.sym 95565 capture_data[0]
.sym 95573 proc_fb.dina_SB_LUT4_O_10_I1
.sym 95664 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 95666 proc_fb.dina_SB_LUT4_O_10_I1
.sym 95668 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 95669 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 95688 cam_fb.ram.0.3.0_RDATA_1
.sym 95787 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 95790 proc_fb.dina_SB_LUT4_O_9_I2
.sym 95792 proc_fb.dina_SB_LUT4_O_11_I2
.sym 95793 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 95805 cam_fb.ram.0.0.0_RDATA_1
.sym 95925 proc_fb.dina_SB_LUT4_O_9_I2
.sym 95929 $PACKER_VCC_NET
.sym 95939 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 96062 capture_data[0]
.sym 96161 capture_addr[2]
.sym 96281 cam_fb.ram.0.1.0_RCLKE
.sym 96541 orig_img_addr[8]
.sym 97242 cam_fb.ram.1.2.0_RDATA
.sym 97246 cam_fb.ram.1.2.0_RDATA_1
.sym 97255 capture.data_rg3[0]
.sym 97293 capture_addr[7]
.sym 97346 capture_addr[7]
.sym 97370 cam_fb.ram.1.2.0_RDATA_2
.sym 97374 cam_fb.ram.1.2.0_RDATA_3
.sym 97386 orig_img_addr[2]
.sym 97388 orig_img_addr[8]
.sym 97391 orig_img_addr[3]
.sym 97410 capture_addr[1]
.sym 97413 cam_fb.ram.1.2.0_RDATA_1
.sym 97416 capture_data[7]
.sym 97417 capture_data[4]
.sym 97418 capture_addr[9]
.sym 97430 capture_addr[7]
.sym 97432 capture_addr[4]
.sym 97433 cam_fb.ram.0.2.0_WCLKE
.sym 97529 cam_fb.ram.1.1.0_RDATA
.sym 97533 cam_fb.ram.1.1.0_RDATA_1
.sym 97573 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 97574 cam_fb.ram.1.2.0_RDATA_3
.sym 97577 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 97578 cam_fb.ram.1.2.0_RDATA_2
.sym 97580 cam_fb.ram.1.2.0_RDATA_1
.sym 97586 cam_fb.ram.1.1.0_RDATA_2
.sym 97590 cam_fb.ram.1.1.0_RDATA_1
.sym 97598 cam_fb.ram.1.1.0_RDATA_3
.sym 97601 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 97602 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 97603 cam_fb.ram.1.2.0_RDATA_3
.sym 97604 cam_fb.ram.1.1.0_RDATA_3
.sym 97613 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 97614 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 97615 cam_fb.ram.1.1.0_RDATA_1
.sym 97616 cam_fb.ram.1.2.0_RDATA_1
.sym 97631 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 97632 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 97633 cam_fb.ram.1.2.0_RDATA_2
.sym 97634 cam_fb.ram.1.1.0_RDATA_2
.sym 97652 cam_fb.ram.1.1.0_RDATA_2
.sym 97656 cam_fb.ram.1.1.0_RDATA_3
.sym 97677 capture_addr[5]
.sym 97682 capture_addr[5]
.sym 97704 orig_img_addr[5]
.sym 97721 orig_img_addr[2]
.sym 97756 orig_img_addr[2]
.sym 97762 orig_img_addr[5]
.sym 97775 cam_fb.ram.1.3.0_RDATA
.sym 97779 cam_fb.ram.1.3.0_RDATA_1
.sym 97794 cam_fb.ram.0.1.0_WCLKE
.sym 97800 capture_addr[9]
.sym 97803 capture_data[4]
.sym 97806 capture_addr[1]
.sym 97807 capture_addr[4]
.sym 97808 capture_data[7]
.sym 97898 cam_fb.ram.1.3.0_RDATA_2
.sym 97902 cam_fb.ram.1.3.0_RDATA_3
.sym 97909 orig_img_addr[3]
.sym 97920 $PACKER_VCC_NET
.sym 97922 cam_fb.ram.0.3.0_WCLKE
.sym 97923 cam_fb.ram.0.0.0_WCLKE
.sym 97925 cam_fb.ram.1.0.0_RDATA_2
.sym 97929 cam_fb.ram.0.2.0_WCLKE
.sym 97940 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 97941 cam_fb.ram.1.0.0_RDATA_2
.sym 97947 capture.data_rg2[0]
.sym 97951 cam_fb.ram.1.3.0_RDATA_1
.sym 97957 cam_fb.ram.1.0.0_RDATA_3
.sym 97959 cam_fb.ram.1.0.0_RDATA_1
.sym 97963 cam_fb.ram.1.3.0_RDATA_2
.sym 97967 cam_fb.ram.1.3.0_RDATA_3
.sym 97968 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 97976 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 97977 cam_fb.ram.1.0.0_RDATA_3
.sym 97978 cam_fb.ram.1.3.0_RDATA_3
.sym 97979 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 97985 capture.data_rg2[0]
.sym 97994 cam_fb.ram.1.0.0_RDATA_1
.sym 97995 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 97996 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 97997 cam_fb.ram.1.3.0_RDATA_1
.sym 98006 cam_fb.ram.1.0.0_RDATA_2
.sym 98007 cam_fb.ram.1.3.0_RDATA_2
.sym 98008 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98009 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98017 clk50mhz_$glb_clk
.sym 98018 rst$SB_IO_IN_$glb_sr
.sym 98021 cam_fb.ram.1.0.0_RDATA
.sym 98025 cam_fb.ram.1.0.0_RDATA_1
.sym 98035 capture.data_rg2[0]
.sym 98043 cam_fb.ram.1.0.0_RDATA_3
.sym 98060 capture_data[4]
.sym 98095 capture_data[4]
.sym 98144 cam_fb.ram.1.0.0_RDATA_2
.sym 98148 cam_fb.ram.1.0.0_RDATA_3
.sym 98154 orig_img_addr[3]
.sym 98161 orig_img_addr[2]
.sym 98166 capture_addr[5]
.sym 98267 cam_fb.ram.2.0.0_RDATA
.sym 98271 cam_fb.ram.2.0.0_RDATA_1
.sym 98276 capture.data_rg3[0]
.sym 98292 capture_addr[4]
.sym 98294 capture_addr[4]
.sym 98296 capture_data[9]
.sym 98298 capture_addr[1]
.sym 98299 cam_fb.ram.0.0.0_RCLKE
.sym 98300 capture_addr[9]
.sym 98390 cam_fb.ram.2.0.0_RDATA_2
.sym 98394 cam_fb.ram.2.0.0_RDATA_3
.sym 98404 orig_img_addr[7]
.sym 98408 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98415 cam_fb.ram.0.2.0_WCLKE
.sym 98416 $PACKER_VCC_NET
.sym 98420 cam_fb.ram.2.0.0_RDATA_1
.sym 98423 orig_img_addr[0]
.sym 98437 orig_img_addr[2]
.sym 98441 orig_img_addr[3]
.sym 98477 orig_img_addr[2]
.sym 98504 orig_img_addr[3]
.sym 98513 cam_fb.ram.2.2.0_RDATA
.sym 98517 cam_fb.ram.2.2.0_RDATA_1
.sym 98529 capture_addr[0]
.sym 98536 capture_addr[5]
.sym 98541 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 98542 capture_addr[6]
.sym 98554 cam_fb.ram.2.0.0_RDATA_2
.sym 98558 cam_fb.ram.2.0.0_RDATA_3
.sym 98564 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98574 cam_fb.ram.2.2.0_RDATA_1
.sym 98578 cam_fb.ram.2.2.0_RDATA_2
.sym 98579 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98580 cam_fb.ram.2.0.0_RDATA_1
.sym 98582 cam_fb.ram.2.2.0_RDATA_3
.sym 98591 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98592 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98593 cam_fb.ram.2.2.0_RDATA_3
.sym 98594 cam_fb.ram.2.0.0_RDATA_3
.sym 98597 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98598 cam_fb.ram.2.2.0_RDATA_2
.sym 98599 cam_fb.ram.2.0.0_RDATA_2
.sym 98600 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98627 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 98628 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98629 cam_fb.ram.2.0.0_RDATA_1
.sym 98630 cam_fb.ram.2.2.0_RDATA_1
.sym 98636 cam_fb.ram.2.2.0_RDATA_2
.sym 98640 cam_fb.ram.2.2.0_RDATA_3
.sym 98649 orig_img_addr[2]
.sym 98650 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 98651 orig_img_addr[3]
.sym 98654 cam_fb.ram.0.2.0_RCLKE
.sym 98659 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 98661 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98663 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98664 cam_fb.ram.2.4.0_RDATA_2
.sym 98665 orig_img_addr[9]
.sym 98666 cam_fb.ram.2.4.0_RDATA
.sym 98669 capture_addr[5]
.sym 98677 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 98682 cam_fb.ram.2.4.0_RDATA_2
.sym 98685 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98686 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98696 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I2_O
.sym 98703 cam_fb.ram.2.3.0_RDATA_2
.sym 98720 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 98721 cam_fb.ram.2.4.0_RDATA_2
.sym 98722 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98723 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I2_O
.sym 98738 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98740 cam_fb.ram.2.3.0_RDATA_2
.sym 98759 cam_fb.ram.2.3.0_RDATA
.sym 98763 cam_fb.ram.2.3.0_RDATA_1
.sym 98782 cam_fb.ram.2.4.0_RDATA_1
.sym 98783 capture_data[9]
.sym 98788 orig_img_addr[3]
.sym 98789 cam_fb.ram.2.3.0_RDATA_2
.sym 98790 capture_addr[1]
.sym 98792 capture_addr[9]
.sym 98804 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98806 cam_fb.ram.2.4.0_RDATA_1
.sym 98810 cam_fb.ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 98813 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 98818 cam_fb.ram.2.1.0_RDATA_1
.sym 98821 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98823 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98828 cam_fb.ram.2.3.0_RDATA_1
.sym 98855 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98856 cam_fb.ram.2.3.0_RDATA_1
.sym 98857 cam_fb.ram.2.1.0_RDATA_1
.sym 98858 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98873 cam_fb.ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 98874 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 98875 cam_fb.ram.2.4.0_RDATA_1
.sym 98876 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98882 cam_fb.ram.2.3.0_RDATA_2
.sym 98886 cam_fb.ram.2.3.0_RDATA_3
.sym 98894 orig_img_addr[7]
.sym 98904 cam_fb.ram.2.1.0_RDATA_1
.sym 98905 cam_fb.ram.2.4.0_RDATA_3
.sym 98906 orig_img_addr[0]
.sym 98907 cam_fb.ram.0.3.0_WCLKE
.sym 98912 $PACKER_VCC_NET
.sym 98913 capture_addr[4]
.sym 98915 orig_img_addr[0]
.sym 98924 orig_img_addr[2]
.sym 98929 cam_fb.ram.2.4.0_RDATA_3
.sym 98931 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98933 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98934 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 98937 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98940 cam_fb.ram.2.3.0_RDATA_3_SB_LUT4_I0_O
.sym 98941 cam_fb.ram.2.1.0_RDATA_3
.sym 98943 cam_fb.ram.2.3.0_RDATA_3
.sym 98972 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 98973 cam_fb.ram.2.1.0_RDATA_3
.sym 98974 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 98975 cam_fb.ram.2.3.0_RDATA_3
.sym 98979 orig_img_addr[2]
.sym 98990 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 98991 cam_fb.ram.2.3.0_RDATA_3_SB_LUT4_I0_O
.sym 98992 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 98993 cam_fb.ram.2.4.0_RDATA_3
.sym 99005 cam_fb.ram.2.1.0_RDATA
.sym 99009 cam_fb.ram.2.1.0_RDATA_1
.sym 99018 capture_addr[0]
.sym 99027 cam_fb.ram.2.1.0_RDATA_3
.sym 99028 capture_addr[5]
.sym 99029 capture_addr[6]
.sym 99030 capture_addr[9]
.sym 99035 cam_fb.ram.2.1.0_RDATA_2
.sym 99050 capture_addr[1]
.sym 99098 capture_addr[1]
.sym 99128 cam_fb.ram.2.1.0_RDATA_2
.sym 99132 cam_fb.ram.2.1.0_RDATA_3
.sym 99137 capture_data[3]
.sym 99143 orig_img_addr[7]
.sym 99152 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99155 cam_fb.ram.2.4.0_RDATA_2
.sym 99158 cam_fb.ram.2.4.0_RDATA
.sym 99159 capture_addr[5]
.sym 99160 orig_img_addr[9]
.sym 99178 orig_img_addr[4]
.sym 99182 orig_img_addr[6]
.sym 99207 orig_img_addr[6]
.sym 99219 orig_img_addr[4]
.sym 99251 cam_fb.ram.2.4.0_RDATA
.sym 99255 cam_fb.ram.2.4.0_RDATA_1
.sym 99269 cam_fb.ram.0.1.0_WCLKE
.sym 99273 capture_data[3]
.sym 99276 capture.data_rg3[1]
.sym 99278 cam_fb.ram.2.4.0_RDATA_1
.sym 99280 orig_img_addr[3]
.sym 99281 capture_data[9]
.sym 99282 capture_addr[1]
.sym 99283 orig_img_addr[3]
.sym 99374 cam_fb.ram.2.4.0_RDATA_2
.sym 99378 cam_fb.ram.2.4.0_RDATA_3
.sym 99397 capture_data[2]
.sym 99398 orig_img_addr[0]
.sym 99401 cam_fb.ram.2.4.0_RDATA_3
.sym 99403 cam_fb.ram.0.3.0_WCLKE
.sym 99405 capture_data[0]
.sym 99406 cam_fb.ram.0.4.0_WCLKE
.sym 99407 orig_img_addr[0]
.sym 99497 cam_fb.ram.0.2.0_RDATA
.sym 99501 cam_fb.ram.0.2.0_RDATA_1
.sym 99519 capture_addr[9]
.sym 99520 cam_fb.ram.0.3.0_RDATA_2
.sym 99521 cam_fb.ram.0.0.0_RCLKE
.sym 99522 capture_addr[4]
.sym 99524 capture_addr[5]
.sym 99525 capture_addr[6]
.sym 99527 capture_data[3]
.sym 99528 capture_addr[4]
.sym 99546 capture.data_rg3[1]
.sym 99549 capture_data[8]
.sym 99554 capture.blue_SB_DFFER_Q_E
.sym 99563 capture.data_rg3[0]
.sym 99570 capture.data_rg3[1]
.sym 99583 capture.data_rg3[0]
.sym 99588 capture_data[8]
.sym 99596 capture.data_rg3[1]
.sym 99607 capture.data_rg3[0]
.sym 99615 capture.blue_SB_DFFER_Q_E
.sym 99616 clk50mhz_$glb_clk
.sym 99617 rst$SB_IO_IN_$glb_sr
.sym 99620 cam_fb.ram.0.2.0_RDATA_2
.sym 99624 cam_fb.ram.0.2.0_RDATA_3
.sym 99642 cam_fb.ram.0.1.0_RDATA_1
.sym 99643 cam_fb.ram.0.4.0_RDATA_3
.sym 99644 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99645 orig_img_addr[9]
.sym 99646 capture_addr[1]
.sym 99647 capture_data[1]
.sym 99650 cam_fb.ram.0.2.0_RDATA_1
.sym 99651 capture_data[2]
.sym 99668 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99677 cam_fb.ram.0.2.0_RDATA_2
.sym 99692 cam_fb.ram.0.2.0_RDATA_2
.sym 99694 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99743 cam_fb.ram.0.0.0_RDATA
.sym 99747 cam_fb.ram.0.0.0_RDATA_1
.sym 99770 capture_data[3]
.sym 99771 orig_img_addr[3]
.sym 99782 cam_fb.ram.0.2.0_RDATA_2_SB_LUT4_I2_O
.sym 99783 cam_fb.ram.0.0.0_RDATA_1
.sym 99786 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99790 cam_fb.ram.0.3.0_RDATA_2
.sym 99794 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 99795 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99796 cam_fb.ram.0.2.0_RDATA_3
.sym 99799 cam_fb.ram.0.3.0_RDATA_1
.sym 99804 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99808 cam_fb.ram.0.0.0_RDATA_2
.sym 99809 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99810 cam_fb.ram.0.4.0_RDATA_2
.sym 99812 cam_fb.ram.0.0.0_RDATA_3
.sym 99815 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99816 cam_fb.ram.0.0.0_RDATA_3
.sym 99817 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99818 cam_fb.ram.0.2.0_RDATA_3
.sym 99827 cam_fb.ram.0.2.0_RDATA_2_SB_LUT4_I2_O
.sym 99828 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 99829 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99830 cam_fb.ram.0.4.0_RDATA_2
.sym 99839 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99840 cam_fb.ram.0.3.0_RDATA_2
.sym 99841 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99842 cam_fb.ram.0.0.0_RDATA_2
.sym 99845 cam_fb.ram.0.0.0_RDATA_1
.sym 99846 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99847 cam_fb.ram.0.3.0_RDATA_1
.sym 99848 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 99866 cam_fb.ram.0.0.0_RDATA_2
.sym 99870 cam_fb.ram.0.0.0_RDATA_3
.sym 99888 cam_fb.ram.0.4.0_RDATA_1
.sym 99889 capture_data[2]
.sym 99890 cam_fb.ram.0.0.0_WCLKE
.sym 99893 cam_fb.ram.0.1.0_RDATA_3
.sym 99894 orig_img_addr[0]
.sym 99897 capture_data[0]
.sym 99898 cam_fb.ram.0.4.0_WCLKE
.sym 99899 cam_fb.ram.0.3.0_WCLKE
.sym 99905 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 99906 cam_fb.ram.0.4.0_RDATA_1
.sym 99909 cam_fb.ram.0.1.0_RDATA_3
.sym 99913 cam_fb.ram.0.4.0_RDATA_3
.sym 99914 cam_fb.ram.0.1.0_RDATA_1
.sym 99915 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99918 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 99919 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99921 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 99922 cam_fb.ram.0.2.0_RDATA_1
.sym 99925 cam_fb.ram.0.3.0_RDATA_3
.sym 99927 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 99930 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99933 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99938 cam_fb.ram.0.1.0_RDATA_3
.sym 99939 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 99940 cam_fb.ram.0.3.0_RDATA_3
.sym 99941 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99956 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99957 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 99958 cam_fb.ram.0.4.0_RDATA_1
.sym 99959 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 99968 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 99969 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 99970 cam_fb.ram.0.4.0_RDATA_3
.sym 99971 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 99974 cam_fb.ram.0.1.0_RDATA_1
.sym 99975 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 99976 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 99977 cam_fb.ram.0.2.0_RDATA_1
.sym 99989 cam_fb.ram.0.3.0_RDATA
.sym 99993 cam_fb.ram.0.3.0_RDATA_1
.sym 100008 capture_data[0]
.sym 100011 cam_fb.ram.0.3.0_RDATA_3
.sym 100012 capture_data[3]
.sym 100013 capture_addr[6]
.sym 100015 capture_addr[5]
.sym 100019 cam_fb.ram.0.3.0_RDATA_2
.sym 100020 capture_addr[4]
.sym 100112 cam_fb.ram.0.3.0_RDATA_2
.sym 100116 cam_fb.ram.0.3.0_RDATA_3
.sym 100123 cam_fb.ram.0.3.0_RDATA_1
.sym 100134 cam_fb.ram.0.1.0_RDATA_1
.sym 100135 cam_fb.ram.0.4.0_RDATA_3
.sym 100139 cam_fb.ram.0.1.0_RDATA_2
.sym 100140 capture_data[1]
.sym 100141 orig_img_addr[9]
.sym 100143 capture_data[2]
.sym 100144 cam_fb.ram.0.1.0_WCLKE
.sym 100145 capture_addr[1]
.sym 100235 cam_fb.ram.0.1.0_RDATA
.sym 100239 cam_fb.ram.0.1.0_RDATA_1
.sym 100263 orig_img_addr[3]
.sym 100267 cam_fb.ram.0.4.0_RCLKE
.sym 100279 capture_addr[2]
.sym 100337 capture_addr[2]
.sym 100358 cam_fb.ram.0.1.0_RDATA_2
.sym 100362 cam_fb.ram.0.1.0_RDATA_3
.sym 100370 orig_img_addr[7]
.sym 100376 ov7670_vsync$SB_IO_IN
.sym 100380 cam_fb.ram.0.4.0_RDATA_1
.sym 100381 orig_img_addr[0]
.sym 100382 capture_data[2]
.sym 100383 cam_fb.ram.0.4.0_WCLKE
.sym 100385 cam_fb.ram.0.1.0_RDATA_3
.sym 100390 capture_data[0]
.sym 100409 cam_fb.ram.0.1.0_RCLKE
.sym 100443 cam_fb.ram.0.1.0_RCLKE
.sym 100481 cam_fb.ram.0.4.0_RDATA
.sym 100485 cam_fb.ram.0.4.0_RDATA_1
.sym 100497 capture_data[0]
.sym 100503 capture_addr[6]
.sym 100508 capture_addr[5]
.sym 100509 capture_addr[4]
.sym 100604 cam_fb.ram.0.4.0_RDATA_2
.sym 100608 cam_fb.ram.0.4.0_RDATA_3
.sym 100610 capture_data[3]
.sym 100619 orig_img_addr[7]
.sym 100631 cam_fb.ram.0.4.0_RDATA_3
.sym 100632 capture_data[1]
.sym 100634 capture_addr[1]
.sym 100637 orig_img_addr[9]
.sym 101322 capture_addr[8]
.sym 101329 cam_fb.ram.1.3.0_RDATA
.sym 101332 capture_data[5]
.sym 101338 cam_fb.ram.2.0.0_RDATA
.sym 101343 cam_fb.ram.1.2.0_RDATA
.sym 101358 orig_img_addr[2]
.sym 101360 orig_img_addr[8]
.sym 101361 orig_img_addr[3]
.sym 101362 orig_img_addr[0]
.sym 101373 orig_img_addr[1]
.sym 101377 $PACKER_VCC_NET
.sym 101379 orig_img_addr[7]
.sym 101380 capture_data[6]
.sym 101383 orig_img_addr[6]
.sym 101384 cam_fb.ram.0.2.0_RCLKE
.sym 101385 orig_img_addr[4]
.sym 101386 orig_img_addr[5]
.sym 101387 capture_data[7]
.sym 101388 orig_img_addr[9]
.sym 101409 orig_img_addr[0]
.sym 101410 orig_img_addr[1]
.sym 101412 orig_img_addr[2]
.sym 101413 orig_img_addr[3]
.sym 101414 orig_img_addr[4]
.sym 101415 orig_img_addr[5]
.sym 101416 orig_img_addr[6]
.sym 101417 orig_img_addr[7]
.sym 101418 orig_img_addr[8]
.sym 101419 orig_img_addr[9]
.sym 101420 clk50mhz_$glb_clk
.sym 101421 cam_fb.ram.0.2.0_RCLKE
.sym 101422 $PACKER_VCC_NET
.sym 101426 capture_data[7]
.sym 101430 capture_data[6]
.sym 101451 $PACKER_VCC_NET
.sym 101458 cam_fb.ram.0.2.0_RCLKE
.sym 101469 orig_img_addr[0]
.sym 101476 capture_addr[6]
.sym 101477 orig_img_addr[5]
.sym 101478 orig_img_addr[2]
.sym 101479 orig_img_addr[7]
.sym 101480 capture_data[6]
.sym 101483 orig_img_addr[3]
.sym 101484 orig_img_addr[6]
.sym 101486 orig_img_addr[4]
.sym 101487 orig_img_addr[5]
.sym 101488 capture_addr[2]
.sym 101501 capture_addr[3]
.sym 101503 capture_addr[1]
.sym 101504 capture_addr[8]
.sym 101508 capture_addr[5]
.sym 101509 capture_data[4]
.sym 101511 capture_addr[0]
.sym 101512 capture_addr[9]
.sym 101518 capture_addr[2]
.sym 101519 $PACKER_VCC_NET
.sym 101523 capture_addr[4]
.sym 101526 cam_fb.ram.0.2.0_WCLKE
.sym 101527 capture_data[5]
.sym 101528 capture_addr[7]
.sym 101529 capture_addr[6]
.sym 101533 capture_addr[6]
.sym 101535 capture_addr[1]
.sym 101547 capture_addr[0]
.sym 101548 capture_addr[1]
.sym 101550 capture_addr[2]
.sym 101551 capture_addr[3]
.sym 101552 capture_addr[4]
.sym 101553 capture_addr[5]
.sym 101554 capture_addr[6]
.sym 101555 capture_addr[7]
.sym 101556 capture_addr[8]
.sym 101557 capture_addr[9]
.sym 101558 clk50mhz_$glb_clk
.sym 101559 cam_fb.ram.0.2.0_WCLKE
.sym 101561 capture_data[4]
.sym 101565 capture_data[5]
.sym 101568 $PACKER_VCC_NET
.sym 101583 capture_addr[5]
.sym 101585 orig_img_addr[1]
.sym 101587 orig_img_addr[8]
.sym 101594 orig_img_addr[9]
.sym 101595 capture_addr[8]
.sym 101604 orig_img_addr[8]
.sym 101610 orig_img_addr[1]
.sym 101614 $PACKER_VCC_NET
.sym 101617 orig_img_addr[9]
.sym 101618 orig_img_addr[4]
.sym 101621 orig_img_addr[5]
.sym 101622 orig_img_addr[2]
.sym 101624 capture_data[6]
.sym 101625 orig_img_addr[6]
.sym 101626 orig_img_addr[3]
.sym 101627 capture_data[7]
.sym 101628 cam_fb.ram.0.1.0_RCLKE
.sym 101630 orig_img_addr[7]
.sym 101631 orig_img_addr[0]
.sym 101633 orig_img_addr[6]
.sym 101634 orig_img_addr[4]
.sym 101638 orig_img_addr[7]
.sym 101649 orig_img_addr[0]
.sym 101650 orig_img_addr[1]
.sym 101652 orig_img_addr[2]
.sym 101653 orig_img_addr[3]
.sym 101654 orig_img_addr[4]
.sym 101655 orig_img_addr[5]
.sym 101656 orig_img_addr[6]
.sym 101657 orig_img_addr[7]
.sym 101658 orig_img_addr[8]
.sym 101659 orig_img_addr[9]
.sym 101660 clk50mhz_$glb_clk
.sym 101661 cam_fb.ram.0.1.0_RCLKE
.sym 101662 $PACKER_VCC_NET
.sym 101666 capture_data[7]
.sym 101670 capture_data[6]
.sym 101674 capture_data[11]
.sym 101682 $PACKER_VCC_NET
.sym 101685 capture_addr[1]
.sym 101686 ov7670_rst_n$SB_IO_OUT
.sym 101689 cam_fb.ram.0.2.0_RCLKE
.sym 101694 cam_fb.ram.0.3.0_RCLKE
.sym 101696 $PACKER_VCC_NET
.sym 101698 capture_addr[3]
.sym 101704 capture_addr[4]
.sym 101705 cam_fb.ram.0.1.0_WCLKE
.sym 101707 capture_addr[1]
.sym 101709 capture_addr[7]
.sym 101713 capture_addr[6]
.sym 101721 capture_addr[3]
.sym 101722 capture_addr[2]
.sym 101726 capture_data[5]
.sym 101727 capture_addr[0]
.sym 101728 capture_addr[5]
.sym 101729 capture_data[4]
.sym 101732 $PACKER_VCC_NET
.sym 101733 capture_addr[8]
.sym 101734 capture_addr[9]
.sym 101751 capture_addr[0]
.sym 101752 capture_addr[1]
.sym 101754 capture_addr[2]
.sym 101755 capture_addr[3]
.sym 101756 capture_addr[4]
.sym 101757 capture_addr[5]
.sym 101758 capture_addr[6]
.sym 101759 capture_addr[7]
.sym 101760 capture_addr[8]
.sym 101761 capture_addr[9]
.sym 101762 clk50mhz_$glb_clk
.sym 101763 cam_fb.ram.0.1.0_WCLKE
.sym 101765 capture_data[4]
.sym 101769 capture_data[5]
.sym 101772 $PACKER_VCC_NET
.sym 101784 ov7670_d[0]
.sym 101787 capture_addr[4]
.sym 101794 orig_img_addr[0]
.sym 101795 capture_data[7]
.sym 101799 capture_addr[6]
.sym 101806 orig_img_addr[4]
.sym 101809 orig_img_addr[3]
.sym 101812 capture_data[7]
.sym 101813 orig_img_addr[6]
.sym 101817 orig_img_addr[0]
.sym 101818 orig_img_addr[7]
.sym 101821 orig_img_addr[9]
.sym 101825 orig_img_addr[1]
.sym 101826 orig_img_addr[2]
.sym 101827 orig_img_addr[5]
.sym 101829 orig_img_addr[8]
.sym 101832 cam_fb.ram.0.3.0_RCLKE
.sym 101833 capture_data[6]
.sym 101834 $PACKER_VCC_NET
.sym 101842 capture.data_rg2[0]
.sym 101853 orig_img_addr[0]
.sym 101854 orig_img_addr[1]
.sym 101856 orig_img_addr[2]
.sym 101857 orig_img_addr[3]
.sym 101858 orig_img_addr[4]
.sym 101859 orig_img_addr[5]
.sym 101860 orig_img_addr[6]
.sym 101861 orig_img_addr[7]
.sym 101862 orig_img_addr[8]
.sym 101863 orig_img_addr[9]
.sym 101864 clk50mhz_$glb_clk
.sym 101865 cam_fb.ram.0.3.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101870 capture_data[7]
.sym 101874 capture_data[6]
.sym 101892 capture_data[6]
.sym 101894 orig_img_addr[5]
.sym 101896 orig_img_addr[7]
.sym 101897 capture_addr[2]
.sym 101899 orig_img_addr[4]
.sym 101900 orig_img_addr[5]
.sym 101901 orig_img_addr[6]
.sym 101902 capture_data[5]
.sym 101908 capture_data[5]
.sym 101909 capture_addr[5]
.sym 101914 capture_addr[2]
.sym 101917 capture_data[4]
.sym 101920 capture_addr[1]
.sym 101921 capture_addr[4]
.sym 101922 capture_addr[9]
.sym 101925 capture_addr[3]
.sym 101928 capture_addr[8]
.sym 101929 capture_addr[7]
.sym 101933 capture_addr[0]
.sym 101934 cam_fb.ram.0.3.0_WCLKE
.sym 101936 $PACKER_VCC_NET
.sym 101937 capture_addr[6]
.sym 101955 capture_addr[0]
.sym 101956 capture_addr[1]
.sym 101958 capture_addr[2]
.sym 101959 capture_addr[3]
.sym 101960 capture_addr[4]
.sym 101961 capture_addr[5]
.sym 101962 capture_addr[6]
.sym 101963 capture_addr[7]
.sym 101964 capture_addr[8]
.sym 101965 capture_addr[9]
.sym 101966 clk50mhz_$glb_clk
.sym 101967 cam_fb.ram.0.3.0_WCLKE
.sym 101969 capture_data[4]
.sym 101973 capture_data[5]
.sym 101976 $PACKER_VCC_NET
.sym 101993 orig_img_addr[1]
.sym 101994 capture_addr[8]
.sym 101995 capture_addr[7]
.sym 101996 orig_img_addr[8]
.sym 101997 orig_img_addr[9]
.sym 102004 orig_img_addr[9]
.sym 102010 capture_data[7]
.sym 102011 cam_fb.ram.0.0.0_RCLKE
.sym 102013 $PACKER_VCC_NET
.sym 102017 orig_img_addr[2]
.sym 102018 orig_img_addr[1]
.sym 102019 orig_img_addr[8]
.sym 102021 orig_img_addr[0]
.sym 102022 orig_img_addr[3]
.sym 102027 orig_img_addr[9]
.sym 102030 capture_data[6]
.sym 102034 orig_img_addr[7]
.sym 102037 orig_img_addr[4]
.sym 102038 orig_img_addr[5]
.sym 102039 orig_img_addr[6]
.sym 102057 orig_img_addr[0]
.sym 102058 orig_img_addr[1]
.sym 102060 orig_img_addr[2]
.sym 102061 orig_img_addr[3]
.sym 102062 orig_img_addr[4]
.sym 102063 orig_img_addr[5]
.sym 102064 orig_img_addr[6]
.sym 102065 orig_img_addr[7]
.sym 102066 orig_img_addr[8]
.sym 102067 orig_img_addr[9]
.sym 102068 clk50mhz_$glb_clk
.sym 102069 cam_fb.ram.0.0.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102074 capture_data[7]
.sym 102078 capture_data[6]
.sym 102087 cam_fb.ram.0.0.0_RCLKE
.sym 102094 capture_data[7]
.sym 102095 $PACKER_VCC_NET
.sym 102097 capture_addr[3]
.sym 102099 capture_addr[2]
.sym 102102 capture_addr[3]
.sym 102106 cam_fb.ram.0.3.0_RCLKE
.sym 102113 cam_fb.ram.0.0.0_WCLKE
.sym 102116 capture_addr[2]
.sym 102117 capture_addr[3]
.sym 102119 capture_data[5]
.sym 102122 capture_addr[1]
.sym 102124 $PACKER_VCC_NET
.sym 102128 capture_addr[4]
.sym 102130 capture_addr[0]
.sym 102132 capture_addr[8]
.sym 102133 capture_addr[7]
.sym 102135 capture_data[4]
.sym 102136 capture_addr[5]
.sym 102137 capture_addr[6]
.sym 102142 capture_addr[9]
.sym 102159 capture_addr[0]
.sym 102160 capture_addr[1]
.sym 102162 capture_addr[2]
.sym 102163 capture_addr[3]
.sym 102164 capture_addr[4]
.sym 102165 capture_addr[5]
.sym 102166 capture_addr[6]
.sym 102167 capture_addr[7]
.sym 102168 capture_addr[8]
.sym 102169 capture_addr[9]
.sym 102170 clk50mhz_$glb_clk
.sym 102171 cam_fb.ram.0.0.0_WCLKE
.sym 102173 capture_data[4]
.sym 102177 capture_data[5]
.sym 102180 $PACKER_VCC_NET
.sym 102185 capture_data[5]
.sym 102187 cam_fb.ram.0.3.0_WCLKE
.sym 102188 capture_addr[1]
.sym 102192 $PACKER_VCC_NET
.sym 102195 cam_fb.ram.0.2.0_WCLKE
.sym 102196 cam_fb.ram.0.0.0_WCLKE
.sym 102203 capture_addr[6]
.sym 102222 orig_img_addr[1]
.sym 102223 orig_img_addr[8]
.sym 102226 orig_img_addr[9]
.sym 102228 orig_img_addr[7]
.sym 102233 $PACKER_VCC_NET
.sym 102234 orig_img_addr[4]
.sym 102236 orig_img_addr[0]
.sym 102237 capture_data[10]
.sym 102239 orig_img_addr[2]
.sym 102240 cam_fb.ram.0.0.0_RCLKE
.sym 102241 capture_data[11]
.sym 102242 orig_img_addr[5]
.sym 102243 orig_img_addr[6]
.sym 102244 orig_img_addr[3]
.sym 102261 orig_img_addr[0]
.sym 102262 orig_img_addr[1]
.sym 102264 orig_img_addr[2]
.sym 102265 orig_img_addr[3]
.sym 102266 orig_img_addr[4]
.sym 102267 orig_img_addr[5]
.sym 102268 orig_img_addr[6]
.sym 102269 orig_img_addr[7]
.sym 102270 orig_img_addr[8]
.sym 102271 orig_img_addr[9]
.sym 102272 clk50mhz_$glb_clk
.sym 102273 cam_fb.ram.0.0.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102278 capture_data[11]
.sym 102282 capture_data[10]
.sym 102286 capture.data_rg3[1]
.sym 102300 orig_img_addr[4]
.sym 102302 capture_addr[2]
.sym 102304 orig_img_addr[7]
.sym 102306 capture_data[8]
.sym 102307 capture_data[8]
.sym 102308 orig_img_addr[5]
.sym 102309 orig_img_addr[6]
.sym 102310 orig_img_addr[5]
.sym 102316 capture_addr[0]
.sym 102318 capture_data[9]
.sym 102322 capture_addr[4]
.sym 102325 capture_addr[2]
.sym 102326 capture_addr[3]
.sym 102328 capture_addr[1]
.sym 102329 capture_data[8]
.sym 102330 capture_addr[9]
.sym 102335 $PACKER_VCC_NET
.sym 102337 capture_addr[7]
.sym 102341 capture_addr[6]
.sym 102342 cam_fb.ram.0.0.0_WCLKE
.sym 102344 capture_addr[5]
.sym 102345 capture_addr[8]
.sym 102363 capture_addr[0]
.sym 102364 capture_addr[1]
.sym 102366 capture_addr[2]
.sym 102367 capture_addr[3]
.sym 102368 capture_addr[4]
.sym 102369 capture_addr[5]
.sym 102370 capture_addr[6]
.sym 102371 capture_addr[7]
.sym 102372 capture_addr[8]
.sym 102373 capture_addr[9]
.sym 102374 clk50mhz_$glb_clk
.sym 102375 cam_fb.ram.0.0.0_WCLKE
.sym 102377 capture_data[8]
.sym 102381 capture_data[9]
.sym 102384 $PACKER_VCC_NET
.sym 102391 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 102399 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 102402 capture_data[10]
.sym 102403 capture_addr[7]
.sym 102404 orig_img_addr[8]
.sym 102406 capture_addr[8]
.sym 102407 capture_addr[8]
.sym 102411 capture_addr[8]
.sym 102423 orig_img_addr[3]
.sym 102424 orig_img_addr[0]
.sym 102425 capture_data[10]
.sym 102427 orig_img_addr[8]
.sym 102428 cam_fb.ram.0.2.0_RCLKE
.sym 102431 orig_img_addr[2]
.sym 102437 $PACKER_VCC_NET
.sym 102438 orig_img_addr[4]
.sym 102441 capture_data[11]
.sym 102442 orig_img_addr[7]
.sym 102444 orig_img_addr[9]
.sym 102446 orig_img_addr[1]
.sym 102447 orig_img_addr[6]
.sym 102448 orig_img_addr[5]
.sym 102453 $PACKER_VCC_NET
.sym 102465 orig_img_addr[0]
.sym 102466 orig_img_addr[1]
.sym 102468 orig_img_addr[2]
.sym 102469 orig_img_addr[3]
.sym 102470 orig_img_addr[4]
.sym 102471 orig_img_addr[5]
.sym 102472 orig_img_addr[6]
.sym 102473 orig_img_addr[7]
.sym 102474 orig_img_addr[8]
.sym 102475 orig_img_addr[9]
.sym 102476 clk50mhz_$glb_clk
.sym 102477 cam_fb.ram.0.2.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102482 capture_data[11]
.sym 102486 capture_data[10]
.sym 102505 capture_addr[3]
.sym 102507 orig_img_addr[2]
.sym 102510 cam_fb.ram.0.3.0_RCLKE
.sym 102511 capture_addr[0]
.sym 102512 orig_img_addr[1]
.sym 102514 capture_addr[3]
.sym 102521 cam_fb.ram.0.2.0_WCLKE
.sym 102522 capture_addr[6]
.sym 102529 capture_addr[2]
.sym 102530 capture_addr[3]
.sym 102533 capture_data[8]
.sym 102536 capture_addr[0]
.sym 102537 capture_addr[5]
.sym 102539 $PACKER_VCC_NET
.sym 102541 capture_addr[7]
.sym 102543 capture_addr[4]
.sym 102545 capture_addr[8]
.sym 102548 capture_addr[1]
.sym 102549 capture_data[9]
.sym 102550 capture_addr[9]
.sym 102551 capture_addr[8]
.sym 102557 capture_addr[7]
.sym 102567 capture_addr[0]
.sym 102568 capture_addr[1]
.sym 102570 capture_addr[2]
.sym 102571 capture_addr[3]
.sym 102572 capture_addr[4]
.sym 102573 capture_addr[5]
.sym 102574 capture_addr[6]
.sym 102575 capture_addr[7]
.sym 102576 capture_addr[8]
.sym 102577 capture_addr[9]
.sym 102578 clk50mhz_$glb_clk
.sym 102579 cam_fb.ram.0.2.0_WCLKE
.sym 102581 capture_data[8]
.sym 102585 capture_data[9]
.sym 102588 $PACKER_VCC_NET
.sym 102604 $PACKER_VCC_NET
.sym 102615 capture_addr[6]
.sym 102625 $PACKER_VCC_NET
.sym 102629 capture_data[10]
.sym 102631 orig_img_addr[8]
.sym 102632 orig_img_addr[9]
.sym 102636 orig_img_addr[7]
.sym 102641 orig_img_addr[5]
.sym 102643 orig_img_addr[3]
.sym 102644 orig_img_addr[4]
.sym 102645 orig_img_addr[2]
.sym 102647 orig_img_addr[6]
.sym 102648 cam_fb.ram.0.3.0_RCLKE
.sym 102649 capture_data[11]
.sym 102650 orig_img_addr[1]
.sym 102651 orig_img_addr[0]
.sym 102656 cam_fb.ram.0.1.0_RCLKE
.sym 102669 orig_img_addr[0]
.sym 102670 orig_img_addr[1]
.sym 102672 orig_img_addr[2]
.sym 102673 orig_img_addr[3]
.sym 102674 orig_img_addr[4]
.sym 102675 orig_img_addr[5]
.sym 102676 orig_img_addr[6]
.sym 102677 orig_img_addr[7]
.sym 102678 orig_img_addr[8]
.sym 102679 orig_img_addr[9]
.sym 102680 clk50mhz_$glb_clk
.sym 102681 cam_fb.ram.0.3.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102686 capture_data[11]
.sym 102690 capture_data[10]
.sym 102694 capture_addr[8]
.sym 102707 orig_img_addr[5]
.sym 102710 orig_img_addr[4]
.sym 102713 orig_img_addr[6]
.sym 102715 capture_data[8]
.sym 102717 capture_addr[2]
.sym 102725 capture_addr[3]
.sym 102729 capture_addr[7]
.sym 102731 capture_addr[8]
.sym 102732 capture_addr[5]
.sym 102735 capture_addr[0]
.sym 102736 capture_addr[1]
.sym 102737 capture_data[9]
.sym 102738 capture_addr[9]
.sym 102740 capture_data[8]
.sym 102741 cam_fb.ram.0.3.0_WCLKE
.sym 102742 capture_addr[2]
.sym 102743 $PACKER_VCC_NET
.sym 102747 capture_addr[4]
.sym 102753 capture_addr[6]
.sym 102759 capture_addr[6]
.sym 102771 capture_addr[0]
.sym 102772 capture_addr[1]
.sym 102774 capture_addr[2]
.sym 102775 capture_addr[3]
.sym 102776 capture_addr[4]
.sym 102777 capture_addr[5]
.sym 102778 capture_addr[6]
.sym 102779 capture_addr[7]
.sym 102780 capture_addr[8]
.sym 102781 capture_addr[9]
.sym 102782 clk50mhz_$glb_clk
.sym 102783 cam_fb.ram.0.3.0_WCLKE
.sym 102785 capture_data[8]
.sym 102789 capture_data[9]
.sym 102792 $PACKER_VCC_NET
.sym 102807 capture_addr[5]
.sym 102810 capture_data[10]
.sym 102811 capture_addr[7]
.sym 102813 capture_addr[8]
.sym 102817 orig_img_addr[8]
.sym 102829 $PACKER_VCC_NET
.sym 102831 orig_img_addr[7]
.sym 102833 capture_data[10]
.sym 102836 cam_fb.ram.0.1.0_RCLKE
.sym 102837 capture_data[11]
.sym 102838 orig_img_addr[3]
.sym 102839 orig_img_addr[0]
.sym 102842 orig_img_addr[8]
.sym 102844 orig_img_addr[4]
.sym 102845 orig_img_addr[5]
.sym 102847 orig_img_addr[9]
.sym 102851 orig_img_addr[6]
.sym 102853 orig_img_addr[2]
.sym 102854 orig_img_addr[1]
.sym 102873 orig_img_addr[0]
.sym 102874 orig_img_addr[1]
.sym 102876 orig_img_addr[2]
.sym 102877 orig_img_addr[3]
.sym 102878 orig_img_addr[4]
.sym 102879 orig_img_addr[5]
.sym 102880 orig_img_addr[6]
.sym 102881 orig_img_addr[7]
.sym 102882 orig_img_addr[8]
.sym 102883 orig_img_addr[9]
.sym 102884 clk50mhz_$glb_clk
.sym 102885 cam_fb.ram.0.1.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102890 capture_data[11]
.sym 102894 capture_data[10]
.sym 102898 capture_data[11]
.sym 102905 capture_data[11]
.sym 102909 capture_addr[1]
.sym 102914 capture_addr[0]
.sym 102915 orig_img_addr[2]
.sym 102916 capture_addr[3]
.sym 102919 orig_img_addr[2]
.sym 102920 orig_img_addr[1]
.sym 102922 capture_addr[3]
.sym 102928 capture_addr[4]
.sym 102931 capture_addr[3]
.sym 102937 capture_addr[0]
.sym 102938 cam_fb.ram.0.1.0_WCLKE
.sym 102939 capture_addr[6]
.sym 102942 capture_addr[9]
.sym 102943 capture_addr[5]
.sym 102944 capture_data[8]
.sym 102946 capture_addr[2]
.sym 102947 $PACKER_VCC_NET
.sym 102949 capture_addr[7]
.sym 102951 capture_addr[8]
.sym 102954 capture_addr[1]
.sym 102955 capture_data[9]
.sym 102975 capture_addr[0]
.sym 102976 capture_addr[1]
.sym 102978 capture_addr[2]
.sym 102979 capture_addr[3]
.sym 102980 capture_addr[4]
.sym 102981 capture_addr[5]
.sym 102982 capture_addr[6]
.sym 102983 capture_addr[7]
.sym 102984 capture_addr[8]
.sym 102985 capture_addr[9]
.sym 102986 clk50mhz_$glb_clk
.sym 102987 cam_fb.ram.0.1.0_WCLKE
.sym 102989 capture_data[8]
.sym 102993 capture_data[9]
.sym 102996 $PACKER_VCC_NET
.sym 103011 capture_addr[4]
.sym 103018 capture_addr[7]
.sym 103023 capture_addr[6]
.sym 103035 orig_img_addr[9]
.sym 103037 capture_data[10]
.sym 103041 orig_img_addr[8]
.sym 103046 orig_img_addr[6]
.sym 103047 orig_img_addr[5]
.sym 103048 orig_img_addr[4]
.sym 103049 $PACKER_VCC_NET
.sym 103051 orig_img_addr[3]
.sym 103053 orig_img_addr[2]
.sym 103054 orig_img_addr[7]
.sym 103056 cam_fb.ram.0.4.0_RCLKE
.sym 103057 capture_data[11]
.sym 103058 orig_img_addr[1]
.sym 103059 orig_img_addr[0]
.sym 103064 cam_fb.ram.0.2.0_RCLKE
.sym 103077 orig_img_addr[0]
.sym 103078 orig_img_addr[1]
.sym 103080 orig_img_addr[2]
.sym 103081 orig_img_addr[3]
.sym 103082 orig_img_addr[4]
.sym 103083 orig_img_addr[5]
.sym 103084 orig_img_addr[6]
.sym 103085 orig_img_addr[7]
.sym 103086 orig_img_addr[8]
.sym 103087 orig_img_addr[9]
.sym 103088 clk50mhz_$glb_clk
.sym 103089 cam_fb.ram.0.4.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103094 capture_data[11]
.sym 103098 capture_data[10]
.sym 103114 cam_fb.ram.0.0.0_RCLKE
.sym 103115 $PACKER_VCC_NET
.sym 103118 orig_img_addr[5]
.sym 103120 orig_img_addr[7]
.sym 103121 capture_addr[2]
.sym 103123 orig_img_addr[4]
.sym 103124 orig_img_addr[5]
.sym 103125 orig_img_addr[6]
.sym 103131 capture_addr[5]
.sym 103138 capture_addr[2]
.sym 103141 capture_addr[0]
.sym 103143 capture_data[9]
.sym 103144 capture_addr[1]
.sym 103149 capture_addr[3]
.sym 103150 capture_data[8]
.sym 103151 capture_addr[9]
.sym 103152 capture_addr[4]
.sym 103154 capture_addr[8]
.sym 103156 capture_addr[7]
.sym 103158 cam_fb.ram.0.4.0_WCLKE
.sym 103160 $PACKER_VCC_NET
.sym 103161 capture_addr[6]
.sym 103179 capture_addr[0]
.sym 103180 capture_addr[1]
.sym 103182 capture_addr[2]
.sym 103183 capture_addr[3]
.sym 103184 capture_addr[4]
.sym 103185 capture_addr[5]
.sym 103186 capture_addr[6]
.sym 103187 capture_addr[7]
.sym 103188 capture_addr[8]
.sym 103189 capture_addr[9]
.sym 103190 clk50mhz_$glb_clk
.sym 103191 cam_fb.ram.0.4.0_WCLKE
.sym 103193 capture_data[8]
.sym 103197 capture_data[9]
.sym 103200 $PACKER_VCC_NET
.sym 103219 capture_addr[7]
.sym 103220 cam_fb.ram.0.3.0_RCLKE
.sym 103222 capture_addr[9]
.sym 103225 orig_img_addr[8]
.sym 103226 orig_img_addr[5]
.sym 103227 capture_addr[2]
.sym 103239 orig_img_addr[3]
.sym 103240 orig_img_addr[0]
.sym 103241 capture_data[3]
.sym 103244 cam_fb.ram.0.2.0_RCLKE
.sym 103247 capture_data[2]
.sym 103250 orig_img_addr[8]
.sym 103253 $PACKER_VCC_NET
.sym 103255 orig_img_addr[1]
.sym 103257 orig_img_addr[2]
.sym 103258 orig_img_addr[7]
.sym 103261 orig_img_addr[4]
.sym 103262 orig_img_addr[5]
.sym 103263 orig_img_addr[6]
.sym 103264 orig_img_addr[9]
.sym 103281 orig_img_addr[0]
.sym 103282 orig_img_addr[1]
.sym 103284 orig_img_addr[2]
.sym 103285 orig_img_addr[3]
.sym 103286 orig_img_addr[4]
.sym 103287 orig_img_addr[5]
.sym 103288 orig_img_addr[6]
.sym 103289 orig_img_addr[7]
.sym 103290 orig_img_addr[8]
.sym 103291 orig_img_addr[9]
.sym 103292 clk50mhz_$glb_clk
.sym 103293 cam_fb.ram.0.2.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103298 capture_data[3]
.sym 103302 capture_data[2]
.sym 103320 capture_addr[0]
.sym 103321 capture_addr[3]
.sym 103323 orig_img_addr[2]
.sym 103327 capture_addr[3]
.sym 103337 capture_addr[3]
.sym 103342 capture_addr[4]
.sym 103343 capture_addr[0]
.sym 103344 capture_addr[5]
.sym 103345 capture_addr[6]
.sym 103353 cam_fb.ram.0.2.0_WCLKE
.sym 103354 capture_addr[8]
.sym 103355 $PACKER_VCC_NET
.sym 103357 capture_addr[7]
.sym 103360 capture_addr[9]
.sym 103361 capture_data[0]
.sym 103363 capture_data[1]
.sym 103364 capture_addr[1]
.sym 103365 capture_addr[2]
.sym 103383 capture_addr[0]
.sym 103384 capture_addr[1]
.sym 103386 capture_addr[2]
.sym 103387 capture_addr[3]
.sym 103388 capture_addr[4]
.sym 103389 capture_addr[5]
.sym 103390 capture_addr[6]
.sym 103391 capture_addr[7]
.sym 103392 capture_addr[8]
.sym 103393 capture_addr[9]
.sym 103394 clk50mhz_$glb_clk
.sym 103395 cam_fb.ram.0.2.0_WCLKE
.sym 103397 capture_data[0]
.sym 103401 capture_data[1]
.sym 103404 $PACKER_VCC_NET
.sym 103411 cam_fb.ram.0.3.0_WCLKE
.sym 103412 cam_fb.ram.0.4.0_WCLKE
.sym 103420 cam_fb.ram.0.0.0_WCLKE
.sym 103438 capture_data[3]
.sym 103442 capture_data[2]
.sym 103448 cam_fb.ram.0.0.0_RCLKE
.sym 103452 orig_img_addr[9]
.sym 103453 orig_img_addr[5]
.sym 103454 orig_img_addr[8]
.sym 103457 $PACKER_VCC_NET
.sym 103458 orig_img_addr[4]
.sym 103461 orig_img_addr[2]
.sym 103462 orig_img_addr[7]
.sym 103463 orig_img_addr[0]
.sym 103466 orig_img_addr[1]
.sym 103467 orig_img_addr[6]
.sym 103468 orig_img_addr[3]
.sym 103485 orig_img_addr[0]
.sym 103486 orig_img_addr[1]
.sym 103488 orig_img_addr[2]
.sym 103489 orig_img_addr[3]
.sym 103490 orig_img_addr[4]
.sym 103491 orig_img_addr[5]
.sym 103492 orig_img_addr[6]
.sym 103493 orig_img_addr[7]
.sym 103494 orig_img_addr[8]
.sym 103495 orig_img_addr[9]
.sym 103496 clk50mhz_$glb_clk
.sym 103497 cam_fb.ram.0.0.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103502 capture_data[3]
.sym 103506 capture_data[2]
.sym 103524 orig_img_addr[4]
.sym 103525 capture_addr[2]
.sym 103528 orig_img_addr[7]
.sym 103532 $PACKER_VCC_NET
.sym 103533 orig_img_addr[6]
.sym 103534 orig_img_addr[5]
.sym 103542 capture_addr[2]
.sym 103547 capture_addr[0]
.sym 103548 capture_addr[1]
.sym 103549 capture_data[0]
.sym 103550 capture_addr[3]
.sym 103551 capture_data[1]
.sym 103555 capture_addr[5]
.sym 103559 capture_addr[9]
.sym 103560 capture_addr[4]
.sym 103561 capture_addr[7]
.sym 103562 capture_addr[8]
.sym 103566 cam_fb.ram.0.0.0_WCLKE
.sym 103568 $PACKER_VCC_NET
.sym 103569 capture_addr[6]
.sym 103587 capture_addr[0]
.sym 103588 capture_addr[1]
.sym 103590 capture_addr[2]
.sym 103591 capture_addr[3]
.sym 103592 capture_addr[4]
.sym 103593 capture_addr[5]
.sym 103594 capture_addr[6]
.sym 103595 capture_addr[7]
.sym 103596 capture_addr[8]
.sym 103597 capture_addr[9]
.sym 103598 clk50mhz_$glb_clk
.sym 103599 cam_fb.ram.0.0.0_WCLKE
.sym 103601 capture_data[0]
.sym 103605 capture_data[1]
.sym 103608 $PACKER_VCC_NET
.sym 103614 capture_addr[1]
.sym 103616 cam_fb.ram.0.1.0_WCLKE
.sym 103625 capture_addr[9]
.sym 103626 orig_img_addr[8]
.sym 103627 capture_addr[7]
.sym 103628 cam_fb.ram.0.3.0_RCLKE
.sym 103630 cam_fb.ram.0.4.0_RDATA_2
.sym 103633 orig_img_addr[8]
.sym 103634 capture_addr[2]
.sym 103643 cam_fb.ram.0.3.0_RCLKE
.sym 103646 capture_data[2]
.sym 103649 orig_img_addr[8]
.sym 103651 orig_img_addr[0]
.sym 103653 capture_data[3]
.sym 103656 orig_img_addr[3]
.sym 103661 orig_img_addr[1]
.sym 103662 orig_img_addr[4]
.sym 103664 orig_img_addr[2]
.sym 103666 orig_img_addr[7]
.sym 103668 orig_img_addr[9]
.sym 103670 $PACKER_VCC_NET
.sym 103671 orig_img_addr[6]
.sym 103672 orig_img_addr[5]
.sym 103689 orig_img_addr[0]
.sym 103690 orig_img_addr[1]
.sym 103692 orig_img_addr[2]
.sym 103693 orig_img_addr[3]
.sym 103694 orig_img_addr[4]
.sym 103695 orig_img_addr[5]
.sym 103696 orig_img_addr[6]
.sym 103697 orig_img_addr[7]
.sym 103698 orig_img_addr[8]
.sym 103699 orig_img_addr[9]
.sym 103700 clk50mhz_$glb_clk
.sym 103701 cam_fb.ram.0.3.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103706 capture_data[3]
.sym 103710 capture_data[2]
.sym 103728 capture_addr[3]
.sym 103729 ov7670_sioc$SB_IO_OUT
.sym 103730 orig_img_addr[2]
.sym 103734 capture_addr[3]
.sym 103735 capture_addr[0]
.sym 103743 capture_addr[5]
.sym 103745 cam_fb.ram.0.3.0_WCLKE
.sym 103748 capture_addr[4]
.sym 103749 capture_addr[3]
.sym 103751 capture_data[0]
.sym 103757 capture_addr[6]
.sym 103760 capture_addr[0]
.sym 103761 capture_addr[1]
.sym 103762 capture_addr[8]
.sym 103763 capture_addr[9]
.sym 103764 capture_addr[2]
.sym 103766 capture_data[1]
.sym 103768 capture_addr[7]
.sym 103772 $PACKER_VCC_NET
.sym 103776 capture_addr[7]
.sym 103781 capture_addr[9]
.sym 103791 capture_addr[0]
.sym 103792 capture_addr[1]
.sym 103794 capture_addr[2]
.sym 103795 capture_addr[3]
.sym 103796 capture_addr[4]
.sym 103797 capture_addr[5]
.sym 103798 capture_addr[6]
.sym 103799 capture_addr[7]
.sym 103800 capture_addr[8]
.sym 103801 capture_addr[9]
.sym 103802 clk50mhz_$glb_clk
.sym 103803 cam_fb.ram.0.3.0_WCLKE
.sym 103805 capture_data[0]
.sym 103809 capture_data[1]
.sym 103812 $PACKER_VCC_NET
.sym 103825 orig_img_addr[0]
.sym 103840 sdat_on
.sym 103850 capture_data[2]
.sym 103853 capture_data[3]
.sym 103856 orig_img_addr[9]
.sym 103860 orig_img_addr[7]
.sym 103862 orig_img_addr[8]
.sym 103863 cam_fb.ram.0.1.0_RCLKE
.sym 103866 orig_img_addr[0]
.sym 103867 orig_img_addr[1]
.sym 103868 orig_img_addr[2]
.sym 103870 orig_img_addr[5]
.sym 103873 orig_img_addr[4]
.sym 103874 $PACKER_VCC_NET
.sym 103875 orig_img_addr[6]
.sym 103876 orig_img_addr[3]
.sym 103881 orig_img_addr[2]
.sym 103893 orig_img_addr[0]
.sym 103894 orig_img_addr[1]
.sym 103896 orig_img_addr[2]
.sym 103897 orig_img_addr[3]
.sym 103898 orig_img_addr[4]
.sym 103899 orig_img_addr[5]
.sym 103900 orig_img_addr[6]
.sym 103901 orig_img_addr[7]
.sym 103902 orig_img_addr[8]
.sym 103903 orig_img_addr[9]
.sym 103904 clk50mhz_$glb_clk
.sym 103905 cam_fb.ram.0.1.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103910 capture_data[3]
.sym 103914 capture_data[2]
.sym 103918 capture_addr[8]
.sym 103935 $PACKER_VCC_NET
.sym 103939 orig_img_addr[4]
.sym 103940 $PACKER_VCC_NET
.sym 103941 orig_img_addr[6]
.sym 103947 capture_addr[1]
.sym 103948 capture_data[0]
.sym 103949 capture_addr[3]
.sym 103953 capture_addr[9]
.sym 103954 capture_data[1]
.sym 103956 capture_addr[7]
.sym 103958 cam_fb.ram.0.1.0_WCLKE
.sym 103959 capture_addr[0]
.sym 103960 $PACKER_VCC_NET
.sym 103968 capture_addr[2]
.sym 103970 capture_addr[8]
.sym 103972 capture_addr[5]
.sym 103973 capture_addr[4]
.sym 103975 capture_addr[6]
.sym 103995 capture_addr[0]
.sym 103996 capture_addr[1]
.sym 103998 capture_addr[2]
.sym 103999 capture_addr[3]
.sym 104000 capture_addr[4]
.sym 104001 capture_addr[5]
.sym 104002 capture_addr[6]
.sym 104003 capture_addr[7]
.sym 104004 capture_addr[8]
.sym 104005 capture_addr[9]
.sym 104006 clk50mhz_$glb_clk
.sym 104007 cam_fb.ram.0.1.0_WCLKE
.sym 104009 capture_data[0]
.sym 104013 capture_data[1]
.sym 104016 $PACKER_VCC_NET
.sym 104021 capture_addr[1]
.sym 104035 capture_addr[9]
.sym 104037 capture_addr[2]
.sym 104042 cam_fb.ram.0.4.0_RDATA_2
.sym 104052 capture_data[3]
.sym 104054 orig_img_addr[0]
.sym 104055 orig_img_addr[7]
.sym 104060 cam_fb.ram.0.4.0_RCLKE
.sym 104061 orig_img_addr[2]
.sym 104062 orig_img_addr[3]
.sym 104063 capture_data[2]
.sym 104069 orig_img_addr[1]
.sym 104075 orig_img_addr[8]
.sym 104076 orig_img_addr[5]
.sym 104077 orig_img_addr[4]
.sym 104078 $PACKER_VCC_NET
.sym 104079 orig_img_addr[6]
.sym 104080 orig_img_addr[9]
.sym 104097 orig_img_addr[0]
.sym 104098 orig_img_addr[1]
.sym 104100 orig_img_addr[2]
.sym 104101 orig_img_addr[3]
.sym 104102 orig_img_addr[4]
.sym 104103 orig_img_addr[5]
.sym 104104 orig_img_addr[6]
.sym 104105 orig_img_addr[7]
.sym 104106 orig_img_addr[8]
.sym 104107 orig_img_addr[9]
.sym 104108 clk50mhz_$glb_clk
.sym 104109 cam_fb.ram.0.4.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104114 capture_data[3]
.sym 104118 capture_data[2]
.sym 104123 ov7670_href$SB_IO_IN
.sym 104142 capture_addr[3]
.sym 104143 capture_addr[0]
.sym 104145 ov7670_sioc$SB_IO_OUT
.sym 104146 sdat_out
.sym 104153 cam_fb.ram.0.4.0_WCLKE
.sym 104154 capture_data[0]
.sym 104157 capture_addr[3]
.sym 104160 capture_addr[5]
.sym 104161 capture_addr[4]
.sym 104163 capture_addr[6]
.sym 104164 $PACKER_VCC_NET
.sym 104168 capture_addr[0]
.sym 104170 capture_addr[8]
.sym 104171 capture_addr[7]
.sym 104173 capture_addr[9]
.sym 104174 capture_data[1]
.sym 104175 capture_addr[2]
.sym 104176 capture_addr[1]
.sym 104199 capture_addr[0]
.sym 104200 capture_addr[1]
.sym 104202 capture_addr[2]
.sym 104203 capture_addr[3]
.sym 104204 capture_addr[4]
.sym 104205 capture_addr[5]
.sym 104206 capture_addr[6]
.sym 104207 capture_addr[7]
.sym 104208 capture_addr[8]
.sym 104209 capture_addr[9]
.sym 104210 clk50mhz_$glb_clk
.sym 104211 cam_fb.ram.0.4.0_WCLKE
.sym 104213 capture_data[0]
.sym 104217 capture_data[1]
.sym 104220 $PACKER_VCC_NET
.sym 104248 sdat_on
.sym 104490 capture.pclk_rg1
.sym 104544 ov7670_pclk$SB_IO_IN
.sym 104550 sdat_out
.sym 104553 ov7670_sioc$SB_IO_OUT
.sym 104641 sdat_on
.sym 104774 capture_addr[8]
.sym 104829 capture_addr[8]
.sym 104859 capture_addr[2]
.sym 104864 capture_addr[8]
.sym 105022 capture_addr[3]
.sym 105051 capture_addr[1]
.sym 105060 capture_addr[6]
.sym 105096 capture_addr[6]
.sym 105108 capture_addr[1]
.sym 105131 capture.data_rg1[0]
.sym 105146 capture_addr[6]
.sym 105164 capture.data_rg1[0]
.sym 105177 orig_img_addr[7]
.sym 105179 orig_img_addr[4]
.sym 105183 orig_img_addr[6]
.sym 105207 orig_img_addr[6]
.sym 105211 orig_img_addr[4]
.sym 105237 orig_img_addr[7]
.sym 105268 orig_img_addr[7]
.sym 105269 orig_img_addr[6]
.sym 105276 orig_img_addr[5]
.sym 105277 orig_img_addr[4]
.sym 105408 capture_addr[0]
.sym 105434 capture.data_rg1[0]
.sym 105484 capture.data_rg1[0]
.sym 105498 clk50mhz_$glb_clk
.sym 105499 rst$SB_IO_IN_$glb_sr
.sym 105652 capture_addr[0]
.sym 106164 $PACKER_VCC_NET
.sym 106216 $PACKER_VCC_NET
.sym 106282 capture_addr[8]
.sym 106286 capture_addr[7]
.sym 106313 capture_addr[8]
.sym 106351 capture_addr[7]
.sym 106371 capture_addr[2]
.sym 106376 capture_addr[8]
.sym 106384 capture_addr[7]
.sym 106410 cam_fb.ram.0.1.0_RCLKE
.sym 106455 cam_fb.ram.0.1.0_RCLKE
.sym 106498 capture_addr[3]
.sym 106507 orig_img_addr[2]
.sym 106528 capture_addr[6]
.sym 106583 capture_addr[6]
.sym 106622 capture_addr[6]
.sym 106744 orig_img_addr[7]
.sym 106745 orig_img_addr[6]
.sym 106752 orig_img_addr[5]
.sym 106753 orig_img_addr[4]
.sym 106875 cam_fb.ram.0.3.0_RCLKE
.sym 106901 cam_fb.ram.0.2.0_RCLKE
.sym 106947 cam_fb.ram.0.2.0_RCLKE
.sym 107114 capture_addr[7]
.sym 107741 orig_img_addr[8]
.sym 107758 capture_addr[9]
.sym 107762 capture_addr[7]
.sym 107794 capture_addr[7]
.sym 107825 capture_addr[9]
.sym 107852 capture_addr[2]
.sym 107854 capture_addr[9]
.sym 107885 orig_img_addr[2]
.sym 107936 orig_img_addr[2]
.sym 107983 orig_img_addr[2]
.sym 108221 orig_img_addr[6]
.sym 108229 orig_img_addr[4]
.sym 108339 capture.pclk_rg1
.sym 108632 ov7670_pclk$SB_IO_IN
.sym 108658 ov7670_pclk$SB_IO_IN
.sym 108696 clk50mhz_$glb_clk
.sym 108697 rst$SB_IO_IN_$glb_sr
.sym 108746 ov7670_sioc$SB_IO_OUT
.sym 108766 ov7670_sioc$SB_IO_OUT
.sym 108768 sdat_on
.sym 108770 ov7670_pclk$SB_IO_IN
.sym 108771 sdat_out
.sym 109096 capture_addr[0]
.sym 109278 ov7670_d[0]
.sym 109284 ov7670_d[0]
.sym 109329 clk50mhz_$glb_clk
.sym 109330 rst$SB_IO_IN_$glb_sr
.sym 109478 cam_fb.ram.0.1.0_WCLKE
.sym 109609 orig_img_addr[7]
.sym 109981 cam_fb.ram.0.1.0_WCLKE
.sym 110097 orig_img_addr[7]
.sym 110341 orig_img_addr[7]
.sym 110469 cam_fb.ram.0.1.0_WCLKE
.sym 110941 orig_img_addr[8]
.sym 111573 orig_img_addr[7]
.sym 111817 orig_img_addr[7]
.sym 112062 ov7670_vsync$SB_IO_IN
.sym 112558 ov7670_vsync$SB_IO_IN
.sym 112777 ov7670_vsync$SB_IO_IN
.sym 112820 sdat_out
.sym 112822 sdat_on
.sym 112841 sdat_on
.sym 112844 sdat_out
.sym 112999 ov7670_d[0]
.sym 113047 ov7670_rst_n$SB_IO_OUT
.sym 113062 ov7670_d[0]
.sym 113418 orig_img_addr[7]
.sym 114157 cam_fb.ram.0.1.0_WCLKE
.sym 114894 orig_img_addr[7]
.sym 116385 ov7670_href$SB_IO_IN
.sym 116731 controller.i_regs.cnt_cam_clk[2]
.sym 116732 ov7670_xclk$SB_IO_OUT
.sym 116733 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 116852 ov7670_href$SB_IO_IN
.sym 116854 ov7670_pclk$SB_IO_IN
.sym 116873 ov7670_href$SB_IO_IN
.sym 116930 ov7670_rst_n$SB_IO_OUT
.sym 116939 ov7670_rst_n$SB_IO_OUT
.sym 120857 controller.i_regs.cnt_cam_clk[2]
.sym 120859 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120865 controller.i_regs.cnt_cam_clk[2]
.sym 120874 ov7670_xclk$SB_IO_OUT
.sym 120879 $nextpnr_ICESTORM_LC_23$O
.sym 120881 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120885 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120887 ov7670_xclk$SB_IO_OUT
.sym 120892 ov7670_xclk$SB_IO_OUT
.sym 120893 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120894 controller.i_regs.cnt_cam_clk[2]
.sym 120895 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 120898 controller.i_regs.cnt_cam_clk[2]
.sym 120899 ov7670_xclk$SB_IO_OUT
.sym 120900 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120907 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 120927 clk50mhz_$glb_clk
.sym 120928 rst$SB_IO_IN_$glb_sr
.sym 125051 ov7670_xclk$SB_IO_OUT
.sym 125071 ov7670_xclk$SB_IO_OUT
.sym 135196 camera_config_steps[5]
.sym 135197 camera_config_steps[4]
.sym 135207 camera_config_steps[0]
.sym 135208 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 135209 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135211 camera_config_steps[0]
.sym 135212 camera_config_steps[1]
.sym 135213 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 135216 camera_config_steps[1]
.sym 135217 camera_config_steps[0]
.sym 135220 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 135221 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135223 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 135224 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 135225 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 135226 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I0
.sym 135227 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135228 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 135229 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 135230 camera_config_steps[5]
.sym 135231 camera_config_steps[4]
.sym 135232 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 135233 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135235 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135236 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135237 camera_config_steps[5]
.sym 135239 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 135240 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135241 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 135242 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 135243 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 135244 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 135245 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 135246 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 135247 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 135248 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 135249 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 135252 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 135253 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 135254 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 135255 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 135256 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 135257 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 135258 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135259 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 135260 camera_config_steps[0]
.sym 135261 camera_config_steps[1]
.sym 135264 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 135265 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135268 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 135269 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135272 img_proc.proc_ctrl_rg1
.sym 135273 img_proc.proc_ctrl_rg2
.sym 135274 proc_ctrl$SB_IO_IN
.sym 135278 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 135279 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 135280 camera_config_steps[0]
.sym 135281 camera_config_steps[1]
.sym 135282 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0
.sym 135283 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 135284 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2
.sym 135285 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 135286 img_proc.proc_ctrl_rg1
.sym 135290 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 135291 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1
.sym 135292 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2
.sym 135293 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 135295 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 135296 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 135297 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 135298 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 135299 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I1
.sym 135300 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2
.sym 135301 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 135316 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0
.sym 135317 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0_SB_LUT4_O_I3
.sym 135328 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 135329 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 135399 vga_col[0]
.sym 135402 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135404 vga_col[1]
.sym 135405 vga_col[0]
.sym 135406 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135408 vga_col[2]
.sym 135409 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 135410 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135412 vga_col[3]
.sym 135413 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 135414 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135416 vga_col[4]
.sym 135417 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 135418 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135420 vga_col[5]
.sym 135421 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 135422 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135424 vga_col[6]
.sym 135425 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 135426 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135428 vga_col[7]
.sym 135429 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 135430 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135432 vga_col[8]
.sym 135433 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 135435 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135436 vga_col[9]
.sym 135437 i_vga.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 135450 vga_col[3]
.sym 135451 vga_col[2]
.sym 135452 vga_col[4]
.sym 135453 vga_col[5]
.sym 135454 vga_col[2]
.sym 135455 vga_col[3]
.sym 135456 vga_col[4]
.sym 135457 vga_col[5]
.sym 135463 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135468 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135471 $PACKER_VCC_NET
.sym 135472 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135476 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135479 $PACKER_VCC_NET
.sym 135480 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 135484 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135488 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135492 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135496 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135500 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135505 $nextpnr_ICESTORM_LC_88$I3
.sym 135527 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135531 $PACKER_VCC_NET
.sym 135532 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 135536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135540 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135544 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135548 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135552 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135557 $nextpnr_ICESTORM_LC_45$I3
.sym 135559 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135564 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 135568 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135572 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135576 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135580 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135584 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135589 $nextpnr_ICESTORM_LC_86$I3
.sym 135591 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135596 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135600 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135604 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135607 $PACKER_VCC_NET
.sym 135608 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 135612 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135615 $PACKER_VCC_NET
.sym 135616 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135620 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135624 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135628 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135633 $nextpnr_ICESTORM_LC_57$I3
.sym 135655 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 135660 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 135664 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 135667 $PACKER_VCC_NET
.sym 135668 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 135672 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 135676 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 135680 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135683 $PACKER_VCC_NET
.sym 135684 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135688 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135692 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 135697 $nextpnr_ICESTORM_LC_55$I3
.sym 135698 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 135699 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 135700 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135701 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 135719 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135724 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135728 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135733 $nextpnr_ICESTORM_LC_80$I3
.sym 135735 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135736 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135737 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 135739 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135740 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135741 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135745 vga_new_pxl
.sym 135746 vga_col[7]
.sym 135747 vga_col[8]
.sym 135748 vga_col[9]
.sym 135749 vga_col[6]
.sym 135751 vga_col[4]
.sym 135755 vga_col[5]
.sym 135756 $PACKER_VCC_NET
.sym 135759 vga_col[6]
.sym 135760 $PACKER_VCC_NET
.sym 135763 vga_col[7]
.sym 135767 vga_col[8]
.sym 135768 $PACKER_VCC_NET
.sym 135771 vga_col[9]
.sym 135777 $nextpnr_ICESTORM_LC_59$I3
.sym 135783 vga_col[4]
.sym 135787 vga_col[5]
.sym 135791 vga_col[6]
.sym 135795 vga_col[7]
.sym 135799 vga_col[8]
.sym 135800 $PACKER_VCC_NET
.sym 135803 vga_col[9]
.sym 135809 $nextpnr_ICESTORM_LC_63$I3
.sym 135815 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 135820 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 135824 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135828 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135832 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135835 $PACKER_VCC_NET
.sym 135836 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135839 $PACKER_VCC_NET
.sym 135840 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135843 $PACKER_VCC_NET
.sym 135844 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135847 $PACKER_VCC_NET
.sym 135848 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135852 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135857 $nextpnr_ICESTORM_LC_76$I3
.sym 135870 vga_hsync_SB_LUT4_O_I0
.sym 135871 vga_hsync_SB_LUT4_O_I1
.sym 135872 vga_hsync_SB_LUT4_O_I2
.sym 135873 rst$SB_IO_IN
.sym 135879 vga_col[7]
.sym 135883 vga_col[8]
.sym 135884 $PACKER_VCC_NET
.sym 135887 vga_col[9]
.sym 135893 $nextpnr_ICESTORM_LC_61$I3
.sym 135903 vga_vsync_SB_LUT4_O_I2
.sym 135904 vga_hsync_SB_LUT4_O_I1
.sym 135905 rst$SB_IO_IN
.sym 135906 vga_vsync_SB_LUT4_O_I0
.sym 135907 vga_vsync_SB_LUT4_O_I1
.sym 135908 vga_vsync_SB_LUT4_O_I2
.sym 135909 rst$SB_IO_IN
.sym 135911 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 135915 $PACKER_VCC_NET
.sym 135916 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 135920 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135923 $PACKER_VCC_NET
.sym 135924 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 135927 $PACKER_VCC_NET
.sym 135928 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 135931 $PACKER_VCC_NET
.sym 135932 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 135935 $PACKER_VCC_NET
.sym 135936 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 135940 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 135945 $nextpnr_ICESTORM_LC_102$I3
.sym 135947 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135948 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135949 proc_fb.ram.0.4.0_RDATA_1_SB_LUT4_I3_O
.sym 135962 vga_red_2b_SB_LUT4_O_1_I0
.sym 135963 vga_red_2b_SB_LUT4_O_1_I1
.sym 135964 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 135965 vga_red_2b_SB_LUT4_O_1_I3
.sym 135966 vga_blue_2b_SB_LUT4_O_1_I0
.sym 135967 vga_blue_2b_SB_LUT4_O_1_I1
.sym 135968 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 135969 vga_blue_2b_SB_LUT4_O_1_I3
.sym 135977 vga_col[6]
.sym 135982 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135983 vga_red_2b_SB_LUT4_O_I1
.sym 135984 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135985 vga_red_2b_SB_LUT4_O_I3
.sym 135986 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 135987 vga_blue_2b_SB_LUT4_O_I1
.sym 135988 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 135989 vga_blue_2b_SB_LUT4_O_I3
.sym 136022 vga_green_2b_SB_LUT4_O_1_I0
.sym 136023 vga_green_2b_SB_LUT4_O_I1
.sym 136024 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136025 vga_green_2b_SB_LUT4_O_1_I3
.sym 136200 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136201 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136202 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 136203 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 136204 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 136205 camera_config_steps[1]
.sym 136208 camera_config_steps[0]
.sym 136209 camera_config_steps[1]
.sym 136212 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 136213 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 136216 camera_config_steps[1]
.sym 136217 camera_config_steps[0]
.sym 136221 camera_config_steps[0]
.sym 136224 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136225 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136228 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136229 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 136230 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 136231 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 136232 camera_config_steps[0]
.sym 136233 camera_config_steps[1]
.sym 136234 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I0
.sym 136235 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 136236 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 136237 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 136239 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 136240 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 136241 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 136243 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136244 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136245 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 136246 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136247 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 136248 camera_config_steps[4]
.sym 136249 camera_config_steps[5]
.sym 136251 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136252 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136253 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 136256 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 136257 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136260 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 136261 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 136263 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 136264 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 136265 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 136266 camera_config_steps[5]
.sym 136267 camera_config_steps[4]
.sym 136268 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 136269 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 136272 camera_config_steps[4]
.sym 136273 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 136274 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 136275 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 136276 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 136277 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 136279 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 136280 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 136281 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 136283 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 136284 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I2
.sym 136285 camera_config_steps[4]
.sym 136288 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136289 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136290 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 136291 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I1
.sym 136292 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2
.sym 136293 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 136294 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136295 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136296 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 136297 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 136300 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 136301 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 136302 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136303 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 136304 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 136305 camera_config_steps[0]
.sym 136306 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1
.sym 136307 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136308 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 136309 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136310 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 136311 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 136312 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1
.sym 136313 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136314 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 136315 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 136316 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 136317 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 136318 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 136319 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 136320 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 136321 camera_config_steps[1]
.sym 136322 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 136323 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 136324 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 136325 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 136327 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 136328 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 136329 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 136330 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 136331 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 136332 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2
.sym 136333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 136335 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 136336 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 136337 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 136338 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 136339 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 136340 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 136341 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 136342 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136343 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 136344 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 136345 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 136346 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 136347 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0
.sym 136348 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136349 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 136350 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 136351 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 136352 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 136353 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 136354 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 136355 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 136356 camera_config_steps[0]
.sym 136357 camera_config_steps[1]
.sym 136362 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I0
.sym 136363 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 136364 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2
.sym 136365 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 136368 controller.i_regs.reg_rgb444_SB_LUT4_O_10_I2
.sym 136369 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 136372 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2
.sym 136373 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 136394 capture.data_rg1[4]
.sym 136418 ov7670_d[4]
.sym 136423 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 136427 $PACKER_VCC_NET
.sym 136428 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136431 $PACKER_VCC_NET
.sym 136432 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136435 $PACKER_VCC_NET
.sym 136436 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136439 $PACKER_VCC_NET
.sym 136440 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 136444 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136448 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136452 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136456 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136460 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136465 $nextpnr_ICESTORM_LC_90$I3
.sym 136469 vga_col[5]
.sym 136473 vga_col[7]
.sym 136477 vga_col[4]
.sym 136481 vga_col[2]
.sym 136485 vga_col[3]
.sym 136487 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 136492 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136496 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136500 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136504 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136508 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136513 $nextpnr_ICESTORM_LC_100$I3
.sym 136519 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 136524 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136528 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136531 $PACKER_VCC_NET
.sym 136532 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 136539 $PACKER_VCC_NET
.sym 136540 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136544 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136548 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136552 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136556 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136561 $nextpnr_ICESTORM_LC_47$I3
.sym 136565 vga_col[0]
.sym 136573 vga_col[4]
.sym 136577 vga_col[8]
.sym 136581 $PACKER_VCC_NET
.sym 136583 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 136588 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136592 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136596 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136599 $PACKER_VCC_NET
.sym 136600 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 136604 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136608 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136612 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136616 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136620 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136625 $nextpnr_ICESTORM_LC_84$I3
.sym 136626 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 136627 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136628 vga_col[7]
.sym 136629 vga_col[6]
.sym 136634 vga_col[3]
.sym 136635 vga_col[2]
.sym 136636 vga_col[4]
.sym 136637 vga_col[5]
.sym 136638 vga_col[8]
.sym 136639 vga_col[1]
.sym 136640 vga_col[0]
.sym 136641 vga_col[9]
.sym 136647 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 136652 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 136656 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 136660 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 136664 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 136668 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 136672 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136675 $PACKER_VCC_NET
.sym 136676 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136680 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136684 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 136689 $nextpnr_ICESTORM_LC_49$I3
.sym 136690 vga_col[4]
.sym 136691 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136692 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 136693 vga_col[5]
.sym 136695 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136696 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136697 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136699 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 136700 vga_col[3]
.sym 136701 vga_col[2]
.sym 136704 vga_col[5]
.sym 136705 vga_col[4]
.sym 136707 vga_col[3]
.sym 136708 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136709 vga_col[2]
.sym 136710 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136711 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136712 rgbfilter[0]
.sym 136713 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136714 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136715 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136716 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136717 vga_col[0]
.sym 136718 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_1_I0
.sym 136719 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136720 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136721 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136722 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0
.sym 136723 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136724 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 136725 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 136726 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136727 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136728 rgbfilter[1]
.sym 136729 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136730 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 136731 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 136732 rgbfilter[2]
.sym 136733 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136734 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136735 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136736 rgbfilter[1]
.sym 136737 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136740 vga_col[4]
.sym 136741 vga_col[5]
.sym 136743 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 136748 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 136752 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136755 $PACKER_VCC_NET
.sym 136756 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136760 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136764 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136768 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136771 $PACKER_VCC_NET
.sym 136772 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136776 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136780 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136785 $nextpnr_ICESTORM_LC_74$I3
.sym 136789 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136793 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136798 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136799 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136800 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136801 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136802 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136803 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136804 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136805 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136807 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 136812 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 136816 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136819 $PACKER_VCC_NET
.sym 136820 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136823 $PACKER_VCC_NET
.sym 136824 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136827 $PACKER_VCC_NET
.sym 136828 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136832 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136836 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136840 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136844 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136849 $nextpnr_ICESTORM_LC_51$I3
.sym 136850 vga_col[8]
.sym 136851 vga_col[6]
.sym 136852 vga_col[9]
.sym 136853 vga_col[7]
.sym 136854 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136855 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136856 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136857 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136871 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 136876 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 136879 $PACKER_VCC_NET
.sym 136880 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 136884 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136887 $PACKER_VCC_NET
.sym 136888 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 136891 $PACKER_VCC_NET
.sym 136892 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 136895 $PACKER_VCC_NET
.sym 136896 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 136899 $PACKER_VCC_NET
.sym 136900 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 136904 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 136909 $nextpnr_ICESTORM_LC_78$I3
.sym 136910 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 136911 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 136912 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 136913 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 136915 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136917 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136919 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 136920 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136921 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 136923 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136924 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136925 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136928 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136929 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136931 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136932 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136933 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136936 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136937 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136939 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136940 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136941 proc_fb.ram.2.4.0_RDATA_1_SB_LUT4_I3_O
.sym 136943 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136944 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136945 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136946 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136947 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136948 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136949 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136951 vga_red_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 136952 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136953 vga_col[7]
.sym 136955 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 136956 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136957 proc_fb.ram.1.4.0_RDATA_SB_LUT4_I3_O
.sym 136959 vga_blue_2b_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 136960 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136961 vga_row[5]
.sym 136962 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136963 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136964 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136965 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136966 vga_red_2b_SB_LUT4_O_1_I1
.sym 136967 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136968 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136969 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136970 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136971 rgbfilter[0]
.sym 136972 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136973 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 136975 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136976 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136977 vga_row[6]
.sym 136979 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136980 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 136981 vga_col[6]
.sym 136982 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136983 rgbfilter[2]
.sym 136984 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136985 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 136986 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136987 rgbfilter[1]
.sym 136988 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136989 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 136990 vga_blue_2b_SB_LUT4_O_1_I1
.sym 136991 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136992 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 136993 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136994 vga_green_2b_SB_LUT4_O_I0
.sym 136995 vga_green_2b_SB_LUT4_O_I1
.sym 136996 vga_green_2b_SB_LUT4_O_I2
.sym 136997 vga_green_2b_SB_LUT4_O_I3
.sym 136999 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137000 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 137001 vga_col[5]
.sym 137011 vga_vsync_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 137012 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 137013 proc_fb.ram.1.4.0_RDATA_1_SB_LUT4_I3_O
.sym 137222 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 137223 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 137224 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137225 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 137226 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137227 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 137228 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137229 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 137230 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 137231 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 137232 camera_config_steps[0]
.sym 137233 camera_config_steps[1]
.sym 137236 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 137237 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 137240 camera_config_steps[4]
.sym 137241 camera_config_steps[5]
.sym 137242 camera_config_steps[0]
.sym 137243 camera_config_steps[1]
.sym 137244 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137245 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 137247 camera_config_steps[0]
.sym 137248 camera_config_steps[1]
.sym 137249 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 137250 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 137251 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137252 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 137253 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I1_SB_LUT4_I0_I3
.sym 137255 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137256 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 137257 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 137259 camera_config_steps[0]
.sym 137260 camera_config_steps[1]
.sym 137261 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137263 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 137264 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137265 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 137268 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137269 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137270 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137271 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137272 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 137273 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 137275 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 137276 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 137277 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 137278 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 137279 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 137280 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 137281 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 137283 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137284 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137285 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 137286 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I0
.sym 137287 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I1
.sym 137288 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 137289 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137291 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137292 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137293 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 137294 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137295 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 137296 camera_config_steps[0]
.sym 137297 camera_config_steps[1]
.sym 137300 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 137301 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137302 camera_config_steps[0]
.sym 137303 camera_config_steps[1]
.sym 137304 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137305 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137306 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137307 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 137308 camera_config_steps[1]
.sym 137309 camera_config_steps[0]
.sym 137310 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 137311 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 137312 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 137313 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137315 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 137316 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 137317 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 137318 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137319 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I0
.sym 137320 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 137321 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 137322 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 137323 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 137324 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 137325 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 137328 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 137329 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 137330 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 137331 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I1
.sym 137332 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2
.sym 137333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 137334 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1
.sym 137335 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 137336 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I2
.sym 137337 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_I3
.sym 137338 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 137339 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I1
.sym 137340 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2
.sym 137341 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 137344 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 137345 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 137346 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 137347 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 137348 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 137349 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 137352 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 137353 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137354 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137355 controller.i_sccb.clr_datarg
.sym 137356 controller.data_wr[1]
.sym 137357 controller.i_sccb.send_rg[0]
.sym 137358 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 137359 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137360 camera_config_steps[0]
.sym 137361 camera_config_steps[1]
.sym 137363 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 137364 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 137365 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137367 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137368 controller.data_wr[0]
.sym 137369 controller.i_sccb.clr_datarg
.sym 137372 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 137373 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 137374 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137375 controller.i_sccb.clr_datarg
.sym 137376 controller.data_wr[2]
.sym 137377 controller.i_sccb.send_rg[1]
.sym 137380 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 137381 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 137382 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137383 controller.i_sccb.clr_datarg
.sym 137384 controller.addr[1]
.sym 137385 controller.i_sccb.send_rg[8]
.sym 137386 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137387 controller.i_sccb.clr_datarg
.sym 137388 controller.addr[0]
.sym 137389 controller.i_sccb.send_rg[7]
.sym 137390 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137391 controller.i_sccb.clr_datarg
.sym 137392 controller.data_wr[3]
.sym 137393 controller.i_sccb.send_rg[2]
.sym 137394 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137395 controller.i_sccb.clr_datarg
.sym 137396 controller.data_wr[4]
.sym 137397 controller.i_sccb.send_rg[3]
.sym 137398 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137399 controller.i_sccb.clr_datarg
.sym 137400 controller.data_wr[7]
.sym 137401 controller.i_sccb.send_rg[6]
.sym 137402 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137403 controller.i_sccb.clr_datarg
.sym 137404 controller.data_wr[5]
.sym 137405 controller.i_sccb.send_rg[4]
.sym 137406 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 137407 controller.i_sccb.clr_datarg
.sym 137408 controller.data_wr[6]
.sym 137409 controller.i_sccb.send_rg[5]
.sym 137412 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 137413 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 137447 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137452 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137456 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137460 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137464 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 137467 $PACKER_VCC_NET
.sym 137468 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137472 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137476 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137480 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137484 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137489 $nextpnr_ICESTORM_LC_43$I3
.sym 137490 ov7670_d[5]
.sym 137502 capture.data_rg1[1]
.sym 137506 capture.data_rg1[5]
.sym 137511 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137516 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137519 $PACKER_VCC_NET
.sym 137520 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137523 $PACKER_VCC_NET
.sym 137524 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137527 $PACKER_VCC_NET
.sym 137528 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 137531 $PACKER_VCC_NET
.sym 137532 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137540 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137544 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137548 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137553 $nextpnr_ICESTORM_LC_96$I3
.sym 137557 vga_col[0]
.sym 137561 vga_col[1]
.sym 137565 vga_col[9]
.sym 137569 vga_col[6]
.sym 137570 ov7670_d[1]
.sym 137575 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137579 $PACKER_VCC_NET
.sym 137580 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137583 $PACKER_VCC_NET
.sym 137584 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137588 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137592 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 137596 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137599 $PACKER_VCC_NET
.sym 137600 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137604 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137608 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137612 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137617 $nextpnr_ICESTORM_LC_94$I3
.sym 137626 vga_col[6]
.sym 137627 vga_col[8]
.sym 137628 vga_col[9]
.sym 137629 vga_col[7]
.sym 137630 vga_col[4]
.sym 137631 vga_col[5]
.sym 137632 vga_col[3]
.sym 137633 vga_col[2]
.sym 137639 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 137643 $PACKER_VCC_NET
.sym 137644 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 137648 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 137651 $PACKER_VCC_NET
.sym 137652 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 137656 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 137660 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 137664 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137668 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137672 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137676 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 137681 $nextpnr_ICESTORM_LC_53$I3
.sym 137682 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137683 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 137684 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137685 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137686 vga_col[4]
.sym 137687 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137688 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 137689 vga_col[5]
.sym 137690 vga_col[3]
.sym 137691 vga_col[2]
.sym 137692 vga_col[1]
.sym 137693 vga_col[0]
.sym 137694 vga_col[8]
.sym 137695 vga_col[9]
.sym 137696 vga_col[7]
.sym 137697 vga_col[6]
.sym 137698 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 137699 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137700 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 137701 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137702 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 137703 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 137704 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137705 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 137706 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 137707 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137708 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 137709 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 137716 vga_col[1]
.sym 137717 vga_col[0]
.sym 137718 vga_col[4]
.sym 137719 vga_col[2]
.sym 137720 vga_col[3]
.sym 137721 vga_col[5]
.sym 137722 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0
.sym 137723 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1
.sym 137724 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O
.sym 137725 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 137726 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137727 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137728 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137729 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 137731 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137732 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 137733 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137734 vga_col[4]
.sym 137735 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137736 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137737 vga_col[5]
.sym 137738 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137739 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137740 centroid[0]
.sym 137741 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137742 rgbfilter[0]
.sym 137743 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137744 centroid[0]
.sym 137745 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137747 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137748 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137749 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137750 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137751 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137752 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137753 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137754 rgbfilter[2]
.sym 137755 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137756 centroid[0]
.sym 137757 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137758 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 137759 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137760 vga_new_pxl
.sym 137761 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137787 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137788 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137789 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137796 vga_new_pxl
.sym 137797 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 137799 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 137804 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 137807 $PACKER_VCC_NET
.sym 137808 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137811 $PACKER_VCC_NET
.sym 137812 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137815 $PACKER_VCC_NET
.sym 137816 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137819 $PACKER_VCC_NET
.sym 137820 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137824 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137828 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137832 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137836 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137841 $nextpnr_ICESTORM_LC_68$I3
.sym 137845 vga_row[8]
.sym 137849 vga_row[9]
.sym 137850 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 137851 vga_row[3]
.sym 137852 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 137853 vga_row[2]
.sym 137855 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137856 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137857 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137858 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 137859 vga_row[6]
.sym 137860 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137861 vga_row[7]
.sym 137862 vga_row[7]
.sym 137863 vga_row[6]
.sym 137864 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137865 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 137867 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 137868 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 137869 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137873 vga_row[6]
.sym 137877 vga_row[7]
.sym 137881 vga_row[1]
.sym 137884 vga_row[8]
.sym 137885 vga_row[9]
.sym 137887 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137888 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 137889 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 137892 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 137893 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137895 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 137900 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 137904 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 137908 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 137912 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137916 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 137920 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 137923 $PACKER_VCC_NET
.sym 137924 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 137927 $PACKER_VCC_NET
.sym 137928 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 137932 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 137937 $nextpnr_ICESTORM_LC_70$I3
.sym 137938 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0
.sym 137939 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I1
.sym 137940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137941 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137943 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137944 vga_row[3]
.sym 137945 vga_row[2]
.sym 137947 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I1
.sym 137948 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_I0_SB_LUT4_O_I2
.sym 137949 vga_col[9]
.sym 137951 vga_row[5]
.sym 137952 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137953 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137955 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 137956 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137957 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137962 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137963 proximity[0]
.sym 137964 vga_row[3]
.sym 137965 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137968 vga_col[8]
.sym 137969 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 137973 capture.cnt_byte_SB_DFFER_Q_E
.sym 137989 proximity[0]
.sym 137991 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 137996 capture.cnt_pxl_base[5]
.sym 137997 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 137999 $PACKER_VCC_NET
.sym 138000 capture.cnt_pxl_base[6]
.sym 138001 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 138004 capture.cnt_pxl_base[7]
.sym 138005 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 138008 capture.cnt_pxl_base[8]
.sym 138009 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 138012 capture.cnt_pxl_base[9]
.sym 138013 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 138016 capture.cnt_pxl_base[10]
.sym 138017 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 138020 capture.cnt_pxl_base[11]
.sym 138021 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 138024 capture.cnt_pxl_base[12]
.sym 138025 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 138040 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 138041 capture.vsync_3up
.sym 138248 camera_config_steps[2]
.sym 138249 camera_config_steps[3]
.sym 138250 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138251 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138252 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138253 camera_config_steps[1]
.sym 138255 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138256 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138257 camera_config_steps[1]
.sym 138258 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 138259 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 138260 camera_config_steps[0]
.sym 138261 camera_config_steps[1]
.sym 138264 camera_config_steps[3]
.sym 138265 camera_config_steps[2]
.sym 138268 camera_config_steps[3]
.sym 138269 camera_config_steps[2]
.sym 138272 camera_config_steps[3]
.sym 138273 camera_config_steps[2]
.sym 138275 camera_config_steps[1]
.sym 138276 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138277 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 138279 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 138280 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 138281 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 138284 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 138285 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 138286 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I0
.sym 138287 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 138288 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 138289 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 138291 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138292 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138293 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 138294 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 138295 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 138296 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 138297 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 138299 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138300 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 138301 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138302 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 138303 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 138304 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 138305 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 138307 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 138308 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138309 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138312 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 138313 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138314 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 138315 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138316 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 138317 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138318 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 138319 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 138320 controller.i_regs.reg_rgb444_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 138321 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 138324 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 138325 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138328 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 138329 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 138331 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I1
.sym 138332 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2
.sym 138333 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 138335 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138336 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 138337 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 138338 camera_config_steps[5]
.sym 138339 camera_config_steps[4]
.sym 138340 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 138341 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138342 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0
.sym 138343 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 138344 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_I0_O
.sym 138345 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 138346 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 138347 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138348 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 138349 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 138350 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 138351 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 138352 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I2
.sym 138353 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 138355 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138356 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0
.sym 138357 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 138360 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138361 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138362 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 138363 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_I1
.sym 138364 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 138365 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_I3_O
.sym 138366 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 138367 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 138368 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I2
.sym 138369 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 138371 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 138372 controller.i_regs.reg_rgb444_SB_LUT4_O_13_I0_SB_LUT4_O_I2
.sym 138373 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138374 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0
.sym 138375 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 138376 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I2
.sym 138377 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 138378 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 138379 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 138380 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_I1_I2
.sym 138381 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 138384 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 138385 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138388 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0
.sym 138389 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 138392 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 138393 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 138394 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 138395 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 138396 camera_config_steps[0]
.sym 138397 camera_config_steps[1]
.sym 138398 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1_SB_LUT4_O_I0
.sym 138399 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I1
.sym 138400 controller.i_regs.reg_rgb444_SB_LUT4_O_5_I0_SB_LUT4_O_I2
.sym 138401 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 138403 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0_SB_LUT4_O_I3
.sym 138404 controller.i_regs.reg_rgb444_SB_LUT4_O_15_I0_SB_LUT4_O_I2
.sym 138405 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I0
.sym 138406 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 138407 controller.i_sccb.clr_datarg
.sym 138408 controller.addr[2]
.sym 138409 controller.i_sccb.send_rg[9]
.sym 138438 capture.data_rg2[4]
.sym 138470 capture.data_rg2[5]
.sym 138478 capture.data_rg1[6]
.sym 138486 ov7670_d[6]
.sym 138498 capture.data_rg2[6]
.sym 138503 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 138507 $PACKER_VCC_NET
.sym 138508 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138512 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138516 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138519 $PACKER_VCC_NET
.sym 138520 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 138523 $PACKER_VCC_NET
.sym 138524 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138528 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138532 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138536 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138540 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138545 $nextpnr_ICESTORM_LC_92$I3
.sym 138547 rgbfilter[2]
.sym 138548 rgbfilter[1]
.sym 138549 rgbfilter[0]
.sym 138551 rgbfilter[1]
.sym 138552 rgbfilter[2]
.sym 138553 rgbfilter[0]
.sym 138555 rgbfilter[2]
.sym 138556 rgbfilter[0]
.sym 138557 rgbfilter[1]
.sym 138567 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I0_SB_CARRY_CO_CI[1]
.sym 138572 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 138576 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 138579 $PACKER_VCC_NET
.sym 138580 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2_I1_SB_CARRY_CO_CI[4]
.sym 138583 $PACKER_VCC_NET
.sym 138584 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 138588 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 138592 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138596 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138600 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138604 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 138609 $nextpnr_ICESTORM_LC_98$I3
.sym 138631 display_img_addr[0]
.sym 138634 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138636 display_img_addr[1]
.sym 138637 display_img_addr[0]
.sym 138638 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138640 display_img_addr[2]
.sym 138641 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 138642 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138644 display_img_addr[3]
.sym 138645 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 138646 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138648 display_img_addr[4]
.sym 138649 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 138650 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138652 display_img_addr[5]
.sym 138653 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 138654 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138656 display_img_addr[6]
.sym 138657 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 138658 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138660 display_img_addr[7]
.sym 138661 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 138662 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138664 display_img_addr[8]
.sym 138665 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 138666 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138668 display_img_addr[9]
.sym 138669 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 138670 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138672 display_img_addr[10]
.sym 138673 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 138674 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138676 display_img_addr[11]
.sym 138677 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 138679 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138680 display_img_addr[12]
.sym 138681 I_ov_display.frame_addr_SB_DFFER_Q_D_SB_LUT4_O_I3[12]
.sym 138682 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138683 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138684 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 138685 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 138686 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138687 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138688 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138689 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3
.sym 138690 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138691 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138692 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138693 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138696 centroid[2]
.sym 138697 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138698 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138699 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138700 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138701 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138704 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138705 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138712 vga_col[1]
.sym 138713 vga_col[0]
.sym 138719 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 138720 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 138721 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 138726 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138727 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138728 centroid[3]
.sym 138729 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138730 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138731 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138732 centroid[3]
.sym 138733 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138738 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138739 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138740 centroid[1]
.sym 138741 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138742 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138743 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138744 centroid[3]
.sym 138745 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138746 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138747 centroid[1]
.sym 138748 vga_blue_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138749 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138751 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138752 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 138753 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138754 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138755 centroid[1]
.sym 138756 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138757 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138758 vga_col[0]
.sym 138759 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138760 vga_col[2]
.sym 138761 vga_col[1]
.sym 138762 vga_col[0]
.sym 138763 vga_col[2]
.sym 138764 vga_row[2]
.sym 138765 vga_col[1]
.sym 138766 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 138767 vga_col[1]
.sym 138768 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138769 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138770 vga_col[1]
.sym 138771 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138772 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138773 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138776 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138777 display_img_addr[0]
.sym 138778 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2
.sym 138779 vga_col[2]
.sym 138780 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 138781 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 138782 vga_row[0]
.sym 138783 vga_col[2]
.sym 138784 vga_row[1]
.sym 138785 vga_row[2]
.sym 138787 vga_col[2]
.sym 138788 vga_row[0]
.sym 138789 vga_row[1]
.sym 138791 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 138796 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 138799 $PACKER_VCC_NET
.sym 138800 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138804 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138808 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138812 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138815 $PACKER_VCC_NET
.sym 138816 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138820 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138824 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138828 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138833 $nextpnr_ICESTORM_LC_72$I3
.sym 138834 vga_row[0]
.sym 138835 vga_row[1]
.sym 138836 vga_row[2]
.sym 138837 vga_row[3]
.sym 138841 vga_row[0]
.sym 138845 vga_row[5]
.sym 138852 vga_row[0]
.sym 138853 vga_row[1]
.sym 138855 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138859 $PACKER_VCC_NET
.sym 138860 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138863 $PACKER_VCC_NET
.sym 138864 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138867 $PACKER_VCC_NET
.sym 138868 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138872 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138876 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138880 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138884 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138889 $nextpnr_ICESTORM_LC_82$I3
.sym 138890 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138891 vga_row[6]
.sym 138892 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138893 vga_row[7]
.sym 138897 vga_row[3]
.sym 138901 vga_row[2]
.sym 138905 vga_row[4]
.sym 138906 vga_row[5]
.sym 138907 vga_row[4]
.sym 138908 vga_row[9]
.sym 138909 vga_row[8]
.sym 138910 vga_row[9]
.sym 138911 vga_row[0]
.sym 138912 vga_row[1]
.sym 138913 vga_row[8]
.sym 138914 vga_row[3]
.sym 138915 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I1
.sym 138916 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 138917 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3
.sym 138919 vga_green_2b_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I0_SB_CARRY_CO_CI[1]
.sym 138924 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 138928 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 138932 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138936 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138940 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138944 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 138948 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI[8]
.sym 138951 $PACKER_VCC_NET
.sym 138952 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138956 vga_vsync_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 138961 $nextpnr_ICESTORM_LC_66$I3
.sym 138965 proximity[1]
.sym 138966 img_proc.colorpxls[9]
.sym 138967 img_proc.colorpxls[10]
.sym 138968 img_proc.proximity_cmb_SB_LUT4_O_2_I2
.sym 138969 img_proc.colorpxls[8]
.sym 138970 proximity[1]
.sym 138971 proximity[2]
.sym 138972 vga_row[5]
.sym 138973 vga_row[4]
.sym 138975 vga_row[7]
.sym 138976 vga_row[6]
.sym 138977 vga_row[4]
.sym 138979 img_proc.colorpxls[8]
.sym 138980 img_proc.colorpxls[10]
.sym 138981 img_proc.colorpxls[9]
.sym 138983 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I0
.sym 138984 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 138987 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 138988 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 138991 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I0
.sym 138992 vga_red_2b_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 138997 $nextpnr_ICESTORM_LC_64$I3
.sym 138999 capture.href_rg3
.sym 139000 capture.cnt_byte
.sym 139001 capture.vsync_3up
.sym 139003 capture.href_rg3
.sym 139004 capture.cnt_byte
.sym 139005 capture.pclk_rise
.sym 139009 proximity[2]
.sym 139011 capture.href_rg3
.sym 139012 capture.pclk_rise
.sym 139013 capture.vsync_3up
.sym 139016 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 139017 capture.vsync_3up
.sym 139020 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 139021 capture.vsync_3up
.sym 139024 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 139025 capture.vsync_3up
.sym 139028 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 139029 capture.vsync_3up
.sym 139032 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 139033 capture.vsync_3up
.sym 139036 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 139037 capture.vsync_3up
.sym 139040 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 139041 capture.vsync_3up
.sym 139044 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 139045 capture.vsync_3up
.sym 139046 capture.href_rg2
.sym 139055 capture.vsync_3up
.sym 139056 capture.href_rg3
.sym 139057 capture.href_rg2
.sym 139271 camera_config_steps[0]
.sym 139276 camera_config_steps[1]
.sym 139280 camera_config_steps[2]
.sym 139281 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139284 camera_config_steps[3]
.sym 139285 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 139288 camera_config_steps[4]
.sym 139289 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 139292 camera_config_steps[5]
.sym 139293 controller.i_regs.cnt_reg_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 139295 led_SB_LUT4_O_I1
.sym 139296 centroid[3]
.sym 139297 camera_config_steps[3]
.sym 139299 led_SB_LUT4_O_I1
.sym 139300 centroid[2]
.sym 139301 camera_config_steps[2]
.sym 139304 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 139305 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I3
.sym 139307 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 139308 camera_config_steps[1]
.sym 139309 camera_config_steps[0]
.sym 139312 camera_config_steps[5]
.sym 139313 camera_config_steps[4]
.sym 139316 camera_config_steps[5]
.sym 139317 camera_config_steps[4]
.sym 139321 camera_config_steps[5]
.sym 139328 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 139329 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139331 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139332 camera_config_steps[0]
.sym 139333 camera_config_steps[1]
.sym 139336 controller.i_regs.reg_rgb444_SB_LUT4_O_I2
.sym 139337 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 139339 controller.i_regs.reg_rgb444_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 139340 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139341 camera_config_steps[5]
.sym 139342 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139343 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139344 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139345 controller.i_regs.reg_rgb444_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139347 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 139348 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I2
.sym 139349 controller.i_regs.reg_rgb444_SB_LUT4_O_14_I0_SB_LUT4_I1_I3
.sym 139350 camera_config_steps[5]
.sym 139351 camera_config_steps[4]
.sym 139352 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139353 controller.i_regs.reg_rgb444_SB_LUT4_O_7_I0_SB_LUT4_O_I1
.sym 139354 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 139355 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 139356 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 139357 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 139359 controller.i_regs.reg_rgb444_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 139360 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139361 controller.i_regs.reg_rgb444_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 139363 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139364 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 139365 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139371 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 139372 controller.i_regs.reg_rgb444_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 139373 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I3
.sym 139374 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139375 controller.i_regs.reg_rgb444_SB_LUT4_O_6_I0_SB_LUT4_O_I2
.sym 139376 camera_config_steps[0]
.sym 139377 camera_config_steps[1]
.sym 139378 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I0
.sym 139379 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 139380 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I2
.sym 139381 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 139385 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 139387 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 139388 controller.i_regs.reg_rgb444_SB_LUT4_O_3_I1
.sym 139389 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 139391 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I1
.sym 139392 controller.i_regs.reg_rgb444_SB_LUT4_O_1_I2
.sym 139393 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 139395 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1
.sym 139396 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I2
.sym 139397 controller.i_regs.reg_rgb444_SB_LUT4_O_2_I1_SB_LUT4_I0_O
.sym 139398 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 139399 controller.i_sccb.clr_datarg
.sym 139400 controller.addr[3]
.sym 139401 controller.i_sccb.send_rg[10]
.sym 139404 centroid[7]
.sym 139405 led_SB_LUT4_O_I1
.sym 139411 led_SB_LUT4_O_I1
.sym 139412 centroid[0]
.sym 139413 camera_config_steps[0]
.sym 139423 led_SB_LUT4_O_I1
.sym 139424 centroid[1]
.sym 139425 camera_config_steps[1]
.sym 139428 centroid[6]
.sym 139429 led_SB_LUT4_O_I1
.sym 139462 $PACKER_VCC_NET
.sym 139466 orig_img_addr[11]
.sym 139478 orig_img_addr[10]
.sym 139490 orig_img_addr[12]
.sym 139494 capture.data_rg3[5]
.sym 139498 proc_we
.sym 139499 proc_img_addr[11]
.sym 139500 proc_img_addr[10]
.sym 139501 proc_img_addr[12]
.sym 139502 proc_we
.sym 139503 proc_img_addr[10]
.sym 139504 proc_img_addr[11]
.sym 139505 proc_img_addr[12]
.sym 139510 proc_we
.sym 139511 proc_img_addr[11]
.sym 139512 proc_img_addr[12]
.sym 139513 proc_img_addr[10]
.sym 139514 proc_we
.sym 139515 proc_img_addr[11]
.sym 139516 proc_img_addr[12]
.sym 139517 proc_img_addr[10]
.sym 139522 proc_we
.sym 139523 proc_img_addr[12]
.sym 139524 proc_img_addr[11]
.sym 139525 proc_img_addr[10]
.sym 139526 capture.data_rg2[1]
.sym 139530 rgbfilter[2]
.sym 139531 proc_fb.dina_SB_LUT4_O_4_I2
.sym 139532 rgbfilter[1]
.sym 139533 proc_fb.dina_SB_LUT4_O_I2
.sym 139534 img_proc.colorpxls[6]
.sym 139535 img_proc.colorpxls[7]
.sym 139536 img_proc.colorpxls[8]
.sym 139537 img_proc.colorpxls[9]
.sym 139551 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139552 proc_fb.dina_SB_LUT4_O_8_I2
.sym 139553 rgbfilter[0]
.sym 139554 proc_fb.dina_SB_LUT4_O_4_I2
.sym 139555 rgbfilter[1]
.sym 139556 proc_fb.dina_SB_LUT4_O_8_I2
.sym 139557 rgbfilter[2]
.sym 139558 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 139559 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139560 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 139561 img_proc.centroid_tmp_SB_LUT4_O_4_I3
.sym 139564 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 139565 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 139567 rgbfilter[2]
.sym 139568 rgbfilter[1]
.sym 139569 rgbfilter[0]
.sym 139572 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 139573 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 139574 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 139575 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 139576 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 139577 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139578 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 139579 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 139580 img_proc.centroid_tmp_SB_LUT4_O_6_I2
.sym 139581 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139583 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 139584 img_proc.centroid_tmp_SB_LUT4_O_5_I2
.sym 139585 img_proc.centroid_tmp_SB_LUT4_O_5_I0
.sym 139587 img_proc.centroid_tmp_SB_LUT4_O_7_I1
.sym 139588 img_proc.centroid_tmp_SB_LUT4_O_7_I2
.sym 139589 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 139590 img_proc.colorpxls[2]
.sym 139591 img_proc.colorpxls[4]
.sym 139592 img_proc.colorpxls[3]
.sym 139593 img_proc.colorpxls[1]
.sym 139594 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0
.sym 139595 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 139596 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I2
.sym 139597 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I3
.sym 139598 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139600 img_proc.colorpxls[1]
.sym 139601 img_proc.colorpxls[0]
.sym 139602 img_proc.colorpxls[5]
.sym 139603 img_proc.colorpxls[11]
.sym 139604 img_proc.colorpxls[0]
.sym 139605 img_proc.colorpxls[10]
.sym 139613 img_proc.colorpxls[0]
.sym 139620 img_proc.colorpxls[0]
.sym 139621 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 139623 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 139628 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 139632 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 139636 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 139640 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 139643 $PACKER_VCC_NET
.sym 139644 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 139648 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 139652 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 139656 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139660 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139664 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139668 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 139673 $nextpnr_ICESTORM_LC_30$I3
.sym 139687 display_img_addr[11]
.sym 139688 display_img_addr[12]
.sym 139689 display_img_addr[10]
.sym 139691 display_img_addr[10]
.sym 139692 display_img_addr[11]
.sym 139693 display_img_addr[12]
.sym 139695 display_img_addr[11]
.sym 139696 display_img_addr[12]
.sym 139697 display_img_addr[10]
.sym 139698 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139699 centroid[4]
.sym 139700 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139701 centroid[5]
.sym 139706 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139707 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139708 centroid[6]
.sym 139709 centroid[7]
.sym 139718 capture.data_rg3[1]
.sym 139727 display_img_addr[12]
.sym 139728 display_img_addr[11]
.sym 139729 display_img_addr[10]
.sym 139730 capture.data_rg3[1]
.sym 139747 display_img_addr[11]
.sym 139748 display_img_addr[10]
.sym 139749 display_img_addr[12]
.sym 139754 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139755 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139756 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139757 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139760 img_proc.colorpxls_bin67[5]
.sym 139761 img_proc.colorpxls[6]
.sym 139762 img_proc.colorpxls_bin67[0]
.sym 139763 img_proc.colorpxls[1]
.sym 139764 img_proc.colorpxls_bin67[4]
.sym 139765 img_proc.colorpxls[5]
.sym 139774 img_proc.colorpxls[7]
.sym 139775 img_proc.colorpxls_bin67[6]
.sym 139776 img_proc.colorpxls_bin67[9]
.sym 139777 img_proc.colorpxls[10]
.sym 139790 vga_row[0]
.sym 139791 vga_row[2]
.sym 139792 vga_row[1]
.sym 139793 vga_col[2]
.sym 139794 vga_col[2]
.sym 139795 vga_row[1]
.sym 139796 vga_row[2]
.sym 139797 vga_row[0]
.sym 139806 img_proc.colorpxls[8]
.sym 139807 img_proc.colorpxls_bin67[7]
.sym 139808 img_proc.colorpxls_bin67[8]
.sym 139809 img_proc.colorpxls[9]
.sym 139812 vga_row[2]
.sym 139813 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139828 vga_row[0]
.sym 139829 vga_row[1]
.sym 139841 vga_row[0]
.sym 139847 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 139851 $PACKER_VCC_NET
.sym 139852 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 139856 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 139859 $PACKER_VCC_NET
.sym 139860 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 139863 $PACKER_VCC_NET
.sym 139864 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 139869 $nextpnr_ICESTORM_LC_41$I3
.sym 139871 img_proc.colorpxls[7]
.sym 139872 img_proc.colorpxls[6]
.sym 139873 img_proc.colorpxls[5]
.sym 139874 img_proc.colorpxls[8]
.sym 139875 img_proc.colorpxls[9]
.sym 139876 img_proc.colorpxls[7]
.sym 139877 img_proc.colorpxls[6]
.sym 139879 vga_row[0]
.sym 139882 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139884 vga_row[1]
.sym 139885 vga_row[0]
.sym 139886 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139888 vga_row[2]
.sym 139889 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 139890 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139892 vga_row[3]
.sym 139893 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 139894 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139896 vga_row[4]
.sym 139897 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 139898 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139900 vga_row[5]
.sym 139901 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 139902 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139904 vga_row[6]
.sym 139905 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 139906 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139908 vga_row[7]
.sym 139909 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 139910 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139912 vga_row[8]
.sym 139913 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 139915 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139916 vga_row[9]
.sym 139917 i_vga.cnt_line_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 139919 vga_vsync_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 139920 vga_red_2b_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139921 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 139922 vga_row[7]
.sym 139923 vga_row[6]
.sym 139924 vga_row[5]
.sym 139925 vga_row[4]
.sym 139926 vga_row[2]
.sym 139927 vga_row[5]
.sym 139928 vga_row[4]
.sym 139929 vga_row[3]
.sym 139930 vga_row[3]
.sym 139931 vga_row[5]
.sym 139932 vga_row[4]
.sym 139933 vga_row[2]
.sym 139935 vga_row[2]
.sym 139936 vga_row[0]
.sym 139937 vga_row[1]
.sym 139939 vga_row[9]
.sym 139940 vga_vsync_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139941 vga_row[8]
.sym 139948 vga_row[7]
.sym 139949 vga_row[6]
.sym 139951 capture.href_rg3
.sym 139952 capture.pclk_rise
.sym 139953 capture.cnt_byte
.sym 139957 img_proc.row_num[3]
.sym 139961 img_proc.row_num[2]
.sym 139963 capture.pclk_rise_post
.sym 139964 capture.href_rg3
.sym 139965 capture.cnt_byte
.sym 139969 img_proc.row_num[1]
.sym 139970 capture.pclk_rise
.sym 139975 capture_addr[0]
.sym 139980 capture_addr[1]
.sym 139981 capture_addr[0]
.sym 139984 capture_addr[2]
.sym 139985 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 139988 capture_addr[3]
.sym 139989 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 139992 capture_addr[4]
.sym 139993 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 139996 capture_addr[5]
.sym 139997 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 140000 capture_addr[6]
.sym 140001 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 140004 capture_addr[7]
.sym 140005 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 140008 capture_addr[8]
.sym 140009 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 140012 capture_addr[9]
.sym 140013 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 140016 capture_addr[10]
.sym 140017 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 140020 capture_addr[11]
.sym 140021 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 140024 capture_addr[12]
.sym 140025 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 140026 capture.href_rg2
.sym 140027 capture.vsync_3up
.sym 140028 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 140029 capture.cnt_pxl_SB_DFFER_Q_1_D_SB_LUT4_O_I3
.sym 140030 capture.href_rg2
.sym 140031 capture.vsync_3up
.sym 140032 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 140033 capture.cnt_pxl_SB_DFFER_Q_2_D_SB_LUT4_O_I3
.sym 140034 capture.href_rg2
.sym 140035 capture.vsync_3up
.sym 140036 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 140037 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 140038 capture.href_rg2
.sym 140039 capture.vsync_3up
.sym 140040 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 140041 capture.cnt_pxl_SB_DFFER_Q_4_D_SB_LUT4_O_I3
.sym 140042 capture.href_rg2
.sym 140043 capture.vsync_3up
.sym 140044 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 140045 capture.cnt_pxl_SB_DFFER_Q_7_D_SB_LUT4_O_I3
.sym 140046 capture.href_rg2
.sym 140047 capture.vsync_3up
.sym 140048 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 140049 capture.cnt_pxl_SB_DFFER_Q_6_D_SB_LUT4_O_I3
.sym 140050 capture.href_rg2
.sym 140051 capture.vsync_3up
.sym 140052 capture.cnt_pxl_SB_DFFER_Q_8_D_SB_LUT4_O_I2
.sym 140053 capture.cnt_pxl_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 140054 capture.href_rg2
.sym 140055 capture.vsync_3up
.sym 140056 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 140057 capture.cnt_pxl_SB_DFFER_Q_3_D_SB_LUT4_O_I3
.sym 140060 capture.red_SB_DFFER_Q_E
.sym 140061 capture.href_rg3_SB_LUT4_I2_O
.sym 140062 capture.href_rg2
.sym 140063 capture.vsync_3up
.sym 140064 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 140065 capture.cnt_pxl_SB_DFFER_Q_5_D_SB_LUT4_O_I3
.sym 140066 capture.href_rg2
.sym 140067 capture.vsync_3up
.sym 140068 capture.cnt_pxl_SB_DFFER_Q_10_D_SB_LUT4_O_I2
.sym 140069 capture.cnt_pxl_base[2]
.sym 140074 capture.href_rg2
.sym 140075 capture.vsync_3up
.sym 140076 capture.cnt_pxl_SB_DFFER_Q_11_D_SB_LUT4_O_I2
.sym 140077 capture.cnt_pxl_base[1]
.sym 140090 capture.href_rg2
.sym 140091 capture.vsync_3up
.sym 140092 capture.cnt_pxl_SB_DFFER_Q_9_D_SB_LUT4_O_I2
.sym 140093 capture.cnt_pxl_base[3]
.sym 140094 capture.href_rg2
.sym 140095 capture.vsync_3up
.sym 140096 capture.cnt_pxl_base[0]
.sym 140097 capture_addr[0]
.sym 140102 $PACKER_GND_NET
.sym 140110 $PACKER_GND_NET
.sym 140114 $PACKER_GND_NET
.sym 140122 $PACKER_GND_NET
.sym 140339 led_SB_LUT4_O_I1
.sym 140340 centroid[5]
.sym 140341 camera_config_steps[5]
.sym 140363 led_SB_LUT4_O_I1
.sym 140364 centroid[4]
.sym 140365 camera_config_steps[4]
.sym 140390 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140391 controller.i_sccb.clr_datarg
.sym 140392 controller.addr[5]
.sym 140393 controller.i_sccb.send_rg[12]
.sym 140398 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140399 controller.i_sccb.clr_datarg
.sym 140400 controller.addr[6]
.sym 140401 controller.i_sccb.send_rg[13]
.sym 140402 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140403 controller.i_sccb.clr_datarg
.sym 140404 controller.addr[7]
.sym 140405 controller.i_sccb.send_rg[14]
.sym 140410 controller.addr[7]
.sym 140411 controller.addr[6]
.sym 140412 controller.addr[5]
.sym 140413 controller.addr[4]
.sym 140418 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140419 controller.i_sccb.clr_datarg
.sym 140420 controller.addr[4]
.sym 140421 controller.i_sccb.send_rg[11]
.sym 140423 controller.i_sccb.clr_datarg
.sym 140424 controller.i_sccb.send_rg[18]
.sym 140425 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140427 controller.i_sccb.send_rg[16]
.sym 140428 controller.i_sccb.clr_datarg
.sym 140429 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140431 controller.i_sccb.clr_datarg
.sym 140432 controller.i_sccb.send_rg[15]
.sym 140433 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140443 controller.i_sccb.clr_datarg
.sym 140444 controller.i_sccb.send_rg[17]
.sym 140445 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140455 orig_img_addr[10]
.sym 140456 orig_img_addr[11]
.sym 140457 orig_img_addr[12]
.sym 140463 controller.i_sccb.clr_datarg
.sym 140464 controller.i_sccb.send_rg[19]
.sym 140465 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 140467 orig_img_addr[11]
.sym 140468 orig_img_addr[10]
.sym 140469 orig_img_addr[12]
.sym 140473 controller.i_sccb.clr_datarg
.sym 140477 orig_img_addr[10]
.sym 140481 orig_img_addr[11]
.sym 140495 orig_img_addr[11]
.sym 140496 orig_img_addr[10]
.sym 140497 orig_img_addr[12]
.sym 140498 capture.data_rg3[4]
.sym 140510 capture.data_rg3[4]
.sym 140526 capture.data_rg3[6]
.sym 140530 capture.data_rg3[0]
.sym 140538 cam_fb.ram.1.2.0_RDATA_SB_LUT4_I0_O
.sym 140539 cam_fb.ram.1.3.0_RDATA_SB_LUT4_I0_O
.sym 140540 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 140541 cam_fb.ram.1.4.0_RDATA
.sym 140542 capture.data_rg3[0]
.sym 140549 $PACKER_VCC_NET
.sym 140551 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 140552 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 140553 img_proc.centroid_tmp_SB_LUT4_O_3_I3
.sym 140554 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 140555 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 140556 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140557 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 140564 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 140565 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140568 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140569 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140572 proc_fb.dina_SB_LUT4_O_4_I2
.sym 140573 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 140575 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 140576 img_proc.centroid_tmp_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 140577 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140579 img_proc.centroid_tmp_SB_LUT4_O_I2
.sym 140580 img_proc.centroid_tmp_SB_LUT4_O_I3
.sym 140581 img_proc.centroid_tmp_SB_LUT4_O_2_I0
.sym 140582 cam_fb.ram.2.3.0_RDATA_SB_LUT4_I0_O
.sym 140583 cam_fb.ram.2.2.0_RDATA_SB_LUT4_I0_O
.sym 140584 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 140585 cam_fb.ram.2.4.0_RDATA
.sym 140586 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I0
.sym 140587 img_proc.centroid_tmp_SB_LUT4_O_2_I3
.sym 140588 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2
.sym 140589 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 140590 proc_fb.ram.0.3.0_RCLKE
.sym 140594 cam_fb.ram.0.2.0_RDATA_SB_LUT4_I0_O
.sym 140595 cam_fb.ram.0.3.0_RDATA_SB_LUT4_I0_O
.sym 140596 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 140597 cam_fb.ram.0.4.0_RDATA
.sym 140598 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_I0
.sym 140599 proc_fb.dina_SB_LUT4_O_8_I2_SB_LUT4_I2_O
.sym 140600 proc_fb.dina_SB_LUT4_O_4_I2_SB_LUT4_I0_O
.sym 140601 proc_fb.dina_SB_LUT4_O_I2
.sym 140602 cam_fb.ram.0.3.0_RCLKE
.sym 140606 cam_fb.ram.0.0.0_RCLKE
.sym 140610 cam_fb.ram.0.1.0_RCLKE
.sym 140615 img_proc.colorpxls[0]
.sym 140620 img_proc.colorpxls[1]
.sym 140622 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140624 img_proc.colorpxls[2]
.sym 140625 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140626 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140628 img_proc.colorpxls[3]
.sym 140629 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140630 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140632 img_proc.colorpxls[4]
.sym 140633 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140634 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140636 img_proc.colorpxls[5]
.sym 140637 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140638 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140640 img_proc.colorpxls[6]
.sym 140641 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 140642 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140644 img_proc.colorpxls[7]
.sym 140645 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 140646 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140648 img_proc.colorpxls[8]
.sym 140649 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 140650 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140652 img_proc.colorpxls[9]
.sym 140653 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 140654 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140656 img_proc.colorpxls[10]
.sym 140657 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 140659 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140660 img_proc.colorpxls[11]
.sym 140661 img_proc.colorpxls_SB_DFFER_Q_D_SB_LUT4_O_I3[11]
.sym 140665 img_proc.colorpxls[3]
.sym 140668 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140669 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 140673 img_proc.colorpxls[6]
.sym 140677 img_proc.colorpxls[4]
.sym 140678 img_proc.colorpxls[6]
.sym 140679 img_proc.colorpxls_bin567[5]
.sym 140680 img_proc.colorpxls_bin567[9]
.sym 140681 img_proc.colorpxls[10]
.sym 140682 img_proc.colorpxls[4]
.sym 140683 img_proc.colorpxls_bin567[3]
.sym 140684 img_proc.colorpxls_bin567[4]
.sym 140685 img_proc.colorpxls[5]
.sym 140688 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 140689 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 140690 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140691 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140692 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140693 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140694 img_proc.colorpxls[2]
.sym 140695 img_proc.colorpxls_bin567[1]
.sym 140696 img_proc.colorpxls_bin567[8]
.sym 140697 img_proc.colorpxls[9]
.sym 140698 img_proc.colorpxls_bin567[0]
.sym 140699 img_proc.colorpxls[1]
.sym 140700 img_proc.colorpxls_bin567[7]
.sym 140701 img_proc.colorpxls[8]
.sym 140702 img_proc.colorpxls[3]
.sym 140703 img_proc.colorpxls_bin567[2]
.sym 140704 img_proc.colorpxls_bin567[10]
.sym 140705 img_proc.colorpxls[11]
.sym 140706 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140707 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140708 img_proc.colorpxls_bin567[6]
.sym 140709 img_proc.colorpxls[7]
.sym 140711 img_proc.colorpxls_bin567[0]
.sym 140714 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140716 img_proc.colorpxls_bin567[1]
.sym 140717 img_proc.colorpxls_bin567[0]
.sym 140718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140720 img_proc.colorpxls_bin567[2]
.sym 140721 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140722 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140724 img_proc.colorpxls_bin567[3]
.sym 140725 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140726 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140728 img_proc.colorpxls_bin567[4]
.sym 140729 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140730 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140732 img_proc.colorpxls_bin567[5]
.sym 140733 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140734 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140736 img_proc.colorpxls_bin567[6]
.sym 140737 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 140738 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140740 img_proc.colorpxls_bin567[7]
.sym 140741 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 140742 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140744 img_proc.colorpxls_bin567[8]
.sym 140745 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 140746 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140748 img_proc.colorpxls_bin567[9]
.sym 140749 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 140751 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140752 img_proc.colorpxls_bin567[10]
.sym 140753 img_proc.colorpxls_bin567_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 140757 img_proc.colorpxls[2]
.sym 140761 img_proc.colorpxls[11]
.sym 140765 img_proc.colorpxls[9]
.sym 140773 img_proc.colorpxls[7]
.sym 140775 img_proc.colorpxls_bin67[0]
.sym 140776 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 140779 img_proc.colorpxls_bin67[1]
.sym 140780 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 140783 img_proc.colorpxls_bin67[2]
.sym 140784 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 140787 img_proc.colorpxls_bin67[3]
.sym 140788 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 140791 img_proc.colorpxls_bin67[4]
.sym 140792 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 140795 img_proc.colorpxls_bin67[5]
.sym 140796 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 140799 img_proc.colorpxls_bin67[6]
.sym 140800 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 140803 img_proc.colorpxls_bin67[7]
.sym 140804 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140807 img_proc.colorpxls_bin67[8]
.sym 140808 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140811 img_proc.colorpxls_bin67[9]
.sym 140812 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140815 img_proc.colorpxls_bin67[10]
.sym 140816 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 140821 $nextpnr_ICESTORM_LC_26$I3
.sym 140822 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I0
.sym 140823 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 140824 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I2
.sym 140825 img_proc.centroid_tmp_SB_LUT4_O_2_I0_SB_LUT4_O_I3
.sym 140828 img_proc.colorpxls_bin67[0]
.sym 140829 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140830 img_proc.colorpxls[3]
.sym 140831 img_proc.colorpxls_bin67[2]
.sym 140832 img_proc.colorpxls_bin67[10]
.sym 140833 img_proc.colorpxls[11]
.sym 140834 img_proc.colorpxls[2]
.sym 140835 img_proc.colorpxls_bin67[1]
.sym 140836 img_proc.colorpxls_bin67[3]
.sym 140837 img_proc.colorpxls[4]
.sym 140840 img_proc.colorpxls_bin01[5]
.sym 140841 img_proc.colorpxls[6]
.sym 140843 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140844 img_proc.colorpxls_bin01[4]
.sym 140845 img_proc.colorpxls[5]
.sym 140846 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140847 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140848 img_proc.colorpxls_bin01[8]
.sym 140849 img_proc.colorpxls[9]
.sym 140850 img_proc.colorpxls[3]
.sym 140851 img_proc.colorpxls_bin01[2]
.sym 140852 img_proc.colorpxls_bin01[9]
.sym 140853 img_proc.colorpxls[10]
.sym 140854 img_proc.colorpxls[4]
.sym 140855 img_proc.colorpxls_bin01[3]
.sym 140856 img_proc.colorpxls_bin01[10]
.sym 140857 img_proc.colorpxls[11]
.sym 140859 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140860 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140861 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140862 img_proc.colorpxls[2]
.sym 140863 img_proc.colorpxls_bin01[1]
.sym 140864 img_proc.colorpxls_bin01[6]
.sym 140865 img_proc.colorpxls[7]
.sym 140867 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 140868 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 140869 img_proc.centroid_tmp_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 140871 img_proc.colorpxls_bin01[0]
.sym 140874 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140876 img_proc.colorpxls_bin01[1]
.sym 140877 img_proc.colorpxls_bin01[0]
.sym 140878 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140880 img_proc.colorpxls_bin01[2]
.sym 140881 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140882 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140884 img_proc.colorpxls_bin01[3]
.sym 140885 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140886 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140888 img_proc.colorpxls_bin01[4]
.sym 140889 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140890 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140892 img_proc.colorpxls_bin01[5]
.sym 140893 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140894 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140896 img_proc.colorpxls_bin01[6]
.sym 140897 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 140898 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140900 img_proc.colorpxls_bin01[7]
.sym 140901 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 140902 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140904 img_proc.colorpxls_bin01[8]
.sym 140905 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 140906 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140908 img_proc.colorpxls_bin01[9]
.sym 140909 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 140911 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140912 img_proc.colorpxls_bin01[10]
.sym 140913 img_proc.colorpxls_bin01_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 140917 img_proc.row_num[4]
.sym 140918 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 140919 capture_addr[11]
.sym 140920 capture_addr[10]
.sym 140921 capture_addr[12]
.sym 140922 capture_addr[11]
.sym 140923 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 140924 capture_addr[10]
.sym 140925 capture_addr[12]
.sym 140926 capture_addr[12]
.sym 140927 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 140928 capture_addr[11]
.sym 140929 capture_addr[10]
.sym 140930 capture_addr[11]
.sym 140931 capture_addr[10]
.sym 140932 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 140933 capture_addr[12]
.sym 140935 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 140939 $PACKER_VCC_NET
.sym 140940 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 140943 $PACKER_VCC_NET
.sym 140944 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 140948 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 140952 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 140956 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 140961 $nextpnr_ICESTORM_LC_39$I3
.sym 140965 img_proc.row_num[5]
.sym 140967 img_proc.row_num[0]
.sym 140970 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140972 img_proc.row_num[1]
.sym 140973 img_proc.row_num[0]
.sym 140974 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140976 img_proc.row_num[2]
.sym 140977 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 140978 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140980 img_proc.row_num[3]
.sym 140981 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 140982 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140984 img_proc.row_num[4]
.sym 140985 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 140987 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 140988 img_proc.row_num[5]
.sym 140989 img_proc.row_num_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 140990 capture.pclk_rise_post_SB_LUT4_I1_O
.sym 140991 capture_addr[10]
.sym 140992 capture_addr[11]
.sym 140993 capture_addr[12]
.sym 140996 img_proc.row_num[0]
.sym 140997 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141002 img_proc.col[3]
.sym 141006 img_proc.col[5]
.sym 141024 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141025 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141031 img_proc.col_inframe[0]
.sym 141035 img_proc.col_inframe[1]
.sym 141039 img_proc.col_inframe[2]
.sym 141043 img_proc.col_rg[3]
.sym 141044 $PACKER_VCC_NET
.sym 141047 img_proc.col_rg[4]
.sym 141048 $PACKER_VCC_NET
.sym 141051 img_proc.col_rg[5]
.sym 141052 $PACKER_VCC_NET
.sym 141055 img_proc.col_rg[6]
.sym 141061 $nextpnr_ICESTORM_LC_37$I3
.sym 141062 img_proc.col[6]
.sym 141066 img_proc.col_rg[6]
.sym 141067 img_proc.col_inframe[1]
.sym 141068 img_proc.col_inframe[2]
.sym 141069 img_proc.col_rg[3]
.sym 141070 img_proc.col[0]
.sym 141074 img_proc.col[6]
.sym 141075 img_proc.col[3]
.sym 141076 img_proc.col[2]
.sym 141077 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141078 img_proc.col_rg[3]
.sym 141079 img_proc.col_inframe[0]
.sym 141080 img_proc.col_inframe[2]
.sym 141081 img_proc.col_rg[6]
.sym 141082 img_proc.col[4]
.sym 141086 img_proc.col[1]
.sym 141090 img_proc.col[2]
.sym 141095 img_proc.col[0]
.sym 141098 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141100 img_proc.col[1]
.sym 141101 img_proc.col[0]
.sym 141102 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141104 img_proc.col[2]
.sym 141105 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 141106 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141108 img_proc.col[3]
.sym 141109 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 141110 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141112 img_proc.col[4]
.sym 141113 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 141114 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141116 img_proc.col[5]
.sym 141117 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 141119 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 141120 img_proc.col[6]
.sym 141121 img_proc.col_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 141122 img_proc.col[1]
.sym 141123 img_proc.col[0]
.sym 141124 img_proc.col[5]
.sym 141125 img_proc.col[4]
.sym 141382 orig_img_addr[7]
.sym 141389 orig_img_addr[0]
.sym 141394 orig_img_addr[6]
.sym 141415 orig_img_addr[0]
.sym 141420 orig_img_addr[1]
.sym 141422 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141424 orig_img_addr[2]
.sym 141425 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 141426 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141428 orig_img_addr[3]
.sym 141429 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 141430 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141432 orig_img_addr[4]
.sym 141433 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 141434 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141436 orig_img_addr[5]
.sym 141437 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 141438 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141440 orig_img_addr[6]
.sym 141441 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 141442 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141444 orig_img_addr[7]
.sym 141445 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 141446 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141448 orig_img_addr[8]
.sym 141449 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 141450 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141452 orig_img_addr[9]
.sym 141453 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 141454 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141456 orig_img_addr[10]
.sym 141457 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 141458 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141460 orig_img_addr[11]
.sym 141461 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 141463 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141464 orig_img_addr[12]
.sym 141465 img_proc.cnt_pxl_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 141467 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 141468 orig_img_addr[8]
.sym 141469 orig_img_addr[6]
.sym 141470 orig_img_addr[3]
.sym 141474 orig_img_addr[3]
.sym 141475 orig_img_addr[2]
.sym 141476 orig_img_addr[1]
.sym 141477 orig_img_addr[0]
.sym 141479 orig_img_addr[11]
.sym 141480 orig_img_addr[10]
.sym 141481 orig_img_addr[12]
.sym 141482 orig_img_addr[9]
.sym 141483 orig_img_addr[7]
.sym 141484 orig_img_addr[5]
.sym 141485 orig_img_addr[4]
.sym 141495 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I1
.sym 141496 cam_fb.ram.0.4.0_RCLKE
.sym 141497 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_I3
.sym 141499 orig_img_addr[12]
.sym 141500 orig_img_addr[11]
.sym 141501 orig_img_addr[10]
.sym 141510 cam_fb.ram.1.2.0_RDATA
.sym 141511 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141512 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141513 cam_fb.ram.1.1.0_RDATA
.sym 141518 cam_fb.ram.0.2.0_RCLKE
.sym 141538 cam_fb.ram.1.3.0_RDATA
.sym 141539 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141540 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 141541 cam_fb.ram.1.0.0_RDATA
.sym 141543 img_proc.colorpxls[4]
.sym 141544 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141547 img_proc.colorpxls[5]
.sym 141548 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141551 img_proc.colorpxls[6]
.sym 141552 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141555 img_proc.colorpxls[7]
.sym 141556 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141559 img_proc.colorpxls[8]
.sym 141560 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141563 img_proc.colorpxls[9]
.sym 141564 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141567 img_proc.colorpxls[10]
.sym 141568 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141571 img_proc.colorpxls[11]
.sym 141572 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141576 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 141580 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 141584 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141587 $PACKER_VCC_NET
.sym 141589 $nextpnr_ICESTORM_LC_9$I3
.sym 141590 img_proc.centroid_tmp_SB_LUT4_O_4_I0
.sym 141591 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 141592 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141593 $nextpnr_ICESTORM_LC_9$COUT
.sym 141594 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141595 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 141596 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141597 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141598 proc_fb.ram.1.1.0_RDATA
.sym 141599 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141600 proc_fb.ram.1.3.0_RDATA
.sym 141601 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141602 proc_fb.ram.1.1.0_RDATA_1
.sym 141603 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141604 proc_fb.ram.1.3.0_RDATA_1
.sym 141605 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141607 img_proc.colorpxls_rght[0]
.sym 141608 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 141611 img_proc.colorpxls_rght[1]
.sym 141612 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141615 img_proc.colorpxls_rght[2]
.sym 141616 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141619 img_proc.colorpxls_rght[3]
.sym 141620 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141623 img_proc.colorpxls_rght[4]
.sym 141624 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141627 img_proc.colorpxls_rght[5]
.sym 141628 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141631 img_proc.colorpxls_rght[6]
.sym 141632 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141635 img_proc.colorpxls_rght[7]
.sym 141636 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141639 img_proc.colorpxls_rght[8]
.sym 141640 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141643 img_proc.colorpxls_rght[9]
.sym 141644 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141647 img_proc.colorpxls_rght[10]
.sym 141648 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 141653 $nextpnr_ICESTORM_LC_27$I3
.sym 141654 cam_fb.ram.0.3.0_RDATA
.sym 141655 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141656 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 141657 cam_fb.ram.0.0.0_RDATA
.sym 141658 cam_fb.ram.0.2.0_RDATA
.sym 141659 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141660 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141661 cam_fb.ram.0.1.0_RDATA
.sym 141662 cam_fb.ram.2.3.0_RDATA
.sym 141663 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 141664 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 141665 cam_fb.ram.2.1.0_RDATA
.sym 141666 cam_fb.ram.2.2.0_RDATA
.sym 141667 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 141668 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 141669 cam_fb.ram.2.0.0_RDATA
.sym 141670 proc_fb.ram.1.0.0_RDATA
.sym 141671 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141672 proc_fb.ram.1.2.0_RDATA
.sym 141673 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141674 proc_fb.ram.1.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141675 proc_fb.ram.1.1.0_RDATA_1_SB_LUT4_I0_O
.sym 141676 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141677 proc_fb.ram.1.4.0_RDATA_1
.sym 141678 proc_fb.ram.1.0.0_RDATA_SB_LUT4_I0_O
.sym 141679 proc_fb.ram.1.1.0_RDATA_SB_LUT4_I0_O
.sym 141680 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141681 proc_fb.ram.1.4.0_RDATA
.sym 141682 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141683 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141684 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141685 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141689 img_proc.colorpxls[5]
.sym 141693 img_proc.colorpxls[8]
.sym 141694 proc_fb.ram.1.0.0_RDATA_1
.sym 141695 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141696 proc_fb.ram.1.2.0_RDATA_1
.sym 141697 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141698 proc_fb.ram.0.1.0_RCLKE
.sym 141703 img_proc.colorpxls_bin567[0]
.sym 141704 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 141707 img_proc.colorpxls_bin567[1]
.sym 141708 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141711 img_proc.colorpxls_bin567[2]
.sym 141712 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141715 img_proc.colorpxls_bin567[3]
.sym 141716 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141719 img_proc.colorpxls_bin567[4]
.sym 141720 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141723 img_proc.colorpxls_bin567[5]
.sym 141724 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141727 img_proc.colorpxls_bin567[6]
.sym 141728 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141731 img_proc.colorpxls_bin567[7]
.sym 141732 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141735 img_proc.colorpxls_bin567[8]
.sym 141736 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141739 img_proc.colorpxls_bin567[9]
.sym 141740 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141743 img_proc.colorpxls_bin567[10]
.sym 141744 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 141749 $nextpnr_ICESTORM_LC_28$I3
.sym 141753 img_proc.colorpxls[1]
.sym 141756 proc_fb.dina_SB_LUT4_O_3_I2
.sym 141757 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 141760 proc_fb.dina_SB_LUT4_O_I2
.sym 141761 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 141764 img_proc.colorpxls_bin567[0]
.sym 141765 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141766 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 141767 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141768 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141769 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141772 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 141773 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 141774 img_proc.colorpxls_bin012[10]
.sym 141775 img_proc.colorpxls[11]
.sym 141776 img_proc.colorpxls_bin012[5]
.sym 141777 img_proc.colorpxls[6]
.sym 141778 proc_fb.ram.0.2.0_RCLKE
.sym 141782 img_proc.colorpxls[3]
.sym 141783 img_proc.colorpxls_bin012[2]
.sym 141784 img_proc.colorpxls_bin012[8]
.sym 141785 img_proc.colorpxls[9]
.sym 141786 proc_fb.ram.2.1.0_RDATA_1
.sym 141787 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141788 proc_fb.ram.2.3.0_RDATA_1
.sym 141789 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141790 proc_fb.ram.0.0.0_RCLKE
.sym 141795 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141796 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141797 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 141798 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_O
.sym 141799 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_O
.sym 141800 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141801 proc_fb.ram.2.4.0_RDATA
.sym 141802 proc_fb.ram.0.0.0_RDATA_SB_LUT4_I0_O
.sym 141803 proc_fb.ram.0.1.0_RDATA_SB_LUT4_I0_O
.sym 141804 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141805 proc_fb.ram.0.4.0_RDATA
.sym 141806 proc_fb.ram.2.0.0_RDATA
.sym 141807 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141808 proc_fb.ram.2.2.0_RDATA
.sym 141809 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141810 proc_fb.ram.0.0.0_RDATA
.sym 141811 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141812 proc_fb.ram.0.2.0_RDATA
.sym 141813 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141814 proc_fb.ram.2.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141815 proc_fb.ram.2.1.0_RDATA_1_SB_LUT4_I0_O
.sym 141816 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141817 proc_fb.ram.2.4.0_RDATA_1
.sym 141818 proc_fb.ram.2.0.0_RDATA_1
.sym 141819 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141820 proc_fb.ram.2.2.0_RDATA_1
.sym 141821 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141822 proc_fb.ram.0.1.0_RDATA
.sym 141823 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141824 proc_fb.ram.0.3.0_RDATA
.sym 141825 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141826 proc_fb.ram.2.1.0_RDATA
.sym 141827 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141828 proc_fb.ram.2.3.0_RDATA
.sym 141829 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141831 img_proc.colorpxls_bin67[0]
.sym 141834 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141836 img_proc.colorpxls_bin67[1]
.sym 141837 img_proc.colorpxls_bin67[0]
.sym 141838 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141840 img_proc.colorpxls_bin67[2]
.sym 141841 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 141842 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141844 img_proc.colorpxls_bin67[3]
.sym 141845 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 141846 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141848 img_proc.colorpxls_bin67[4]
.sym 141849 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 141850 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141852 img_proc.colorpxls_bin67[5]
.sym 141853 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 141854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141856 img_proc.colorpxls_bin67[6]
.sym 141857 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 141858 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141860 img_proc.colorpxls_bin67[7]
.sym 141861 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 141862 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141864 img_proc.colorpxls_bin67[8]
.sym 141865 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 141866 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141868 img_proc.colorpxls_bin67[9]
.sym 141869 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 141871 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141872 img_proc.colorpxls_bin67[10]
.sym 141873 img_proc.colorpxls_bin67_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 141874 proc_fb.ram.0.0.0_RDATA_1_SB_LUT4_I0_O
.sym 141875 proc_fb.ram.0.1.0_RDATA_1_SB_LUT4_I0_O
.sym 141876 proc_fb.ram.2.4.0_RDATA_SB_LUT4_I3_I2
.sym 141877 proc_fb.ram.0.4.0_RDATA_1
.sym 141878 img_proc.colorpxls_bin01[0]
.sym 141879 img_proc.colorpxls[1]
.sym 141880 img_proc.colorpxls_bin01[7]
.sym 141881 img_proc.colorpxls[8]
.sym 141882 proc_fb.ram.0.0.0_RDATA_1
.sym 141883 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I1
.sym 141884 proc_fb.ram.0.3.0_RDATA_1
.sym 141885 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I3
.sym 141887 img_proc.histogram[6]_SB_DFFER_Q_E
.sym 141888 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141889 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 141890 proc_fb.ram.0.1.0_RDATA_1
.sym 141891 proc_fb.ram.2.1.0_RDATA_SB_LUT4_I0_I1
.sym 141892 proc_fb.ram.0.2.0_RDATA_1
.sym 141893 proc_fb.ram.2.0.0_RDATA_SB_LUT4_I0_I3
.sym 141895 img_proc.colorpxls_bin01[0]
.sym 141896 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 141899 img_proc.colorpxls_bin01[1]
.sym 141900 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 141903 img_proc.colorpxls_bin01[2]
.sym 141904 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 141907 img_proc.colorpxls_bin01[3]
.sym 141908 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 141911 img_proc.colorpxls_bin01[4]
.sym 141912 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 141915 img_proc.colorpxls_bin01[5]
.sym 141916 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 141919 img_proc.colorpxls_bin01[6]
.sym 141920 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 141923 img_proc.colorpxls_bin01[7]
.sym 141924 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 141927 img_proc.colorpxls_bin01[8]
.sym 141928 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141931 img_proc.colorpxls_bin01[9]
.sym 141932 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 141935 img_proc.colorpxls_bin01[10]
.sym 141936 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 141941 $nextpnr_ICESTORM_LC_33$I3
.sym 141944 img_proc.colorpxls_bin01[0]
.sym 141945 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141951 img_proc.histogram[0]_SB_DFFER_Q_E
.sym 141952 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 141953 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 141961 img_proc.row_num[0]
.sym 141965 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 141985 proc_img_addr[7]
.sym 141990 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 141991 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 141992 img_proc.row_num[2]
.sym 141993 img_proc.row_num[3]
.sym 141994 img_proc.row_num[1]
.sym 141995 img_proc.row_num[5]
.sym 141996 img_proc.row_num[4]
.sym 141997 img_proc.row_num[0]
.sym 141998 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 141999 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 142000 img_proc.row_num[2]
.sym 142001 img_proc.row_num[3]
.sym 142004 proc_fb.dina_SB_LUT4_O_9_I2
.sym 142005 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142006 img_proc.row_num[0]
.sym 142007 img_proc.row_num[5]
.sym 142008 img_proc.row_num[4]
.sym 142009 img_proc.row_num[1]
.sym 142012 proc_fb.dina_SB_LUT4_O_11_I2
.sym 142013 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142014 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 142018 img_proc.histogram[6][0]
.sym 142019 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142020 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 142021 img_proc.histogram[1][0]
.sym 142023 img_proc.col_rg[3]
.sym 142027 img_proc.col_rg[4]
.sym 142028 $PACKER_VCC_NET
.sym 142029 img_proc.col_rg[3]
.sym 142031 img_proc.col_rg[5]
.sym 142032 $PACKER_VCC_NET
.sym 142033 img_proc.hist_bin_SB_LUT4_O_I3[2]
.sym 142037 img_proc.col_rg[5]
.sym 142041 img_proc.col_rg[3]
.sym 142043 img_proc.col_rg[3]
.sym 142044 img_proc.col_inframe[4]
.sym 142045 img_proc.col_inframe[5]
.sym 142048 img_proc.colorpxls[10]
.sym 142049 img_proc.proximity_cmb_SB_LUT4_O_1_I3
.sym 142051 img_proc.col_rg[3]
.sym 142052 img_proc.col_inframe[4]
.sym 142053 img_proc.col_inframe[5]
.sym 142055 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 142060 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142064 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142067 $PACKER_VCC_NET
.sym 142068 img_proc.col_inframe[3]
.sym 142072 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 142076 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142080 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 142083 $PACKER_VCC_NET
.sym 142085 $nextpnr_ICESTORM_LC_25$I3
.sym 142086 img_proc.col_rg[5]
.sym 142087 img_proc.col_rg[4]
.sym 142088 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 142089 $nextpnr_ICESTORM_LC_25$COUT
.sym 142093 img_proc.col_inframe[0]
.sym 142097 img_proc.col_inframe[2]
.sym 142098 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 142099 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142100 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142101 img_proc.col_inframe[1]
.sym 142102 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I0
.sym 142103 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 142104 img_proc.col_inframe[0]
.sym 142105 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O_I3
.sym 142109 img_proc.col_inframe[1]
.sym 142113 img_proc.col_rg[4]
.sym 142117 img_proc.col_rg[6]
.sym 142121 img_proc.col[0]
.sym 142133 proc_img_addr[7]
.sym 142185 proc_img_addr[6]
.sym 142217 proc_img_addr[7]
.sym 142281 proc_img_addr[6]
.sym 142289 proc_img_addr[7]
.sym 142363 controller.i_regs.cnt300ms_SB_DFFR_Q_16_D_SB_LUT4_O_I1
.sym 142364 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142365 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142367 controller.i_regs.cnt300ms_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 142368 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142369 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142374 controller.i_regs.cnt300ms[22]
.sym 142375 controller.i_regs.cnt300ms[21]
.sym 142376 controller.i_regs.cnt300ms[15]
.sym 142377 controller.i_regs.cnt300ms[8]
.sym 142379 controller.i_regs.cnt300ms_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 142380 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142381 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142382 controller.i_regs.cnt300ms[7]
.sym 142383 controller.i_regs.cnt300ms[19]
.sym 142384 controller.i_regs.cnt300ms[17]
.sym 142385 controller.i_regs.cnt300ms[11]
.sym 142387 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142388 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142389 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142391 controller.i_regs.cnt300ms_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 142392 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142393 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142395 controller.i_regs.cnt300ms_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 142396 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142397 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142399 controller.i_regs.cnt300ms_SB_DFFR_Q_15_D_SB_LUT4_O_I1
.sym 142400 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142403 controller.i_regs.cnt300ms_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 142404 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142405 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142407 controller.i_regs.cnt300ms_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 142408 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142409 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142415 controller.i_regs.cnt300ms_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 142416 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142418 orig_img_addr[4]
.sym 142423 controller.i_regs.cnt300ms_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 142424 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142426 controller.i_regs.cnt300ms[23]
.sym 142427 controller.i_regs.cnt300ms[18]
.sym 142428 controller.i_regs.cnt300ms[14]
.sym 142429 controller.i_regs.cnt300ms[13]
.sym 142431 controller.i_regs.cnt300ms_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 142432 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142435 controller.i_regs.cnt300ms_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 142436 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 142437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142438 orig_img_addr[8]
.sym 142442 orig_img_addr[1]
.sym 142458 orig_img_addr[9]
.sym 142462 orig_img_addr[2]
.sym 142471 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 142472 controller.i_regs.pr_ctrl_st[4]
.sym 142473 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142475 led_SB_LUT4_O_I1
.sym 142476 controller.i_regs.pr_ctrl_st[2]
.sym 142477 controller.i_regs.pr_ctrl_st[1]
.sym 142479 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142480 controller.i_regs.pr_ctrl_st[0]
.sym 142481 controller.i_regs.pr_ctrl_st[3]
.sym 142482 controller.i_sccb.pr_sccb_st[0]
.sym 142483 controller.i_regs.pr_ctrl_st[2]
.sym 142484 rst$SB_IO_IN
.sym 142485 led_SB_LUT4_O_I1
.sym 142486 controller.i_regs.pr_ctrl_st_SB_DFFR_Q_2_D_SB_LUT4_O_I0
.sym 142487 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142488 controller.i_regs.pr_ctrl_st[3]
.sym 142489 controller.i_regs.pr_ctrl_st[4]
.sym 142491 controller.i_regs.pr_ctrl_st[0]
.sym 142492 controller.i_regs.pr_ctrl_st[3]
.sym 142493 controller.i_regs.pr_ctrl_st[4]
.sym 142494 controller.i_regs.pr_ctrl_st[2]
.sym 142495 led_SB_LUT4_O_I1
.sym 142496 controller.i_sccb.pr_sccb_st[0]
.sym 142497 rst$SB_IO_IN
.sym 142498 controller.i_regs.pr_ctrl_st[0]
.sym 142499 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142500 controller.i_regs.pr_ctrl_st[1]
.sym 142501 led_SB_LUT4_O_I1
.sym 142516 proc_fb.dina_SB_LUT4_O_7_I2
.sym 142517 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142520 proc_fb.dina_SB_LUT4_O_5_I2
.sym 142521 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142526 orig_img_addr[0]
.sym 142532 proc_fb.dina_SB_LUT4_O_6_I2
.sym 142533 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142568 img_proc.colorpxls[9]
.sym 142569 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142570 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142571 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142572 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142573 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142576 img_proc.colorpxls[6]
.sym 142577 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142578 img_proc.colorpxls[4]
.sym 142579 img_proc.colorpxls[8]
.sym 142580 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 142581 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 142586 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142587 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142588 img_proc.colorpxls[11]
.sym 142589 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142591 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142592 img_proc.colorpxls[10]
.sym 142593 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142594 img_proc.colorpxls[7]
.sym 142595 img_proc.colorpxls[5]
.sym 142596 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142597 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142602 orig_img_addr[5]
.sym 142611 img_proc.colorpxls_rght[0]
.sym 142612 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142613 $PACKER_VCC_NET
.sym 142615 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 142616 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142617 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142619 img_proc.colorpxls_left[0]
.sym 142620 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142621 $PACKER_VCC_NET
.sym 142624 img_proc.colorpxls_rght[7]
.sym 142625 img_proc.colorpxls[8]
.sym 142627 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1
.sym 142628 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2
.sym 142629 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142630 img_proc.colorpxls_rght[4]
.sym 142631 img_proc.colorpxls_left[4]
.sym 142632 img_proc.colorpxls_left[3]
.sym 142633 img_proc.colorpxls_rght[3]
.sym 142634 img_proc.colorpxls_left[1]
.sym 142635 img_proc.colorpxls_rght[1]
.sym 142636 img_proc.colorpxls_left[6]
.sym 142637 img_proc.colorpxls_rght[6]
.sym 142638 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 142639 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 142640 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 142641 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 142644 img_proc.colorpxls_rght[8]
.sym 142645 img_proc.colorpxls[9]
.sym 142646 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 142647 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 142648 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 142649 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 142650 img_proc.colorpxls_left[8]
.sym 142651 img_proc.colorpxls_rght[8]
.sym 142652 img_proc.colorpxls_left[5]
.sym 142653 img_proc.colorpxls_rght[5]
.sym 142654 img_proc.colorpxls_rght[5]
.sym 142655 img_proc.colorpxls[6]
.sym 142656 img_proc.colorpxls_rght[9]
.sym 142657 img_proc.colorpxls[10]
.sym 142658 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142659 img_proc.colorpxls_rght[6]
.sym 142660 img_proc.colorpxls[7]
.sym 142661 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142665 img_proc.colorpxls_rght[4]
.sym 142666 img_proc.colorpxls[4]
.sym 142667 img_proc.colorpxls_rght[3]
.sym 142668 img_proc.colorpxls[1]
.sym 142669 img_proc.colorpxls_rght[0]
.sym 142670 img_proc.colorpxls_rght[2]
.sym 142671 img_proc.colorpxls_left[2]
.sym 142672 img_proc.colorpxls_rght[0]
.sym 142673 img_proc.colorpxls_left[0]
.sym 142674 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142675 img_proc.centroid_tmp_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142676 img_proc.colorpxls_rght[10]
.sym 142677 img_proc.colorpxls[11]
.sym 142678 img_proc.colorpxls[3]
.sym 142679 img_proc.colorpxls_rght[2]
.sym 142680 img_proc.colorpxls_rght[4]
.sym 142681 img_proc.colorpxls[5]
.sym 142689 img_proc.colorpxls_rght[6]
.sym 142692 img_proc.colorpxls[2]
.sym 142693 img_proc.colorpxls_rght[1]
.sym 142695 img_proc.colorpxls_left[0]
.sym 142696 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142699 img_proc.colorpxls_left[1]
.sym 142700 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142703 img_proc.colorpxls_left[2]
.sym 142704 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142707 img_proc.colorpxls_left[3]
.sym 142708 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142711 img_proc.colorpxls_left[4]
.sym 142712 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142715 img_proc.colorpxls_left[5]
.sym 142716 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142719 img_proc.colorpxls_left[6]
.sym 142720 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142723 img_proc.colorpxls_left[7]
.sym 142724 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142727 img_proc.colorpxls_left[8]
.sym 142728 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142731 img_proc.colorpxls_left[9]
.sym 142732 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142735 img_proc.colorpxls_left[10]
.sym 142736 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 142741 $nextpnr_ICESTORM_LC_31$I3
.sym 142744 proc_fb.dina_SB_LUT4_O_1_I2
.sym 142745 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142746 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142747 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142748 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142749 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142750 img_proc.colorpxls[2]
.sym 142751 img_proc.colorpxls_left[1]
.sym 142752 img_proc.colorpxls_left[5]
.sym 142753 img_proc.colorpxls[6]
.sym 142754 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142755 proc_fb.dina_SB_LUT4_O_2_I1
.sym 142756 cam_fb.ram.2.1.0_RDATA_2
.sym 142757 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 142759 img_proc.colorpxls_bin012[0]
.sym 142760 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142763 img_proc.colorpxls_bin012[1]
.sym 142764 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142767 img_proc.colorpxls_bin012[2]
.sym 142768 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142771 img_proc.colorpxls_bin012[3]
.sym 142772 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142775 img_proc.colorpxls_bin012[4]
.sym 142776 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142779 img_proc.colorpxls_bin012[5]
.sym 142780 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142783 img_proc.colorpxls_bin012[6]
.sym 142784 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142787 img_proc.colorpxls_bin012[7]
.sym 142788 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142791 img_proc.colorpxls_bin012[8]
.sym 142792 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142795 img_proc.colorpxls_bin012[9]
.sym 142796 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142799 img_proc.colorpxls_bin012[10]
.sym 142800 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 142805 $nextpnr_ICESTORM_LC_32$I3
.sym 142806 img_proc.colorpxls[5]
.sym 142807 img_proc.colorpxls_bin012[4]
.sym 142808 img_proc.colorpxls_bin012[7]
.sym 142809 img_proc.colorpxls[8]
.sym 142810 img_proc.colorpxls[2]
.sym 142811 img_proc.colorpxls_bin012[1]
.sym 142812 img_proc.colorpxls_bin012[6]
.sym 142813 img_proc.colorpxls[7]
.sym 142814 img_proc.colorpxls_bin012[3]
.sym 142815 img_proc.colorpxls[4]
.sym 142816 img_proc.colorpxls[1]
.sym 142817 img_proc.colorpxls_bin012[0]
.sym 142818 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 142819 img_proc.centroid_tmp_SB_LUT4_O_5_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142820 img_proc.colorpxls_bin012[9]
.sym 142821 img_proc.colorpxls[10]
.sym 142823 img_proc.colorpxls_bin012[0]
.sym 142828 img_proc.colorpxls_bin012[1]
.sym 142830 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142832 img_proc.colorpxls_bin012[2]
.sym 142833 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 142834 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142836 img_proc.colorpxls_bin012[3]
.sym 142837 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 142838 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142840 img_proc.colorpxls_bin012[4]
.sym 142841 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 142842 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142844 img_proc.colorpxls_bin012[5]
.sym 142845 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 142846 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142848 img_proc.colorpxls_bin012[6]
.sym 142849 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 142850 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142852 img_proc.colorpxls_bin012[7]
.sym 142853 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 142854 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142856 img_proc.colorpxls_bin012[8]
.sym 142857 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 142858 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142860 img_proc.colorpxls_bin012[9]
.sym 142861 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 142863 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142864 img_proc.colorpxls_bin012[10]
.sym 142865 img_proc.colorpxls_bin012_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 142868 proc_fb.dina_SB_LUT4_O_8_I2
.sym 142869 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 142870 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142871 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 142872 img_proc.col_inframe[5]
.sym 142873 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142876 img_proc.colorpxls_bin012[0]
.sym 142877 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142878 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 142880 img_proc.colorpxls_bin012[1]
.sym 142881 img_proc.colorpxls_bin012[0]
.sym 142887 img_proc.histogram[7][0]
.sym 142888 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142891 img_proc.histogram[7][1]
.sym 142892 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142895 img_proc.histogram[7][2]
.sym 142896 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142899 img_proc.histogram[7][3]
.sym 142900 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142903 img_proc.histogram[7][4]
.sym 142904 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142907 img_proc.histogram[7][5]
.sym 142908 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142911 img_proc.histogram[7][6]
.sym 142912 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142915 img_proc.histogram[7][7]
.sym 142916 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142919 img_proc.histogram[7][8]
.sym 142920 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142924 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142928 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 142933 $nextpnr_ICESTORM_LC_35$I3
.sym 142934 img_proc.colorpxls[8]
.sym 142935 img_proc.histogram[7][7]
.sym 142936 img_proc.histogram[7][8]
.sym 142937 img_proc.colorpxls[9]
.sym 142939 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142940 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142941 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142949 img_proc.colorpxls[10]
.sym 142951 img_proc.histogram[0][0]
.sym 142952 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 142955 img_proc.histogram[0][1]
.sym 142956 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 142959 img_proc.histogram[0][2]
.sym 142960 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 142963 img_proc.histogram[0][3]
.sym 142964 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 142967 img_proc.histogram[0][4]
.sym 142968 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 142971 img_proc.histogram[0][5]
.sym 142972 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 142975 img_proc.histogram[0][6]
.sym 142976 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 142979 img_proc.histogram[0][7]
.sym 142980 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 142983 img_proc.histogram[0][8]
.sym 142984 img_proc.centroid_tmp_SB_LUT4_O_4_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142988 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 142992 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 142997 $nextpnr_ICESTORM_LC_34$I3
.sym 142998 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143002 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143006 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 143010 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 143014 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 143015 proc_fb.dina_SB_LUT4_O_10_I1
.sym 143016 cam_fb.ram.0.1.0_RDATA_2
.sym 143017 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 143018 img_proc.histogram[3][6]
.sym 143019 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143020 img_proc.histogram[6][6]
.sym 143021 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143022 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 143026 img_proc.histogram[6][4]
.sym 143027 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143028 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143029 img_proc.histogram[1][4]
.sym 143030 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I0
.sym 143031 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I1
.sym 143032 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_I2
.sym 143033 proc_fb.dina_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 143034 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143040 img_proc.col_inframe[5]
.sym 143041 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143042 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 143046 img_proc.histogram[7][7]
.sym 143047 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143048 img_proc.histogram[6][7]
.sym 143049 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143050 img_proc.col_rg[3]
.sym 143051 img_proc.col_inframe[5]
.sym 143052 img_proc.histogram[0][2]
.sym 143053 img_proc.histogram[1][2]
.sym 143055 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143056 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143057 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143058 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 143062 img_proc.histogram[3][2]
.sym 143063 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143064 img_proc.histogram[2][2]
.sym 143065 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143067 img_proc.col_rg[3]
.sym 143068 img_proc.col_inframe[4]
.sym 143069 img_proc.col_inframe[5]
.sym 143070 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143071 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143072 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143073 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143074 img_proc.histogram[7][2]
.sym 143075 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143076 img_proc.histogram[5][2]
.sym 143077 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143078 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143082 img_proc.col_inframe[4]
.sym 143083 img_proc.col_inframe[5]
.sym 143084 img_proc.histogram[4][2]
.sym 143085 img_proc.histogram[6][2]
.sym 143086 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143090 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143094 img_proc.histogram[6][3]
.sym 143095 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143096 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143097 img_proc.histogram[2][3]
.sym 143098 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 143102 img_proc.histogram[6][5]
.sym 143103 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143104 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143105 img_proc.histogram[1][5]
.sym 143106 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 143110 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 143114 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 143118 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143122 img_proc.histogram[6][8]
.sym 143123 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143124 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143125 img_proc.histogram[2][8]
.sym 143126 img_proc.histogram[5][5]
.sym 143127 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143128 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143129 img_proc.histogram[2][5]
.sym 143130 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 143134 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143139 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143140 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143141 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143146 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 143153 img_proc.histogram[2]_SB_DFFER_Q_E
.sym 143173 proc_img_addr[4]
.sym 143213 proc_img_pxl[3]
.sym 143367 controller.i_regs.cnt300ms[0]
.sym 143372 controller.i_regs.cnt300ms[1]
.sym 143373 controller.i_regs.cnt300ms[0]
.sym 143376 controller.i_regs.cnt300ms[2]
.sym 143377 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 143380 controller.i_regs.cnt300ms[3]
.sym 143381 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 143384 controller.i_regs.cnt300ms[4]
.sym 143385 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 143388 controller.i_regs.cnt300ms[5]
.sym 143389 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 143392 controller.i_regs.cnt300ms[6]
.sym 143393 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 143396 controller.i_regs.cnt300ms[7]
.sym 143397 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[7]
.sym 143400 controller.i_regs.cnt300ms[8]
.sym 143401 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[8]
.sym 143404 controller.i_regs.cnt300ms[9]
.sym 143405 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[9]
.sym 143408 controller.i_regs.cnt300ms[10]
.sym 143409 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[10]
.sym 143412 controller.i_regs.cnt300ms[11]
.sym 143413 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[11]
.sym 143416 controller.i_regs.cnt300ms[12]
.sym 143417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[12]
.sym 143420 controller.i_regs.cnt300ms[13]
.sym 143421 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[13]
.sym 143424 controller.i_regs.cnt300ms[14]
.sym 143425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[14]
.sym 143428 controller.i_regs.cnt300ms[15]
.sym 143429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[15]
.sym 143432 controller.i_regs.cnt300ms[16]
.sym 143433 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[16]
.sym 143436 controller.i_regs.cnt300ms[17]
.sym 143437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[17]
.sym 143440 controller.i_regs.cnt300ms[18]
.sym 143441 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[18]
.sym 143444 controller.i_regs.cnt300ms[19]
.sym 143445 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[19]
.sym 143448 controller.i_regs.cnt300ms[20]
.sym 143449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[20]
.sym 143452 controller.i_regs.cnt300ms[21]
.sym 143453 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[21]
.sym 143456 controller.i_regs.cnt300ms[22]
.sym 143457 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[22]
.sym 143458 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 143459 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 143460 controller.i_regs.cnt300ms[23]
.sym 143461 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I3[23]
.sym 143485 rst$SB_IO_IN
.sym 143498 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143500 orig_img_addr[1]
.sym 143501 orig_img_addr[0]
.sym 143526 cam_fb.ram.1.2.0_RDATA_3_SB_LUT4_I0_O
.sym 143527 cam_fb.ram.1.3.0_RDATA_3_SB_LUT4_I0_O
.sym 143528 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 143529 cam_fb.ram.1.4.0_RDATA_3
.sym 143555 controller.i_sccb.clr_datarg
.sym 143556 controller.i_sccb.send_rg[20]
.sym 143557 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143595 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143596 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143597 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143599 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143600 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143601 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143611 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143612 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143613 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143615 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143616 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143617 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143619 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143620 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143621 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143625 img_proc.colorpxls_left[0]
.sym 143627 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143628 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143629 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143633 img_proc.colorpxls_left[2]
.sym 143637 img_proc.colorpxls_left[6]
.sym 143641 img_proc.colorpxls_left[3]
.sym 143643 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143644 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143645 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143646 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 143647 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 143648 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 143649 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 143653 img_proc.colorpxls_left[4]
.sym 143655 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143656 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 143657 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 143661 img_proc.colorpxls_rght[5]
.sym 143665 img_proc.colorpxls_rght[7]
.sym 143668 img_proc.colorpxls_left[10]
.sym 143669 img_proc.colorpxls_rght[10]
.sym 143670 img_proc.colorpxls_left[7]
.sym 143671 img_proc.colorpxls_rght[7]
.sym 143672 img_proc.colorpxls_left[9]
.sym 143673 img_proc.colorpxls_rght[9]
.sym 143677 img_proc.colorpxls_rght[2]
.sym 143679 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143680 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 143681 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3
.sym 143683 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 143684 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2
.sym 143685 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3
.sym 143687 img_proc.colorpxls_left[0]
.sym 143688 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143691 img_proc.colorpxls_left[1]
.sym 143692 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143693 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 143695 img_proc.colorpxls_left[2]
.sym 143696 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143697 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 143699 img_proc.colorpxls_left[3]
.sym 143700 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143701 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 143703 img_proc.colorpxls_left[4]
.sym 143704 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143705 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 143707 img_proc.colorpxls_left[5]
.sym 143708 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143709 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 143711 img_proc.colorpxls_left[6]
.sym 143712 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143713 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 143715 img_proc.colorpxls_left[7]
.sym 143716 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143717 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 143719 img_proc.colorpxls_left[8]
.sym 143720 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143721 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 143723 img_proc.colorpxls_left[9]
.sym 143724 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143725 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 143727 img_proc.colorpxls_left[10]
.sym 143728 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143729 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 143733 $nextpnr_ICESTORM_LC_10$I3
.sym 143737 img_proc.colorpxls_rght[3]
.sym 143741 img_proc.colorpxls_rght[1]
.sym 143745 img_proc.colorpxls_rght[0]
.sym 143749 img_proc.colorpxls_rght[10]
.sym 143754 img_proc.colorpxls[11]
.sym 143755 img_proc.colorpxls_left[10]
.sym 143756 img_proc.colorpxls_left[7]
.sym 143757 img_proc.colorpxls[8]
.sym 143758 img_proc.colorpxls_left[3]
.sym 143759 img_proc.colorpxls[4]
.sym 143760 img_proc.colorpxls[1]
.sym 143761 img_proc.colorpxls_left[0]
.sym 143765 img_proc.colorpxls_left[7]
.sym 143766 img_proc.colorpxls[5]
.sym 143767 img_proc.colorpxls_left[4]
.sym 143768 img_proc.colorpxls_left[9]
.sym 143769 img_proc.colorpxls[10]
.sym 143770 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143771 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143772 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143773 img_proc.centroid_tmp_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143774 img_proc.colorpxls[3]
.sym 143775 img_proc.colorpxls_left[2]
.sym 143776 img_proc.colorpxls_left[8]
.sym 143777 img_proc.colorpxls[9]
.sym 143780 img_proc.colorpxls_left[6]
.sym 143781 img_proc.colorpxls[7]
.sym 143783 img_proc.colorpxls_left[0]
.sym 143788 img_proc.colorpxls_left[1]
.sym 143790 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143792 img_proc.colorpxls_left[2]
.sym 143793 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 143794 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143796 img_proc.colorpxls_left[3]
.sym 143797 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 143798 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143800 img_proc.colorpxls_left[4]
.sym 143801 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 143802 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143804 img_proc.colorpxls_left[5]
.sym 143805 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 143806 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143808 img_proc.colorpxls_left[6]
.sym 143809 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 143810 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143812 img_proc.colorpxls_left[7]
.sym 143813 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 143814 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143816 img_proc.colorpxls_left[8]
.sym 143817 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 143818 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143820 img_proc.colorpxls_left[9]
.sym 143821 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 143823 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143824 img_proc.colorpxls_left[10]
.sym 143825 img_proc.colorpxls_left_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 143828 img_proc.colorpxls_left[0]
.sym 143829 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143830 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143832 img_proc.colorpxls_left[1]
.sym 143833 img_proc.colorpxls_left[0]
.sym 143839 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143840 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143841 img_proc.col_inframe[5]
.sym 143846 controller.i_sccb.clr_datarg
.sym 143847 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143848 controller.i_sccb.pr_sccb_st[0]
.sym 143849 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143850 controller.i_sccb.clr_datarg
.sym 143851 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 143852 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143853 controller.i_sccb.pr_sccb_st[2]
.sym 143857 controller.i_sccb.cnt_8bits_SB_DFFES_Q_E
.sym 143869 img_proc.colorpxls_bin012[1]
.sym 143879 controller.i_sccb.cnt_8bits[0]
.sym 143882 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 143883 controller.i_sccb.cnt_8bits[1]
.sym 143884 $PACKER_VCC_NET
.sym 143885 controller.i_sccb.cnt_8bits[0]
.sym 143887 controller.i_sccb.cnt_8bits[2]
.sym 143888 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 143889 controller.i_sccb.cnt_8bits_SB_DFFES_Q_D_SB_LUT4_O_I3[2]
.sym 143892 controller.i_sccb.cnt_8bits[0]
.sym 143893 controller.i_sccb.pr_sccb_st[2]
.sym 143898 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143899 controller.i_sccb.cnt_8bits[2]
.sym 143900 controller.i_sccb.cnt_8bits[1]
.sym 143901 controller.i_sccb.cnt_8bits[0]
.sym 143908 controller.i_sccb.pr_sccb_st[2]
.sym 143909 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143910 img_proc.colorpxls[5]
.sym 143911 img_proc.histogram[7][4]
.sym 143912 img_proc.histogram[7][5]
.sym 143913 img_proc.colorpxls[6]
.sym 143914 img_proc.histogram[7][6]
.sym 143915 img_proc.colorpxls[7]
.sym 143916 img_proc.colorpxls[11]
.sym 143917 img_proc.colorpxls[10]
.sym 143918 img_proc.histogram[7][1]
.sym 143919 img_proc.colorpxls[2]
.sym 143920 img_proc.histogram[7][0]
.sym 143921 img_proc.colorpxls[1]
.sym 143922 img_proc.histogram[7][3]
.sym 143923 img_proc.colorpxls[4]
.sym 143924 img_proc.histogram[7][2]
.sym 143925 img_proc.colorpxls[3]
.sym 143937 img_proc.histogram[7][3]
.sym 143938 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143939 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143940 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143941 img_proc.centroid_tmp_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143942 img_proc.histogram[0][3]
.sym 143943 img_proc.colorpxls[4]
.sym 143944 img_proc.colorpxls[2]
.sym 143945 img_proc.histogram[0][1]
.sym 143946 img_proc.histogram[0][5]
.sym 143947 img_proc.colorpxls[6]
.sym 143948 img_proc.colorpxls[11]
.sym 143949 img_proc.colorpxls[10]
.sym 143950 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 143954 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 143962 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 143967 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 143968 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143969 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 143970 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 143974 img_proc.histogram[7][6]
.sym 143975 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 143976 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143977 img_proc.histogram[0][6]
.sym 143978 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 143982 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143983 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143984 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143985 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143986 img_proc.histogram[0][8]
.sym 143987 img_proc.colorpxls[9]
.sym 143988 img_proc.colorpxls[3]
.sym 143989 img_proc.histogram[0][2]
.sym 143990 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143991 img_proc.col_inframe[5]
.sym 143992 img_proc.histogram[7][1]
.sym 143993 img_proc.histogram[3][1]
.sym 143994 img_proc.histogram[0][7]
.sym 143995 img_proc.colorpxls[8]
.sym 143996 img_proc.colorpxls[1]
.sym 143997 img_proc.histogram[0][0]
.sym 143999 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 144000 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 144001 img_proc.centroid_tmp_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 144002 img_proc.histogram[0][6]
.sym 144003 img_proc.colorpxls[7]
.sym 144004 img_proc.colorpxls[5]
.sym 144005 img_proc.histogram[0][4]
.sym 144006 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144010 img_proc.histogram[3][0]
.sym 144011 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144012 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144013 img_proc.histogram[0][0]
.sym 144015 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144016 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144017 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144018 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144022 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144027 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144028 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144029 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144032 img_proc.col_inframe[4]
.sym 144033 img_proc.col_rg[3]
.sym 144034 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144035 img_proc.col_inframe[5]
.sym 144036 img_proc.histogram[7][5]
.sym 144037 img_proc.histogram[3][5]
.sym 144038 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144042 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144043 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144044 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144045 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144046 img_proc.histogram[7][0]
.sym 144047 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144048 img_proc.histogram[2][0]
.sym 144049 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144052 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144053 img_proc.col_inframe[5]
.sym 144056 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144057 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144058 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 144062 img_proc.histogram[2][4]
.sym 144063 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144064 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144065 img_proc.histogram[0][4]
.sym 144066 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144067 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144068 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144069 img_proc.histogram[7]_SB_DFFER_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144070 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144074 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144075 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144076 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144077 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144079 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144080 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144081 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144082 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 144086 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144087 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144088 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144089 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144090 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144094 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144098 img_proc.histogram[3][7]
.sym 144099 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144100 img_proc.histogram[1][7]
.sym 144101 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144103 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144106 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144108 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2
.sym 144109 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144110 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144112 img_proc.histogram[7]_SB_DFFER_Q_6_D_SB_LUT4_O_I2
.sym 144113 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 144114 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144116 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2
.sym 144117 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 144118 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144120 img_proc.histogram[7]_SB_DFFER_Q_4_D_SB_LUT4_O_I2
.sym 144121 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 144122 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144124 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2
.sym 144125 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 144126 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144128 img_proc.histogram[7]_SB_DFFER_Q_2_D_SB_LUT4_O_I2
.sym 144129 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 144130 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144132 img_proc.histogram[7]_SB_DFFER_Q_1_D_SB_LUT4_O_I2
.sym 144133 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 144135 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144136 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2
.sym 144137 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 144139 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144140 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144141 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144142 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 144146 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144150 img_proc.histogram[5][7]
.sym 144151 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144152 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 144153 img_proc.histogram[2][7]
.sym 144155 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144156 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144157 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144158 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144159 img_proc.histogram[7]_SB_DFFER_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144160 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 144161 img_proc.histogram[0][5]
.sym 144162 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144166 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 144178 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144194 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144391 controller.i_regs.cnt300ms[0]
.sym 144392 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144393 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144398 controller.i_regs.cnt300ms[3]
.sym 144399 controller.i_regs.cnt300ms[2]
.sym 144400 controller.i_regs.cnt300ms[1]
.sym 144401 controller.i_regs.cnt300ms[0]
.sym 144403 controller.i_regs.cnt300ms_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 144404 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144405 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144407 controller.i_regs.cnt300ms_SB_DFFR_Q_19_D_SB_LUT4_O_I1
.sym 144408 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144409 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144411 controller.i_regs.cnt300ms_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 144412 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144413 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144415 controller.i_regs.cnt300ms_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 144416 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144417 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144419 controller.i_regs.cnt300ms_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 144420 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144421 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144422 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144423 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144424 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144425 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144427 controller.i_regs.cnt300ms_SB_DFFR_Q_14_D_SB_LUT4_O_I1
.sym 144428 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144429 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144430 controller.i_regs.cnt300ms[6]
.sym 144431 controller.i_regs.cnt300ms[20]
.sym 144432 controller.i_regs.cnt300ms[16]
.sym 144433 controller.i_regs.cnt300ms[12]
.sym 144435 controller.i_regs.cnt300ms_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 144436 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144437 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144438 controller.i_regs.cnt300ms[10]
.sym 144439 controller.i_regs.cnt300ms[9]
.sym 144440 controller.i_regs.cnt300ms[5]
.sym 144441 controller.i_regs.cnt300ms[4]
.sym 144447 controller.i_regs.cnt300ms_SB_DFFR_Q_13_D_SB_LUT4_O_I1
.sym 144448 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144449 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144463 controller.i_regs.cnt300ms_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 144464 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144465 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144475 controller.i_regs.cnt300ms_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 144476 controller.i_regs.pr_ctrl_st_SB_LUT4_I1_O
.sym 144477 controller.i_regs.cnt300ms_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144647 img_proc.colorpxls_rght[0]
.sym 144648 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144651 img_proc.colorpxls_rght[1]
.sym 144652 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144653 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144655 img_proc.colorpxls_rght[2]
.sym 144656 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144657 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 144659 img_proc.colorpxls_rght[3]
.sym 144660 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144661 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 144663 img_proc.colorpxls_rght[4]
.sym 144664 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144665 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 144667 img_proc.colorpxls_rght[5]
.sym 144668 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144669 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 144671 img_proc.colorpxls_rght[6]
.sym 144672 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144673 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 144675 img_proc.colorpxls_rght[7]
.sym 144676 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144677 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 144679 img_proc.colorpxls_rght[8]
.sym 144680 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144681 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 144683 img_proc.colorpxls_rght[9]
.sym 144684 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144685 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 144687 img_proc.colorpxls_rght[10]
.sym 144688 img_proc.colorpxls_left[10]
.sym 144689 img_proc.centroid_tmp_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 144693 img_proc.colorpxls_left[1]
.sym 144697 img_proc.colorpxls_left[7]
.sym 144701 img_proc.colorpxls_left[5]
.sym 144705 img_proc.colorpxls_left[9]
.sym 144709 img_proc.colorpxls_left[8]
.sym 144711 img_proc.colorpxls_rght[0]
.sym 144716 img_proc.colorpxls_rght[1]
.sym 144718 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144720 img_proc.colorpxls_rght[2]
.sym 144721 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 144722 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144724 img_proc.colorpxls_rght[3]
.sym 144725 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 144726 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144728 img_proc.colorpxls_rght[4]
.sym 144729 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 144730 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144732 img_proc.colorpxls_rght[5]
.sym 144733 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[5]
.sym 144734 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144736 img_proc.colorpxls_rght[6]
.sym 144737 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[6]
.sym 144738 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144740 img_proc.colorpxls_rght[7]
.sym 144741 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[7]
.sym 144742 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144744 img_proc.colorpxls_rght[8]
.sym 144745 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[8]
.sym 144746 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144748 img_proc.colorpxls_rght[9]
.sym 144749 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[9]
.sym 144751 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144752 img_proc.colorpxls_rght[10]
.sym 144753 img_proc.colorpxls_rght_SB_DFFER_Q_D_SB_LUT4_O_I3[10]
.sym 144754 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144756 img_proc.colorpxls_rght[1]
.sym 144757 img_proc.colorpxls_rght[0]
.sym 144760 img_proc.colorpxls_rght[0]
.sym 144761 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144765 img_proc.colorpxls_rght[8]
.sym 144769 img_proc.colorpxls_rght[9]
.sym 144771 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 144772 img_proc.col_inframe[5]
.sym 144773 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 144799 controller.i_sccb.send_rg[21]
.sym 144800 controller.i_sccb.clr_datarg
.sym 144801 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144817 img_proc.colorpxls_left_SB_DFFER_Q_E
.sym 144827 controller.i_sccb.clr_datarg
.sym 144828 controller.i_sccb.send_rg[22]
.sym 144829 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144839 controller.i_sccb.cnt_sclk_div4[0]
.sym 144842 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144844 controller.i_sccb.cnt_sclk_div4[1]
.sym 144845 controller.i_sccb.cnt_sclk_div4[0]
.sym 144846 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144848 controller.i_sccb.cnt_sclk_div4[2]
.sym 144849 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 144850 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144852 controller.i_sccb.cnt_sclk_div4[3]
.sym 144853 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[3]
.sym 144854 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144856 controller.i_sccb.cnt_sclk_div4[4]
.sym 144857 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[4]
.sym 144858 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144860 controller.i_sccb.cnt_sclk_div4[5]
.sym 144861 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[5]
.sym 144863 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144864 controller.i_sccb.cnt_sclk_div4[6]
.sym 144865 controller.i_sccb.cnt_sclk_div4_SB_DFFR_Q_D_SB_LUT4_O_I3[6]
.sym 144866 controller.i_sccb.cnt_sclk_div4[3]
.sym 144867 controller.i_sccb.cnt_sclk_div4[2]
.sym 144868 controller.i_sccb.cnt_sclk_div4[1]
.sym 144869 controller.i_sccb.cnt_sclk_div4[0]
.sym 144876 controller.i_sccb.cnt_sclk_div4[0]
.sym 144877 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144881 controller.i_sccb.cnt_4sclk_SB_DFFER_Q_E
.sym 144882 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144883 controller.i_sccb.pr_sccb_st[3]
.sym 144884 controller.i_sccb.pr_sccb_st[4]
.sym 144885 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 144890 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144891 controller.i_sccb.clr_datarg
.sym 144892 controller.i_sccb.pr_sccb_st[4]
.sym 144893 controller.i_sccb.clr_datarg_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 144895 controller.i_sccb.ready_aux_SB_LUT4_I0_O
.sym 144896 controller.i_sccb.pr_sccb_st[3]
.sym 144897 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144914 controller.i_sccb.pr_sccb_st[2]
.sym 144915 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144916 controller.i_sccb.pr_sccb_st[4]
.sym 144917 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144924 controller.i_sccb.pr_sccb_st[2]
.sym 144925 controller.i_sccb.pr_sccb_st_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 144932 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 144933 controller.i_sccb.send_data_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 144970 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 144974 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 144978 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 144982 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 144994 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 144998 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145010 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145014 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145022 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 145026 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 145030 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145034 img_proc.histogram[3][8]
.sym 145035 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145036 img_proc.histogram[5][8]
.sym 145037 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145038 img_proc.histogram[3][3]
.sym 145039 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145040 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145041 img_proc.histogram[0][3]
.sym 145043 img_proc.col_rg[3]
.sym 145044 img_proc.col_inframe[4]
.sym 145045 img_proc.col_inframe[5]
.sym 145046 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145050 img_proc.histogram[3][4]
.sym 145051 img_proc.histogram[3]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145052 img_proc.histogram[5][4]
.sym 145053 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145054 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 145058 img_proc.histogram[1][8]
.sym 145059 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145060 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145061 img_proc.histogram[0][8]
.sym 145062 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 145066 img_proc.histogram[7][4]
.sym 145067 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145068 img_proc.histogram[4][4]
.sym 145069 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145070 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 145074 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145079 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145080 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145081 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145082 img_proc.histogram[7][3]
.sym 145083 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145084 img_proc.histogram[5][3]
.sym 145085 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145086 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 145090 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 145094 img_proc.histogram[4][7]
.sym 145095 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145096 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145097 img_proc.histogram[0][7]
.sym 145098 img_proc.histogram[2][6]
.sym 145099 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145100 img_proc.histogram[1][6]
.sym 145101 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145102 img_proc.histogram[5][6]
.sym 145103 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145104 img_proc.histogram[4][6]
.sym 145105 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145106 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 145110 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 145114 img_proc.histogram[5][0]
.sym 145115 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145116 img_proc.histogram[4][0]
.sym 145117 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145118 img_proc.histogram[7]_SB_DFFER_Q_8_D
.sym 145122 img_proc.histogram[7]_SB_DFFER_Q_1_D
.sym 145126 img_proc.histogram[7]_SB_DFFER_Q_5_D
.sym 145130 img_proc.histogram[7][8]
.sym 145131 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145132 img_proc.histogram[4][8]
.sym 145133 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145134 img_proc.histogram[6][1]
.sym 145135 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145136 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145137 img_proc.histogram[1][1]
.sym 145138 img_proc.histogram[7]_SB_DFFER_Q_6_D
.sym 145142 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145143 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145144 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145145 img_proc.histogram[7]_SB_DFFER_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145147 cam_fb.ram.0.4.0_RCLKE_SB_LUT4_I2_O
.sym 145148 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145149 img_proc.histogram[7]_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145150 img_proc.histogram[4][3]
.sym 145151 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145152 img_proc.histogram[1]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145153 img_proc.histogram[1][3]
.sym 145154 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145155 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145156 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145157 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145160 img_proc.histogram[4][5]
.sym 145161 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145162 img_proc.histogram[5][1]
.sym 145163 img_proc.histogram[5]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145164 img_proc.histogram[2]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145165 img_proc.histogram[2][1]
.sym 145170 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 145181 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 145184 img_proc.histogram[4][1]
.sym 145185 img_proc.histogram[4]_SB_DFFER_Q_E_SB_LUT4_O_I2
.sym 145186 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 145187 img_proc.histogram[7]_SB_DFFER_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145188 img_proc.histogram[7]_SB_DFFER_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145189 img_proc.histogram[0][1]
.sym 145745 img_proc.colorpxls_rght_SB_DFFER_Q_E
.sym 145838 controller.i_sccb.cnt_phases[1]
.sym 145839 controller.i_sccb.cnt_phases[0]
.sym 145840 controller.i_sccb.pr_sccb_st[0]
.sym 145841 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145842 controller.i_sccb.pr_sccb_st[0]
.sym 145843 controller.i_sccb.cnt_phases[0]
.sym 145844 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145845 controller.i_sccb.cnt_phases[1]
.sym 145856 controller.i_sccb.pr_sccb_st[0]
.sym 145857 controller.i_sccb.cnt_phases_SB_DFFER_Q_E_SB_LUT4_O_I3
.sym 145860 controller.i_sccb.cnt_phases[1]
.sym 145861 controller.i_sccb.cnt_phases[0]
.sym 145884 controller.i_sccb.pr_sccb_st[0]
.sym 145885 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 145890 controller.i_sccb.cnt_sclk_div4[6]
.sym 145891 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 145892 controller.i_sccb.cnt_sclk_div4[5]
.sym 145893 controller.i_sccb.cnt_sclk_div4[4]
.sym 145896 controller.i_sccb.cnt_4sclk[0]
.sym 145897 controller.i_sccb.pr_sccb_st[0]
.sym 145904 controller.i_sccb.pr_sccb_st[4]
.sym 145905 controller.i_sccb.ready_aux_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145907 controller.i_sccb.cnt_4sclk[1]
.sym 145908 controller.i_sccb.cnt_4sclk[0]
.sym 145909 controller.i_sccb.pr_sccb_st[0]
.sym 145910 controller.i_sccb.cnt_4sclk[1]
.sym 145911 controller.i_sccb.clr_datarg
.sym 145912 controller.i_sccb.pr_sccb_st[3]
.sym 145913 controller.i_sccb.cnt_4sclk[0]
.sym 145916 controller.i_sccb.cnt_4sclk[1]
.sym 145917 controller.i_sccb.cnt_4sclk[0]
.sym 145919 controller.i_sccb.cnt_4sclk[1]
.sym 145920 controller.i_sccb.cnt_4sclk[0]
.sym 145921 controller.i_sccb.ready_aux_SB_LUT4_I2_I3
.sym 145923 controller.i_sccb.clr_datarg
.sym 145924 controller.i_sccb.pr_sccb_st[3]
.sym 145925 controller.i_sccb.pr_sccb_st[2]
.sym 145930 sdat_out_SB_LUT4_O_I0
.sym 145931 sdat_on
.sym 145932 controller.i_sccb.pr_sccb_st[2]
.sym 145933 controller.i_sccb.send_rg[23]
.sym 145946 sdat_out_SB_LUT4_O_I0
.sym 145947 ov7670_sioc_SB_LUT4_O_I1
.sym 145948 sdat_on
.sym 145949 controller.i_sccb.pr_sccb_st[4]
.sym 146098 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 146106 img_proc.histogram[7]_SB_DFFER_Q_4_D
.sym 146115 img_proc.col_inframe[5]
.sym 146116 img_proc.col_rg[3]
.sym 146117 img_proc.col_inframe[4]
.sym 146122 img_proc.histogram[7]_SB_DFFER_Q_2_D
.sym 146129 img_proc.histogram[1]_SB_DFFER_Q_E
.sym 146138 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 146166 img_proc.histogram[7]_SB_DFFER_Q_D
.sym 146175 img_proc.col_rg[3]
.sym 146176 img_proc.col_inframe[5]
.sym 146177 img_proc.col_inframe[4]
.sym 146197 img_proc.histogram[4]_SB_DFFER_Q_E
.sym 146198 img_proc.histogram[7]_SB_DFFER_Q_3_D
.sym 146206 img_proc.histogram[7]_SB_DFFER_Q_7_D
.sym 147150 capture.pclk_rg2
.sym 147156 capture.pclk_rg2
.sym 147157 capture.pclk_rg3
.sym 148178 capture.pclk_rg1
.sym 150318 capture.href_rg1
.sym 150613 controller.i_regs.pr_ctrl_st[0]
.sym 151577 $PACKER_VCC_NET
.sym 151633 $PACKER_VCC_NET
.sym 151738 cam_fb.ram.1.2.0_RDATA_2_SB_LUT4_I0_O
.sym 151739 cam_fb.ram.1.3.0_RDATA_2_SB_LUT4_I0_O
.sym 151740 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 151741 cam_fb.ram.1.4.0_RDATA_2
.sym 152326 ov7670_vsync$SB_IO_IN
.sym 152334 capture.vsync_rg1
.sym 152338 capture.vsync_rg2
.sym 152350 capture.vsync_rg2
.sym 152351 capture.vsync_rg3
.sym 152352 capture.vsync_rg1
.sym 152353 ov7670_vsync$SB_IO_IN
.sym 152394 ov7670_href$SB_IO_IN
.sym 156858 cam_fb.ram.1.3.0_RDATA_1_SB_LUT4_I0_O
.sym 156859 cam_fb.ram.1.2.0_RDATA_1_SB_LUT4_I0_O
.sym 156860 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 156861 cam_fb.ram.1.4.0_RDATA_1
.sym 156981 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157065 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 157725 capture_addr[7]
.sym 157766 cam_fb.ram.1.2.0_RDATA_3
.sym 157767 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157768 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157769 cam_fb.ram.1.1.0_RDATA_3
.sym 157774 cam_fb.ram.1.2.0_RDATA_1
.sym 157775 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157776 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157777 cam_fb.ram.1.1.0_RDATA_1
.sym 157786 cam_fb.ram.1.2.0_RDATA_2
.sym 157787 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 157788 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 157789 cam_fb.ram.1.1.0_RDATA_2
.sym 157821 orig_img_addr[2]
.sym 157825 orig_img_addr[5]
.sym 157866 cam_fb.ram.1.3.0_RDATA_3
.sym 157867 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157868 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157869 cam_fb.ram.1.0.0_RDATA_3
.sym 157870 capture.data_rg2[0]
.sym 157878 cam_fb.ram.1.3.0_RDATA_1
.sym 157879 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157880 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157881 cam_fb.ram.1.0.0_RDATA_1
.sym 157886 cam_fb.ram.1.3.0_RDATA_2
.sym 157887 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 157888 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 157889 cam_fb.ram.1.0.0_RDATA_2
.sym 157897 capture_data[4]
.sym 158001 orig_img_addr[2]
.sym 158021 orig_img_addr[3]
.sym 158026 cam_fb.ram.2.2.0_RDATA_3
.sym 158027 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158028 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158029 cam_fb.ram.2.0.0_RDATA_3
.sym 158030 cam_fb.ram.2.2.0_RDATA_2
.sym 158031 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158032 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158033 cam_fb.ram.2.0.0_RDATA_2
.sym 158050 cam_fb.ram.2.2.0_RDATA_1
.sym 158051 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158052 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158053 cam_fb.ram.2.0.0_RDATA_1
.sym 158062 cam_fb.ram.2.2.0_RDATA_2_SB_LUT4_I0_O
.sym 158063 cam_fb.ram.2.3.0_RDATA_2_SB_LUT4_I2_O
.sym 158064 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158065 cam_fb.ram.2.4.0_RDATA_2
.sym 158076 cam_fb.ram.2.3.0_RDATA_2
.sym 158077 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158102 cam_fb.ram.2.3.0_RDATA_1
.sym 158103 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158104 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158105 cam_fb.ram.2.1.0_RDATA_1
.sym 158114 cam_fb.ram.2.2.0_RDATA_1_SB_LUT4_I0_O
.sym 158115 cam_fb.ram.2.3.0_RDATA_1_SB_LUT4_I0_O
.sym 158116 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158117 cam_fb.ram.2.4.0_RDATA_1
.sym 158130 cam_fb.ram.2.3.0_RDATA_3
.sym 158131 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158132 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158133 cam_fb.ram.2.1.0_RDATA_3
.sym 158137 orig_img_addr[2]
.sym 158142 cam_fb.ram.2.3.0_RDATA_3_SB_LUT4_I0_O
.sym 158143 cam_fb.ram.2.2.0_RDATA_3_SB_LUT4_I0_O
.sym 158144 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158145 cam_fb.ram.2.4.0_RDATA_3
.sym 158165 capture_addr[1]
.sym 158189 orig_img_addr[6]
.sym 158197 orig_img_addr[4]
.sym 158278 capture.data_rg3[1]
.sym 158286 capture.data_rg3[0]
.sym 158293 capture_data[8]
.sym 158294 capture.data_rg3[1]
.sym 158302 capture.data_rg3[0]
.sym 158312 cam_fb.ram.0.2.0_RDATA_2
.sym 158313 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158342 cam_fb.ram.0.2.0_RDATA_3
.sym 158343 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158344 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158345 cam_fb.ram.0.0.0_RDATA_3
.sym 158350 cam_fb.ram.0.3.0_RDATA_2_SB_LUT4_I0_O
.sym 158351 cam_fb.ram.0.2.0_RDATA_2_SB_LUT4_I2_O
.sym 158352 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158353 cam_fb.ram.0.4.0_RDATA_2
.sym 158358 cam_fb.ram.0.3.0_RDATA_2
.sym 158359 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158360 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158361 cam_fb.ram.0.0.0_RDATA_2
.sym 158362 cam_fb.ram.0.3.0_RDATA_1
.sym 158363 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158364 cam_fb.ram.0.0.0_RCLKE_SB_DFF_D_Q
.sym 158365 cam_fb.ram.0.0.0_RDATA_1
.sym 158374 cam_fb.ram.0.3.0_RDATA_3
.sym 158375 cam_fb.ram.0.3.0_RCLKE_SB_DFF_D_Q
.sym 158376 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158377 cam_fb.ram.0.1.0_RDATA_3
.sym 158386 cam_fb.ram.0.3.0_RDATA_1_SB_LUT4_I0_O
.sym 158387 cam_fb.ram.0.2.0_RDATA_1_SB_LUT4_I0_O
.sym 158388 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158389 cam_fb.ram.0.4.0_RDATA_1
.sym 158394 cam_fb.ram.0.2.0_RDATA_3_SB_LUT4_I0_O
.sym 158395 cam_fb.ram.0.3.0_RDATA_3_SB_LUT4_I0_O
.sym 158396 cam_fb.ram.0.4.0_RDATA_SB_LUT4_I3_I2
.sym 158397 cam_fb.ram.0.4.0_RDATA_3
.sym 158398 cam_fb.ram.0.2.0_RDATA_1
.sym 158399 cam_fb.ram.0.2.0_RCLKE_SB_DFF_D_Q
.sym 158400 cam_fb.ram.0.1.0_RCLKE_SB_DFF_D_Q
.sym 158401 cam_fb.ram.0.1.0_RDATA_1
.sym 158493 capture_addr[2]
.sym 158513 cam_fb.ram.0.1.0_RCLKE
.sym 158749 capture_addr[8]
.sym 158801 capture_addr[6]
.sym 158809 capture_addr[1]
.sym 158825 orig_img_addr[6]
.sym 158829 orig_img_addr[4]
.sym 158845 orig_img_addr[7]
.sym 158906 capture.data_rg1[0]
.sym 159097 $PACKER_VCC_NET
.sym 159113 capture_addr[8]
.sym 159137 capture_addr[7]
.sym 159157 cam_fb.ram.0.1.0_RCLKE
.sym 159193 capture_addr[6]
.sym 159285 cam_fb.ram.0.2.0_RCLKE
.sym 159501 capture_addr[7]
.sym 159521 capture_addr[9]
.sym 159545 orig_img_addr[2]
.sym 159722 ov7670_pclk$SB_IO_IN
.sym 159846 ov7670_d[0]
.sym 162791 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162796 ov7670_xclk$SB_IO_OUT
.sym 162798 ov7670_xclk$SB_IO_OUT
.sym 162799 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162800 controller.i_regs.cnt_cam_clk[2]
.sym 162801 ov7670_xclk_SB_CARRY_I1_CO[2]
.sym 162802 controller.i_regs.cnt_cam_clk[2]
.sym 162804 ov7670_xclk$SB_IO_OUT
.sym 162805 ov7670_xclk_SB_CARRY_I1_CO[1]
.sym 162809 ov7670_xclk_SB_CARRY_I1_CO[1]
