Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 11 20:24:00 2024
| Host         : DESKTOP-L5QOME4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zynq_blk_wrapper_timing_summary_routed.rpt -pb zynq_blk_wrapper_timing_summary_routed.pb -rpx zynq_blk_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zynq_blk_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: start_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: stop_p (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.049       -0.049                      1                11956        0.004        0.000                      0                11956        0.575        0.000                       0                  5558  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
zynq_blk_i/clk_wiz_0/inst/clk_in1  {0.000 10.000}       20.000          50.000          
  clk_out1_zynq_blk_clk_wiz_0_0    {0.000 1.429}        2.857           350.000         
  clkfbout_zynq_blk_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.214        0.000                      0                10335        0.004        0.000                      0                10335        3.870        0.000                       0                  3980  
zynq_blk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_zynq_blk_clk_wiz_0_0         -0.049       -0.049                      1                 1605        0.062        0.000                      0                 1605        0.575        0.000                       0                  1574  
  clkfbout_zynq_blk_clk_wiz_0_0                                                                                                                                                     18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_zynq_blk_clk_wiz_0_0  clk_out1_zynq_blk_clk_wiz_0_0        0.489        0.000                      0                   16        0.763        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.119%)  route 5.478ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.910     8.512    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.119%)  route 5.478ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.910     8.512    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.119%)  route 5.478ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.910     8.512    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.214ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.119%)  route 5.478ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.910     8.512    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X36Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X36Y72         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  3.214    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.484ns (8.119%)  route 5.478ns (91.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.910     8.512    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X37Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X37Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X37Y72         FDRE (Setup_fdre_C_R)       -0.352    11.797    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         11.797    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.461ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 0.484ns (8.468%)  route 5.231ns (91.532%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.664     8.265    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X34Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y72         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X34Y72         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  3.461    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.484ns (8.845%)  route 4.988ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.420     8.022    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.484ns (8.845%)  route 4.988ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.420     8.022    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.484ns (8.845%)  route 4.988ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.420     8.022    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.484ns (8.845%)  route 4.988ns (91.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns = ( 12.207 - 10.000 ) 
    Source Clock Delay      (SCD):    2.550ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.471     2.550    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/m_axi_s2mm_aclk
    SLICE_X27Y35         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.379     2.929 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0/Q
                         net (fo=54, routed)          0.568     3.497    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    SLICE_X27Y35         LUT1 (Prop_lut1_I0_O)        0.105     3.602 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_strb_reg_out[7]_i_1/O
                         net (fo=407, routed)         4.420     8.022    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        1.224    12.207    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X34Y71         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]/C
                         clock pessimism              0.097    12.303    
                         clock uncertainty           -0.154    12.149    
    SLICE_X34Y71         FDRE (Setup_fdre_C_R)       -0.423    11.726    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  3.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.733%)  route 0.166ns (50.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.563     0.899    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y49         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/Q
                         net (fo=3, routed)           0.166     1.228    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]
    SLICE_X36Y50         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.825     1.191    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y50         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.063     1.224    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.719%)  route 0.166ns (50.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.563     0.899    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y49         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]/Q
                         net (fo=3, routed)           0.166     1.228    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[12]
    SLICE_X36Y50         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.825     1.191    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X36Y50         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.052     1.213    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.230ns (57.388%)  route 0.171ns (42.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.559     0.895    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X35Y50         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1126]/Q
                         net (fo=1, routed)           0.171     1.193    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg_n_0_[1126]
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.102     1.295 r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1126]_i_1/O
                         net (fo=1, routed)           0.000     1.295    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i[1126]_i_1_n_0
    SLICE_X35Y49         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.831     1.197    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X35Y49         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1126]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.107     1.274    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.791%)  route 0.112ns (44.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.576     0.912    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X28Y56         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y56         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[7]/Q
                         net (fo=2, routed)           0.112     1.164    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[9]
    SLICE_X30Y57         SRL16E                                       r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.843     1.209    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y57         SRL16E                                       r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.514%)  route 0.268ns (65.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.583     0.919    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X23Y26         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.268     1.327    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X1Y6          RAMB36E1                                     r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.893     1.259    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.282     0.976    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     1.272    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.209ns (46.922%)  route 0.236ns (53.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.563     0.899    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y49         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 f  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_sequential_sig_psm_state_reg[0]/Q
                         net (fo=8, routed)           0.236     1.299    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_state[0]
    SLICE_X42Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.344 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_i_1/O
                         net (fo=1, routed)           0.000     1.344    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_ns
    SLICE_X42Y50         FDSE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.825     1.191    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y50         FDSE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_reg/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         FDSE (Hold_fdse_C_D)         0.120     1.281    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.559     0.895    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X34Y52         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.108     1.167    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[19]
    SLICE_X34Y51         SRL16E                                       r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.826     1.192    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X34Y51         SRL16E                                       r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X34Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.590     0.926    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X29Y46         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.115     1.182    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIB0
    SLICE_X26Y46         RAMD32                                       r  zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.859     1.225    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X26Y46         RAMD32                                       r  zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.108    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.213ns (54.487%)  route 0.178ns (45.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.656     0.992    zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.178     1.334    zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.383 r  zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.383    zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[26]
    SLICE_X26Y99         FDRE                                         r  zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.844     1.210    zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.391%)  route 0.210ns (58.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.565     0.901    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X34Y49         FDRE                                         r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.049 r  zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[30]/Q
                         net (fo=2, routed)           0.210     1.258    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[35]
    SLICE_X35Y50         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zynq_blk_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3981, routed)        0.826     1.192    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X35Y50         FDRE                                         r  zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.018     1.180    zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zynq_blk_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y4     zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5     zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3     zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6     zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6     zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10    zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y3     zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y4     zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  zynq_blk_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y38    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X22Y40    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y37    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X14Y37    zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_blk_i/clk_wiz_0/inst/clk_in1
  To Clock:  zynq_blk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_blk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_blk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zynq_blk_clk_wiz_0_0
  To Clock:  clk_out1_zynq_blk_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.049ns,  Total Violation       -0.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.029ns (36.656%)  route 1.778ns (63.344%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.923    -0.588    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/Q[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.105    -0.483 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11/O
                         net (fo=1, routed)           0.000    -0.483    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    -0.043 f  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3/CO[3]
                         net (fo=2, routed)           0.855     0.812    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/going_full0
    SLICE_X17Y19         LUT5 (Prop_lut5_I3_O)        0.105     0.917 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_1/O
                         net (fo=1, routed)           0.000     0.917    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_1
    SLICE_X17Y19         FDRE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X17Y19         FDRE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)        0.032     0.869    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.748ns (29.305%)  route 1.804ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.474    -1.888    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X14Y18         FDRE                                         r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.455 r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391    -1.064    zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14/O
                         net (fo=4, routed)           0.844    -0.115    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.105    -0.010 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.314     0.304    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.105     0.409 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.256     0.664    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X9Y19          FDPE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDPE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDPE (Setup_fdpe_C_CE)      -0.168     0.669    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.748ns (29.305%)  route 1.804ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.474    -1.888    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X14Y18         FDRE                                         r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.455 r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391    -1.064    zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14/O
                         net (fo=4, routed)           0.844    -0.115    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.105    -0.010 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.314     0.304    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.105     0.409 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.256     0.664    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Setup_fdce_C_CE)      -0.168     0.669    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.748ns (29.305%)  route 1.804ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.474    -1.888    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X14Y18         FDRE                                         r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.455 r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391    -1.064    zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14/O
                         net (fo=4, routed)           0.844    -0.115    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.105    -0.010 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.314     0.304    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.105     0.409 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.256     0.664    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Setup_fdce_C_CE)      -0.168     0.669    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.748ns (29.305%)  route 1.804ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.474    -1.888    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X14Y18         FDRE                                         r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.455 r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391    -1.064    zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14/O
                         net (fo=4, routed)           0.844    -0.115    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.105    -0.010 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.314     0.304    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.105     0.409 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.256     0.664    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Setup_fdce_C_CE)      -0.168     0.669    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.748ns (29.305%)  route 1.804ns (70.695%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.888ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.474    -1.888    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X14Y18         FDRE                                         r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.455 r  zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]/Q
                         net (fo=2, routed)           0.391    -1.064    zynq_blk_i/tdc_control_0/inst/timeout_cnt_reg[3]
    SLICE_X13Y18         LUT4 (Prop_lut4_I3_O)        0.105    -0.959 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14/O
                         net (fo=4, routed)           0.844    -0.115    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.105    -0.010 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5/O
                         net (fo=1, routed)           0.314     0.304    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_5_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I2_O)        0.105     0.409 r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.256     0.664    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Setup_fdce_C_CE)      -0.168     0.669    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.669    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.029ns (38.199%)  route 1.665ns (61.801%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 0.552 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[0]/Q
                         net (fo=3, routed)           0.923    -0.588    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/Q[0]
    SLICE_X11Y21         LUT6 (Prop_lut6_I1_O)        0.105    -0.483 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11/O
                         net (fo=1, routed)           0.000    -0.483    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    -0.043 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3/CO[3]
                         net (fo=2, routed)           0.742     0.699    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/going_full0
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.105     0.804 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.804    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X12Y21         FDSE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.316     0.552    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X12Y21         FDSE                                         r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.388     0.940    
                         clock uncertainty           -0.073     0.867    
    SLICE_X12Y21         FDSE (Setup_fdse_C_D)        0.074     0.941    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.941    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/tvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.484ns (23.804%)  route 1.549ns (76.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.266ns = ( 0.591 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X15Y20         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDCE (Prop_fdce_C_Q)         0.379    -1.511 r  zynq_blk_i/tdc_control_0/inst/tvalid_reg/Q
                         net (fo=15, routed)          0.616    -0.895    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.105    -0.790 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.933     0.143    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.354     0.591    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism              0.355     0.946    
                         clock uncertainty           -0.073     0.872    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.476     0.396    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/tvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.033ns  (logic 0.484ns (23.804%)  route 1.549ns (76.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.266ns = ( 0.591 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X15Y20         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDCE (Prop_fdce_C_Q)         0.379    -1.511 r  zynq_blk_i/tdc_control_0/inst/tvalid_reg/Q
                         net (fo=15, routed)          0.616    -0.895    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.105    -0.790 r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.933     0.143    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.354     0.591    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y5          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism              0.355     0.946    
                         clock uncertainty           -0.073     0.872    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.476     0.396    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 zynq_blk_i/tdc_control_0/inst/tx_num_meas_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.694ns (30.456%)  route 1.585ns (69.544%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.887ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.475    -1.887    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y17          FDRE                                         r  zynq_blk_i/tdc_control_0/inst/tx_num_meas_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.379    -1.508 r  zynq_blk_i/tdc_control_0/inst/tx_num_meas_reg[6]/Q
                         net (fo=6, routed)           0.694    -0.814    zynq_blk_i/tdc_control_0/inst/tx_num_meas_reg__0[6]
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.105    -0.709 r  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_5/O
                         net (fo=2, routed)           0.262    -0.447    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_5_n_0
    SLICE_X11Y17         LUT6 (Prop_lut6_I4_O)        0.105    -0.342 r  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_3/O
                         net (fo=4, routed)           0.246    -0.095    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_3_n_0
    SLICE_X11Y16         LUT3 (Prop_lut3_I2_O)        0.105     0.010 r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib[7]_i_1/O
                         net (fo=8, routed)           0.382     0.392    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib
    SLICE_X11Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/C
                         clock pessimism              0.355     0.912    
                         clock uncertainty           -0.073     0.839    
    SLICE_X11Y18         FDCE (Setup_fdce_C_CE)      -0.168     0.671    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.279ns (63.339%)  route 0.161ns (36.661%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.557    -0.860    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y51         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/Q
                         net (fo=2, routed)           0.161    -0.534    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in[0]
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.489 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x[10]_i_5/O
                         net (fo=1, routed)           0.000    -0.489    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x[10]_i_5_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.419 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.419    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[7]
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.830    -1.279    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[7]/C
                         clock pessimism              0.693    -0.586    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105    -0.481    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.288ns (62.839%)  route 0.170ns (37.161%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.557    -0.860    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y51         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.525    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in[0]
    SLICE_X45Y49         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.401 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.401    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[8]
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.830    -1.279    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/C
                         clock pessimism              0.693    -0.586    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105    -0.481    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.725%)  route 0.238ns (53.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.557    -0.860    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X50Y42         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/Q
                         net (fo=2, routed)           0.238    -0.458    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg_n_0_[17]
    SLICE_X49Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.413 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__0/x[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[8]
    SLICE_X49Y39         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.827    -1.282    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X49Y39         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]/C
                         clock pessimism              0.688    -0.594    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.092    -0.502    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.272ns (56.362%)  route 0.211ns (43.638%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.557    -0.860    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[15]/Q
                         net (fo=2, routed)           0.211    -0.485    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in[3]
    SLICE_X45Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.440 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.440    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x[10]_i_2_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.377 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.377    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[10]
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.830    -1.279    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]/C
                         clock pessimism              0.693    -0.586    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105    -0.481    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_blk_i/tdc_control_0/inst/data_timestamp_stop_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.445%)  route 0.270ns (64.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.586    -0.831    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X12Y22         FDSE                                         r  zynq_blk_i/tdc_control_0/inst/data_timestamp_stop_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDSE (Prop_fdse_C_Q)         0.148    -0.683 r  zynq_blk_i/tdc_control_0/inst/data_timestamp_stop_reg[20]/Q
                         net (fo=1, routed)           0.270    -0.413    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.889    -1.220    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism              0.459    -0.761    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.242    -0.519    zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.248ns (49.146%)  route 0.257ns (50.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.553    -0.864    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X50Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.716 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/Q
                         net (fo=2, routed)           0.257    -0.459    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in3_in[4]
    SLICE_X46Y50         LUT5 (Prop_lut5_I1_O)        0.100    -0.359 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__1/x[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.359    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[17]
    SLICE_X46Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.825    -1.284    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]/C
                         clock pessimism              0.688    -0.596    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.131    -0.465    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[17]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.206ns (42.603%)  route 0.278ns (57.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.861ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.556    -0.861    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/clk
    SLICE_X50Y39         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.697 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/x_reg[23]/Q
                         net (fo=2, routed)           0.278    -0.419    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/x_reg_n_0_[23]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.042    -0.377 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/x_in0_inferred__1/x[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[14]
    SLICE_X49Y38         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.827    -1.282    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X49Y38         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[14]/C
                         clock pessimism              0.688    -0.594    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.107    -0.487    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.321ns (65.335%)  route 0.170ns (34.665%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.557    -0.860    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y51         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.696 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[12]/Q
                         net (fo=2, routed)           0.170    -0.525    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in[0]
    SLICE_X45Y49         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    -0.368 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.368    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[9]
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.830    -1.279    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X45Y49         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[9]/C
                         clock pessimism              0.693    -0.586    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.105    -0.481    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.246ns (48.944%)  route 0.257ns (51.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.553    -0.864    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X50Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.716 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[24]/Q
                         net (fo=2, routed)           0.257    -0.459    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/p_1_in3_in[4]
    SLICE_X46Y50         LUT5 (Prop_lut5_I4_O)        0.098    -0.361 r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_in0_inferred__1/x[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.361    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/D[16]
    SLICE_X46Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.825    -1.284    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/clk
    SLICE_X46Y50         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[16]/C
                         clock pessimism              0.688    -0.596    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121    -0.475    zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[16]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 zynq_blk_i/TDCchannel_start/U0/counter/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/data_timestamp_start_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_zynq_blk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.108%)  route 0.063ns (30.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.585    -0.832    zynq_blk_i/TDCchannel_start/U0/counter/clk
    SLICE_X23Y21         FDRE                                         r  zynq_blk_i/TDCchannel_start/U0/counter/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.691 r  zynq_blk_i/TDCchannel_start/U0/counter/count_reg[17]/Q
                         net (fo=2, routed)           0.063    -0.628    zynq_blk_i/tdc_control_0/inst/timestampStart[25]
    SLICE_X22Y21         FDSE                                         r  zynq_blk_i/tdc_control_0/inst/data_timestamp_start_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.851    -1.258    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X22Y21         FDSE                                         r  zynq_blk_i/tdc_control_0/inst/data_timestamp_start_reg[25]/C
                         clock pessimism              0.439    -0.819    
    SLICE_X22Y21         FDSE (Hold_fdse_C_D)         0.076    -0.743    zynq_blk_i/tdc_control_0/inst/data_timestamp_start_reg[25]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zynq_blk_clk_wiz_0_0
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         2.857       0.687      RAMB36_X0Y4      zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         2.857       0.687      RAMB36_X0Y5      zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         2.857       0.687      RAMB36_X0Y3      zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         2.857       0.687      RAMB36_X1Y3      zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         2.857       0.687      RAMB36_X1Y4      zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         2.857       1.265      BUFGCTRL_X0Y17   zynq_blk_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.857       1.608      MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X23Y18     zynq_blk_i/TDCchannel_start/U0/counter/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X23Y18     zynq_blk_i/TDCchannel_start/U0/counter/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.857       1.857      SLICE_X23Y18     zynq_blk_i/TDCchannel_start/U0/counter/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.857       210.503    MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X32Y28     zynq_blk_i/proc_rst_clk3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X30Y23     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X32Y28     zynq_blk_i/proc_rst_clk3/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X10Y19     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X10Y19     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X30Y23     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X43Y30     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X43Y30     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X43Y30     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X42Y30     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[9]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X30Y23     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X32Y28     zynq_blk_i/proc_rst_clk3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X10Y19     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X30Y23     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X32Y28     zynq_blk_i/proc_rst_clk3/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.429       0.575      SLICE_X10Y19     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/valid_reg_srl5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X46Y42     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X46Y42     zynq_blk_i/TDCchannel_stop/U0/encoder/Adder_tree/x_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X45Y35     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.429       0.929      SLICE_X45Y35     zynq_blk_i/TDCchannel_start/U0/encoder/Adder_tree/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/RECURSE.NEXT_LEVEL/x_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zynq_blk_clk_wiz_0_0
  To Clock:  clkfbout_zynq_blk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zynq_blk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   zynq_blk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zynq_blk_clk_wiz_0_0
  To Clock:  clk_out1_zynq_blk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.484ns (24.941%)  route 1.457ns (75.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.791     0.051    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y18         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]/C
                         clock pessimism              0.387     0.944    
                         clock uncertainty           -0.073     0.871    
    SLICE_X11Y18         FDCE (Recov_fdce_C_CLR)     -0.331     0.540    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.484ns (24.941%)  route 1.457ns (75.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.791     0.051    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y18         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[2]/C
                         clock pessimism              0.387     0.944    
                         clock uncertainty           -0.073     0.871    
    SLICE_X11Y18         FDCE (Recov_fdce_C_CLR)     -0.331     0.540    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.484ns (24.941%)  route 1.457ns (75.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.791     0.051    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y18         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[3]/C
                         clock pessimism              0.387     0.944    
                         clock uncertainty           -0.073     0.871    
    SLICE_X11Y18         FDCE (Recov_fdce_C_CLR)     -0.331     0.540    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.484ns (24.941%)  route 1.457ns (75.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.791     0.051    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X10Y18         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X10Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[0]/C
                         clock pessimism              0.387     0.944    
                         clock uncertainty           -0.073     0.871    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.258     0.613    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[0]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.484ns (24.941%)  route 1.457ns (75.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.300ns = ( 0.557 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.791     0.051    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X10Y18         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.321     0.557    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X10Y18         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[6]/C
                         clock pessimism              0.387     0.944    
                         clock uncertainty           -0.073     0.871    
    SLICE_X10Y18         FDCE (Recov_fdce_C_CLR)     -0.258     0.613    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[6]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.562%)  route 1.338ns (73.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.672    -0.068    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.331     0.506    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.562%)  route 1.338ns (73.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.672    -0.068    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.331     0.506    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.562%)  route 1.338ns (73.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.672    -0.068    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.331     0.506    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.484ns (26.562%)  route 1.338ns (73.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.302ns = ( 0.555 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.672    -0.068    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.319     0.555    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.355     0.910    
                         clock uncertainty           -0.073     0.837    
    SLICE_X9Y19          FDCE (Recov_fdce_C_CLR)     -0.331     0.506    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@2.857ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.484ns (26.199%)  route 1.363ns (73.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.301ns = ( 0.556 - 2.857 ) 
    Source Clock Delay      (SCD):    -1.890ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.203     1.203    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -5.044 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -3.447    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -3.362 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.472    -1.890    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.379    -1.511 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.666    -0.845    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.105    -0.740 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.697    -0.043    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y19         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      2.857     2.857 r  
    W17                  IBUF                         0.000     2.857 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.090     3.947    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242    -2.295 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    -0.840    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -0.763 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        1.320     0.556    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y19         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/C
                         clock pessimism              0.387     0.943    
                         clock uncertainty           -0.073     0.870    
    SLICE_X11Y19         FDCE (Recov_fdce_C_CLR)     -0.331     0.539    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/tvalid_reg/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.392%)  route 0.519ns (73.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.255ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.243    -0.125    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X15Y20         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.854    -1.255    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X15Y20         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/tvalid_reg/C
                         clock pessimism              0.459    -0.796    
    SLICE_X15Y20         FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    zynq_blk_i/tdc_control_0/inst/tvalid_reg
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.313    -0.055    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.459    -0.795    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.887    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.313    -0.055    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.459    -0.795    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.887    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.313    -0.055    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.459    -0.795    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.887    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.313    -0.055    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDCE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDCE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.459    -0.795    
    SLICE_X9Y19          FDCE (Remov_fdce_C_CLR)     -0.092    -0.887    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.995%)  route 0.589ns (76.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.459ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.313    -0.055    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X9Y19          FDPE                                         f  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X9Y19          FDPE                                         r  zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.459    -0.795    
    SLICE_X9Y19          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.890    zynq_blk_i/tdc_control_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.890    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.229%)  route 0.582ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.306    -0.062    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y17         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.857    -1.252    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y17         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[4]/C
                         clock pessimism              0.439    -0.813    
    SLICE_X11Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.905    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[4]
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.229%)  route 0.582ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.306    -0.062    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y17         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.857    -1.252    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y17         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[5]/C
                         clock pessimism              0.439    -0.813    
    SLICE_X11Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.905    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[5]
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.229%)  route 0.582ns (75.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.306    -0.062    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y17         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.857    -1.252    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y17         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[7]/C
                         clock pessimism              0.439    -0.813    
    SLICE_X11Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.905    zynq_blk_i/tdc_control_0/inst/cnt_burst_calib_reg[7]
  -------------------------------------------------------------------
                         required time                          0.905    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_zynq_blk_clk_wiz_0_0  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns - clk_out1_zynq_blk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.925%)  route 0.591ns (76.075%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.472     0.472    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.971 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.442    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.416 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.587    -0.830    zynq_blk_i/proc_rst_clk3/U0/slowest_sync_clk
    SLICE_X11Y20         FDRE                                         r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.689 r  zynq_blk_i/proc_rst_clk3/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=5, routed)           0.276    -0.413    zynq_blk_i/tdc_control_0/inst/rst_n
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.045    -0.368 f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2/O
                         net (fo=16, routed)          0.315    -0.052    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0
    SLICE_X11Y19         FDCE                                         f  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zynq_blk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.517     0.517    zynq_blk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.714 r  zynq_blk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.138    zynq_blk_i/clk_wiz_0/inst/clk_out1_zynq_blk_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.109 r  zynq_blk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1572, routed)        0.855    -1.254    zynq_blk_i/tdc_control_0/inst/clk
    SLICE_X11Y19         FDCE                                         r  zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg/C
                         clock pessimism              0.439    -0.815    
    SLICE_X11Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.907    zynq_blk_i/tdc_control_0/inst/calibing_flag_r_reg
  -------------------------------------------------------------------
                         required time                          0.907    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.854    





