

================================================================
== Vitis HLS Report for 'M2S_16_8_8_ap_int_128_ap_int_128_s'
================================================================
* Date:           Wed Feb 24 15:50:07 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        batch
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        ?|  6.000 ns|         ?|    2|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_76_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     85|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     266|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     266|    225|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_fu_144_p2                 |         +|   0|  0|  35|          28|           1|
    |ap_block_state10_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_1_fu_150_p2              |      icmp|   0|  0|  18|          28|          28|
    |icmp_ln76_fu_111_p2                |      icmp|   0|  0|  18|          29|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  85|          93|          38|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |fmap_blk_n               |   9|          2|    1|          2|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |rep_reg_100              |   9|          2|   28|         56|
    |s_mem_blk_n              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 140|         29|   37|         83|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |   10|   0|   10|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |fmap_read_reg_161                  |   64|   0|   64|          0|
    |icmp_ln76_1_reg_191                |    1|   0|    1|          0|
    |icmp_ln76_1_reg_191_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln76_reg_166                  |    1|   0|    1|          0|
    |m_read_V_reg_195                   |  128|   0|  128|          0|
    |rep_reg_100                        |   28|   0|   28|          0|
    |start_once_reg                     |    1|   0|    1|          0|
    |trunc_ln76_reg_175                 |   28|   0|   28|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  266|   0|  266|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|  M2S<16, 8, 8, ap_int<128>, ap_int<128> >|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  128|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   16|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  128|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                     gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                     gmem0|       pointer|
|s_mem_din             |  out|  128|     ap_fifo|                                     s_mem|       pointer|
|s_mem_full_n          |   in|    1|     ap_fifo|                                     s_mem|       pointer|
|s_mem_write           |  out|    1|     ap_fifo|                                     s_mem|       pointer|
|fmap_dout             |   in|   64|     ap_fifo|                                      fmap|       pointer|
|fmap_empty_n          |   in|    1|     ap_fifo|                                      fmap|       pointer|
|fmap_read             |  out|    1|     ap_fifo|                                      fmap|       pointer|
|REP                   |   in|   29|     ap_none|                                       REP|        scalar|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%REP_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %REP" [./dma.h:75->deform.cpp:160]   --->   Operation 13 'read' 'REP_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.09ns)   --->   "%fmap_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %fmap" [./dma.h:75->deform.cpp:160]   --->   Operation 14 'read' 'fmap_read' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (1.06ns)   --->   "%icmp_ln76 = icmp_sgt  i29 %REP_read, i29 0" [./dma.h:76->deform.cpp:160]   --->   Operation 15 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%REP_cast_i_i = sext i29 %REP_read" [./dma.h:75->deform.cpp:160]   --->   Operation 19 'sext' 'REP_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %s_mem, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem0, void @empty_27, i32 0, i32 0, void @empty_18, i32 0, i32 2, void @empty_22, void @empty_5, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %.exit, void %.lr.ph.i.i" [./dma.h:76->deform.cpp:160]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i29 %REP_read" [./dma.h:76->deform.cpp:160]   --->   Operation 23 'trunc' 'trunc_ln76' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln76_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %fmap_read, i32 4, i32 63" [./dma.h:76->deform.cpp:160]   --->   Operation 24 'partselect' 'trunc_ln76_1' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i60 %trunc_ln76_1" [./dma.h:76->deform.cpp:160]   --->   Operation 25 'sext' 'sext_ln76' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i128 %gmem0, i64 %sext_ln76" [./dma.h:76->deform.cpp:160]   --->   Operation 26 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 27 [7/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 27 'readreq' 'empty' <Predicate = (icmp_ln76)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 28 [6/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.19>
ST_4 : Operation 29 [5/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.19>
ST_5 : Operation 30 [4/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 31 [3/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.19>
ST_7 : Operation 32 [2/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.19>
ST_8 : Operation 33 [1/7] (2.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %gmem0_addr, i32 %REP_cast_i_i" [./dma.h:76->deform.cpp:160]   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 34 [1/1] (0.48ns)   --->   "%br_ln76 = br void" [./dma.h:76->deform.cpp:160]   --->   Operation 34 'br' 'br_ln76' <Predicate = true> <Delay = 0.48>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%rep = phi i28 %add_ln76, void %.split2.i.i, i28 0, void %.lr.ph.i.i" [./dma.h:76->deform.cpp:160]   --->   Operation 35 'phi' 'rep' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (1.15ns)   --->   "%add_ln76 = add i28 %rep, i28 1" [./dma.h:76->deform.cpp:160]   --->   Operation 36 'add' 'add_ln76' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (1.04ns)   --->   "%icmp_ln76_1 = icmp_eq  i28 %rep, i28 %trunc_ln76" [./dma.h:76->deform.cpp:160]   --->   Operation 37 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_958 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 38 'speclooptripcount' 'empty_958' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76_1, void %.split2.i.i, void %.exit.loopexit" [./dma.h:76->deform.cpp:160]   --->   Operation 39 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.19>
ST_10 : Operation 40 [1/1] (2.19ns)   --->   "%m_read_V = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %gmem0_addr" [./dma.h:78->deform.cpp:160]   --->   Operation 40 'read' 'm_read_V' <Predicate = (!icmp_ln76_1)> <Delay = 2.19> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.09>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [./dma.h:79->deform.cpp:160]   --->   Operation 41 'specpipeline' 'specpipeline_ln79' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [./dma.h:79->deform.cpp:160]   --->   Operation 42 'specloopname' 'specloopname_ln79' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (1.09ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %s_mem, i128 %m_read_V" [/usr/vitis/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (!icmp_ln76_1)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln76_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ s_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ REP]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
REP_read          (read             ) [ 0010000000000]
fmap_read         (read             ) [ 0010000000000]
icmp_ln76         (icmp             ) [ 0011111111111]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
REP_cast_i_i      (sext             ) [ 0001111110000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000]
br_ln76           (br               ) [ 0000000000000]
trunc_ln76        (trunc            ) [ 0001111111110]
trunc_ln76_1      (partselect       ) [ 0000000000000]
sext_ln76         (sext             ) [ 0000000000000]
gmem0_addr        (getelementptr    ) [ 0001111111110]
empty             (readreq          ) [ 0000000000000]
br_ln76           (br               ) [ 0000000011110]
rep               (phi              ) [ 0000000001000]
add_ln76          (add              ) [ 0000000011110]
icmp_ln76_1       (icmp             ) [ 0000000001110]
empty_958         (speclooptripcount) [ 0000000000000]
br_ln76           (br               ) [ 0000000000000]
m_read_V          (read             ) [ 0000000001010]
specpipeline_ln79 (specpipeline     ) [ 0000000000000]
specloopname_ln79 (specloopname     ) [ 0000000000000]
write_ln174       (write            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000011110]
br_ln0            (br               ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="REP">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="REP"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="REP_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="29" slack="0"/>
<pin id="72" dir="0" index="1" bw="29" slack="0"/>
<pin id="73" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="REP_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="fmap_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fmap_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_readreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="29" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="m_read_V_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="128" slack="8"/>
<pin id="91" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read_V/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln174_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="128" slack="0"/>
<pin id="96" dir="0" index="2" bw="128" slack="1"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="100" class="1005" name="rep_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="28" slack="1"/>
<pin id="102" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="rep (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="rep_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="28" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln76_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="29" slack="0"/>
<pin id="113" dir="0" index="1" bw="29" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="REP_cast_i_i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="29" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="REP_cast_i_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln76_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="29" slack="1"/>
<pin id="123" dir="1" index="1" bw="28" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln76_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="60" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="1"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln76_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="sext_ln76_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="60" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="gmem0_addr_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln76_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="28" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln76_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="28" slack="0"/>
<pin id="152" dir="0" index="1" bw="28" slack="7"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/9 "/>
</bind>
</comp>

<comp id="155" class="1005" name="REP_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="29" slack="1"/>
<pin id="157" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="REP_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="fmap_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fmap_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="icmp_ln76_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="170" class="1005" name="REP_cast_i_i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="REP_cast_i_i "/>
</bind>
</comp>

<comp id="175" class="1005" name="trunc_ln76_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="28" slack="7"/>
<pin id="177" dir="1" index="1" bw="28" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln76 "/>
</bind>
</comp>

<comp id="180" class="1005" name="gmem0_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="1"/>
<pin id="182" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="186" class="1005" name="add_ln76_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="28" slack="0"/>
<pin id="188" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="add_ln76 "/>
</bind>
</comp>

<comp id="191" class="1005" name="icmp_ln76_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="m_read_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="1"/>
<pin id="197" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="m_read_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="70" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="136"><net_src comp="124" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="133" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="148"><net_src comp="104" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="104" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="70" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="164"><net_src comp="76" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="169"><net_src comp="111" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="117" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="178"><net_src comp="121" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="183"><net_src comp="137" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="189"><net_src comp="144" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="194"><net_src comp="150" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="88" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="93" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: s_mem | {11 }
 - Input state : 
	Port: M2S<16, 8, 8, ap_int<128>, ap_int<128> > : gmem0 | {2 3 4 5 6 7 8 10 }
	Port: M2S<16, 8, 8, ap_int<128>, ap_int<128> > : fmap | {1 }
	Port: M2S<16, 8, 8, ap_int<128>, ap_int<128> > : REP | {1 }
  - Chain level:
	State 1
	State 2
		sext_ln76 : 1
		gmem0_addr : 2
		empty : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		add_ln76 : 1
		icmp_ln76_1 : 1
		br_ln76 : 2
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln76_fu_111    |    0    |    18   |
|          |    icmp_ln76_1_fu_150   |    0    |    18   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln76_fu_144     |    0    |    35   |
|----------|-------------------------|---------|---------|
|          |   REP_read_read_fu_70   |    0    |    0    |
|   read   |   fmap_read_read_fu_76  |    0    |    0    |
|          |   m_read_V_read_fu_88   |    0    |    0    |
|----------|-------------------------|---------|---------|
|  readreq |    grp_readreq_fu_82    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln174_write_fu_93 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |   REP_cast_i_i_fu_117   |    0    |    0    |
|          |     sext_ln76_fu_133    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln76_fu_121    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|   trunc_ln76_1_fu_124   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    71   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|REP_cast_i_i_reg_170|   32   |
|  REP_read_reg_155  |   29   |
|  add_ln76_reg_186  |   28   |
|  fmap_read_reg_161 |   64   |
| gmem0_addr_reg_180 |   128  |
| icmp_ln76_1_reg_191|    1   |
|  icmp_ln76_reg_166 |    1   |
|  m_read_V_reg_195  |   128  |
|     rep_reg_100    |   28   |
| trunc_ln76_reg_175 |   28   |
+--------------------+--------+
|        Total       |   467  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_82 |  p1  |   2  |  128 |   256  ||    9    |
| grp_readreq_fu_82 |  p2  |   2  |  29  |   58   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   314  ||  0.978  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   71   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   467  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   467  |   89   |
+-----------+--------+--------+--------+
