
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # source flow_variables.tcl
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1818M, PVMEM - 2637M)
Nitro-SoC> # source scr/kit_utils.tcl
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1818M, PVMEM - 2637M)
Nitro-SoC> # load_utils -name nrf_utils 
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::nrf_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/nrf_utils.tcl
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name save_vars
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
  util::save_vars already loaded.  Use -force true to overwrite
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # load_utils -name db_utils
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Loading utility util::db_utils
Nitro-SoC> # source /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/utils/tcl/db_utils.tcl
Nitro-SoC> # create_command -force -name util::update_split_db \
	-script db::update_split_db \
	-desc "Update lib and design DBs to 2.5.  Old DBs will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_split_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_argument -command util::update_split_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # create_command -force -name util::update_lib_db \
	-script db::update_lib_db \
	-desc "Update lib DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_lib_db -name lib_db -type string -required -desc "Name of library DB file."
Nitro-SoC> # create_command -force -name util::update_full_db \
	-script db::update_full_db \
	-desc "Update full design DB to 2.5.  Old DB will be renamed with _deprecated suffix."
Nitro-SoC> # create_argument -command util::update_full_db -name design_db -type string -required  -desc "Name of design DB file."
Nitro-SoC> # config_messages -message_id UI33 -max_message 10
Nitro-SoC> # config_application -cpus $MGC_cpus
Nitro-SoC> # config_timing -cpus $MGC_cpus
Nitro-SoC> # get_top_partition
Nitro-SoC> # config_shell -echo false
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Nitro-SoC> # util::save_vars
Nitro-SoC> # config_shell -echo false
Storing TCL variables as db root property
Nitro-SoC> # check_design 
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                             |
|----------------------+-------+---------+-----------------------------------------------------------------|
| Name                 | Count | Status  | Description                                                     | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed  | Layer has no corresponding parasitics data                      | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed  | No vias at all in non default rule.                             | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| partial_ndr_vias     | 1     | Warning | Not all layers have vias in non default rule.                   | 
|                      |       |         | Use default vias                                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed  | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |         | To avoid unpredictable results please fix the problem by        | 
|                      |       |         | keeping unique names.                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed  | Nondefault rule width is less then default width on the         | 
|                      |       |         | layer                                                           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed  | Nondefault rule spacing is less then required spacing on        | 
|                      |       |         | the layer                                                       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed  | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed  | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed  | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed  | Min area requirement is too big                                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed  | Hole area requirement is too big                                | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed  | Manufacturing grid is too big                                   | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed  | All width and spacing rules on all metal and cut layers must be | 
|                      |       |         | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed  | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed  | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed  | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed  | Size of cut is not defined and can't be determined              | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed  | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed  | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed  | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+---------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed  | Top metal is too wide for routing                               | 
------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 372M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | slow       | 
|          |        |        | fast       | 
|          |        |        | corner_0_0 | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1757M, PVMEM - 2637M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1757M, PVMEM - 2637M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 10000000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 347M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
Routing lib vias have been created
Routing lib vias have been selected
info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:09:43 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '603' data nets
warning UI160: Clear all variables that may contain removed objects.
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 20:09:43 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '0'
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 20:09:43 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)

RRT info: Analyzing existing clock detail routing ...


Clocks total number    : 9
Clocks to global route : 0
Clocks to track route  : 0
Clocks to shield route : 0
Clocks shielded        : 0


RRT info: Performing final routing on all (9) clock nets ...

info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 20:09:43 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (specified) | 9    | 190  | 
|-------------------+------+------|
| To be routed :    | 9    | 190  | 
|-------------------+------+------|
|   - signal        | 9    | 190  | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 0    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 9    | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - clock             | 4    | 
|-----------------------+------|
|   - clock + NDR       | 5    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
RRT info: Set routing priority of '9' clock nets to '100'
RRT info: Stage 'clock' completed successfully
RRT info: User event handler 'after clock' completed successfully
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Tue Jan 3 20:09:44 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 2                          | 
|---------------------------+----------------------------|
| partition                 | fp_mul                     | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


RRT info: Set 'placed' property of '182' clock network cells to 'fixed'
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: GR is complete, will be reused
RRT info: Running incremental GR just to make sure the congestion map is consistent
info UI30: performing global routing on partition fp_mul (started at Tue Jan 3 20:09:44 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small

CapCalc CPUs = 2

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = none
Timing effort     = none

Start repair & refine global routing with  2  CPUs 

info GR11: Skipping net 'CLOCK_slh__n158' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/c[41]' status: 'gr_small'
info GR11: Skipping net 'n_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_103' status: 'gr_small'
info GR11: Skipping net 'mul_start' status: 'gr_small'
info GR11: Skipping net 'n_0_3' status: 'gr_small'
info GR11: Skipping net 'n_0_9' status: 'gr_small'
info GR11: Skipping net 'counter[2]' status: 'gr_small'
info GR11: Skipping net 'n_0_11' status: 'gr_small'
info GR11: Skipping net 'n_0_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_0_17' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_58' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_59' status: 'gr_small'
info GR11: Skipping net 'counter[1]' status: 'gr_small'
info GR11: Skipping net 'n_0_61' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n159' status: 'gr_small'
info GR11: Skipping net 'n_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_0_2' status: 'gr_small'
info GR11: Skipping net 'n_0_83' status: 'gr_small'
info GR11: Skipping net 'n_0_0_7' status: 'gr_small'
info GR11: Skipping net 'n_0_85' status: 'gr_small'
info GR11: Skipping net 'n_0_0_0' status: 'gr_small'
info GR11: Skipping net 'n_0_91' status: 'gr_small'
info GR11: Skipping net 'n_0_93' status: 'gr_small'
info GR11: Skipping net 'n_0_95' status: 'gr_small'
info GR11: Skipping net 'n_0_0_9' status: 'gr_small'
info GR11: Skipping net 'n_0_0_34' status: 'gr_small'
info GR11: Skipping net 'n_0_60' status: 'gr_small'
info GR11: Skipping net 'n_0_96' status: 'gr_small'
info GR11: Skipping net 'n_0_78' status: 'gr_small'
info GR11: Skipping net 'n_0_0_35' status: 'gr_small'
info GR11: Skipping net 'n_0_82' status: 'gr_small'
info GR11: Skipping net 'n_0_0_36' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n163' status: 'gr_small'
info GR11: Skipping net 'n_0_0_24' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n167' status: 'gr_small'
info GR11: Skipping net 'n_0_0_26' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n171' status: 'gr_small'
info GR11: Skipping net 'n_0_0_32' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n183' status: 'gr_small'
info GR11: Skipping net 'n_0_92' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n187' status: 'gr_small'
info GR11: Skipping net 'n_0_0_33' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n191' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n166' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n199' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n170' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[22]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n174' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[16]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n178' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[14]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n182' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[10]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n190' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[2]' status: 'gr_small'
info GR11: Skipping net 'CLOCK_slh__n198' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_3' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_5' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_9' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_11' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/A_r[5]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_13' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_2' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_17' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_4' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_19' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_8' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_21' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_14' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_23' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_20' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[23]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_1_22' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[21]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[19]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[17]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[15]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[22]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[13]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[18]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[11]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[8]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[9]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[6]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[3]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[2]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/i_4/Accumulator1[1]' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_71' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_62' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_67' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_56' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_65' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_54' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_59' status: 'gr_small'
info GR11: Skipping net 'unsigned_seq_multiplier_dut/n_52' status: 'gr_small'
Built 388 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Heap: 1G 728M 136k Elapsed Time: 464658:9:44 CPU Time: 0:0:25
    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:0 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 20:09:44 2023
  
-----------------------------------------------------------------------
|                        Congestion Statistics                        |
|----------------+-------------+------------+-----------+-------------|
|                | X           | Y          | Via       | Total       | 
|----------------+-------------+------------+-----------+-------------|
| Edge Count     | 416         | 432        | 819       | 1667        | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Edges | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Overflow as %  | 0           | 0          | 0         | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Worst          | 0.75        | 0.5        | 0.218182  | 0.75        | 
|----------------+-------------+------------+-----------+-------------|
| Average        | 0.0843204   | 0.0223577  | 0.0303169 | 0.0396075   | 
|----------------+-------------+------------+-----------+-------------|
| Overflow Nodes | 0           | 0          | -1        | 0           | 
|----------------+-------------+------------+-----------+-------------|
| Wire Length    | 1.70906e+07 | 1.3986e+07 | 1225      | 3.10766e+07 | 
-----------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Tue Jan 3 20:09:44 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.11   | 0.32   | 1.39   | 1.39   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.39  | 44.60  | 44.60  | 0.41   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 567.00 | 58.00  | 297.00 | 210.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1225.00 | 781.00 | 440.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 63.76  | 35.92  | 0.33   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:09:44 2023)

Congestion ratio stats: min = 0.02, max = 0.23, mean = 0.11 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 215) 'GR11' messages were written to the session log file
info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
info TDRO: Prepare timing info: derate
info TDRO20: Updating timer ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 347M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 347M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4140 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:44 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4140 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | fp_mul         | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 347M)
RRT info: Retrieving global routing info...
----------------------------------------------------------------------------------
|                        | tr_opt_init                                           | 
|------------------------+-------------------------------------------------------|
| elapsed_time  (min)    | 00h 04m                                               | 
|------------------------+-------------------------------------------------------|
| cpu_time  (min)        | 0.00029166666666666664d 09.86864910777917e-19h 00.0m  | 
|------------------------+-------------------------------------------------------|
| heap_memory  (Mb)      | 1245                                                  | 
|------------------------+-------------------------------------------------------|
| logic_utilization  (%) | 55.62                                                 | 
|------------------------+-------------------------------------------------------|
| WNS  (ps)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| TNS  (ns)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| WHS  (ps)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| THS  (ns)              | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| setup_viols            | 0                                                     | 
|------------------------+-------------------------------------------------------|
| hold_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| slew_viols             | 0                                                     | 
|------------------------+-------------------------------------------------------|
| worst_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| total_slew  (ps)       | 0.0                                                   | 
|------------------------+-------------------------------------------------------|
| overflow_edges         | 0                                                     | 
|------------------------+-------------------------------------------------------|
| overflow_nodes         | 0                                                     | 
|------------------------+-------------------------------------------------------|
| wire_len_total  (mm)   | 3.1                                                   | 
|------------------------+-------------------------------------------------------|
| via_count_total        | 1225                                                  | 
----------------------------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.282867 min: 0.000000 avg: 0.118321
info metal2 layer density max: 0.049058 min: 0.000000 avg: 0.014571
info metal3 layer density max: 0.065686 min: 0.000000 avg: 0.016792
info metal4 layer density max: 0.032400 min: 0.000000 avg: 0.015998
info metal5 layer density max: 0.059757 min: 0.000000 avg: 0.023810
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277925
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 30% 40% 50% 60% 70% 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 356M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 356M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Tue Jan 3 20:09:44 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 384  | 
|-----------------------+------|
|   - no any wires      | 219  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 103 core library pins:
 Ideal   :   103 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 603 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1106
Fixed net vias 15774
Core cells 536
Core cells with unique orientation 82: pin objects 1078, obstructions 582
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 384 nets with global routing
Detected 219 nets without any routing
Detected 567 wires, 1225 vias
Detected 1664 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed      858 of     2570 tested segments in    46 channels. Unresolved     1017 violations and       59 notes
1.001 Changed      549 of     2106 tested segments in    60 channels. Unresolved      703 violations and       76 notes
1.002 Changed      463 of     1655 tested segments in    69 channels. Unresolved      523 violations and       67 notes
1.003 Changed      370 of     1359 tested segments in    69 channels. Unresolved      455 violations and       66 notes
1.004 Changed      294 of     1122 tested segments in    75 channels. Unresolved      390 violations and       62 notes
1.005 Changed      260 of      935 tested segments in    67 channels. Unresolved      348 violations and       65 notes
1.006 Changed      270 of      885 tested segments in    69 channels. Unresolved      325 violations and       67 notes
1.007 Changed      245 of      841 tested segments in    73 channels. Unresolved      305 violations and       63 notes
1.008 Changed      214 of      739 tested segments in    64 channels. Unresolved      280 violations and       70 notes
1.009 Changed      184 of      683 tested segments in    65 channels. Unresolved      251 violations and       72 notes
1.010 Changed      193 of      647 tested segments in    66 channels. Unresolved      237 violations and       82 notes
1.011 Changed      154 of      605 tested segments in    65 channels. Unresolved      217 violations and       84 notes
1.012 Changed      152 of      545 tested segments in    58 channels. Unresolved      203 violations and       85 notes
1.013 Changed      170 of      545 tested segments in    61 channels. Unresolved      196 violations and       87 notes
1.014 Changed      158 of      532 tested segments in    58 channels. Unresolved      181 violations and       83 notes
1.015 Changed      111 of      479 tested segments in    62 channels. Unresolved      166 violations and       81 notes
1.016 Changed       97 of      408 tested segments in    58 channels. Unresolved      162 violations and       81 notes
1.017 Changed      108 of      404 tested segments in    56 channels. Unresolved      152 violations and       85 notes
1.018 Changed      109 of      415 tested segments in    56 channels. Unresolved      147 violations and       87 notes
1.019 Changed      102 of      407 tested segments in    58 channels. Unresolved      135 violations and       90 notes
1.020 Changed       88 of      361 tested segments in    55 channels. Unresolved      133 violations and       89 notes
1.021 Changed       79 of      341 tested segments in    55 channels. Unresolved      125 violations and       88 notes
1.022 Changed       93 of      335 tested segments in    55 channels. Unresolved      121 violations and       91 notes
1.023 Changed       70 of      329 tested segments in    53 channels. Unresolved      115 violations and       91 notes
1.024 Changed       68 of      317 tested segments in    50 channels. Unresolved      112 violations and       92 notes
1.025 Changed       61 of      290 tested segments in    51 channels. Unresolved      109 violations and       92 notes
1.026 Changed       62 of      290 tested segments in    49 channels. Unresolved      110 violations and       94 notes
1.027 Changed       76 of      288 tested segments in    50 channels. Unresolved       96 violations and       94 notes
1.028 Changed       74 of      292 tested segments in    53 channels. Unresolved       97 violations and       94 notes
1.029 Changed       42 of      237 tested segments in    48 channels. Unresolved       83 violations and       99 notes
1.030 Changed       42 of      177 tested segments in    45 channels. Unresolved       87 violations and       96 notes
1.031 Changed       32 of      159 tested segments in    34 channels. Unresolved       84 violations and       94 notes
1.032 Changed       25 of      139 tested segments in    38 channels. Unresolved       82 violations and       92 notes
1.033 Changed        7 of       92 tested segments in    31 channels. Unresolved       74 violations and       95 notes
1.034 Changed        3 of       35 tested segments in    15 channels. Unresolved       73 violations and       96 notes
1.035 Changed        0 of        8 tested segments in     4 channels. Unresolved       73 violations and       96 notes
1.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       73 violations and       96 notes
Result=end(begin): viols=73(1017), notes=96(59)
Cpu time: 00:00:12, Elapsed time: 00:00:09, Memory: 1.8G

Run(2) ...
2.000 Changed       71 of     2607 tested segments in    77 channels. Unresolved       75 violations and       74 notes
2.001 Changed       56 of      307 tested segments in    63 channels. Unresolved       64 violations and       70 notes
2.002 Changed       44 of      243 tested segments in    56 channels. Unresolved       55 violations and       73 notes
2.003 Changed       37 of      179 tested segments in    44 channels. Unresolved       45 violations and       79 notes
2.004 Changed       19 of      123 tested segments in    39 channels. Unresolved       38 violations and       82 notes
2.005 Changed       18 of       86 tested segments in    35 channels. Unresolved       35 violations and       80 notes
2.006 Changed        8 of       79 tested segments in    35 channels. Unresolved       36 violations and       79 notes
2.007 Changed       14 of       71 tested segments in    31 channels. Unresolved       35 violations and       78 notes
2.008 Changed       24 of       87 tested segments in    35 channels. Unresolved       43 violations and       78 notes
2.009 Changed       25 of       89 tested segments in    32 channels. Unresolved       39 violations and       82 notes
2.010 Changed       15 of       78 tested segments in    34 channels. Unresolved       37 violations and       82 notes
2.011 Changed       21 of       71 tested segments in    29 channels. Unresolved       38 violations and       82 notes
2.012 Changed       16 of       78 tested segments in    30 channels. Unresolved       37 violations and       83 notes
2.013 Changed       21 of       77 tested segments in    29 channels. Unresolved       36 violations and       84 notes
2.014 Changed       17 of       81 tested segments in    30 channels. Unresolved       39 violations and       85 notes
2.015 Changed       23 of       83 tested segments in    33 channels. Unresolved       37 violations and       86 notes
2.016 Changed       20 of       90 tested segments in    33 channels. Unresolved       39 violations and       86 notes
2.017 Changed       25 of       93 tested segments in    32 channels. Unresolved       42 violations and       85 notes
2.018 Changed       19 of       98 tested segments in    34 channels. Unresolved       42 violations and       83 notes
2.019 Changed       21 of       84 tested segments in    31 channels. Unresolved       42 violations and       84 notes
2.020 Changed       13 of       88 tested segments in    32 channels. Unresolved       40 violations and       84 notes
2.021 Changed       16 of       82 tested segments in    32 channels. Unresolved       39 violations and       86 notes
2.022 Changed        9 of       77 tested segments in    31 channels. Unresolved       34 violations and       87 notes
2.023 Changed       12 of       65 tested segments in    29 channels. Unresolved       34 violations and       88 notes
2.024 Changed        7 of       67 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.025 Changed        9 of       63 tested segments in    30 channels. Unresolved       34 violations and       87 notes
2.026 Changed        6 of       64 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.027 Changed        8 of       63 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.028 Changed        4 of       63 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.029 Changed        8 of       61 tested segments in    29 channels. Unresolved       34 violations and       87 notes
2.030 Changed        6 of       67 tested segments in    30 channels. Unresolved       30 violations and       87 notes
2.031 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.032 Changed        1 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.033 Changed        3 of       46 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.034 Changed        0 of       38 tested segments in    24 channels. Unresolved       29 violations and       87 notes
2.035 Changed        0 of        6 tested segments in     6 channels. Unresolved       29 violations and       87 notes
2.036 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.037 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.038 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.039 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.040 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.041 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.042 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.043 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.044 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.045 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.046 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.047 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.048 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.049 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.050 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.051 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.052 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.053 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.054 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.055 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.056 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.057 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.058 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.059 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.060 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.061 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.062 Changed        0 of        4 tested segments in     4 channels. Unresolved       29 violations and       87 notes
2.063 Changed        0 of        1 tested segments in     1 channels. Unresolved       29 violations and       87 notes
2.064 Changed        0 of        0 tested segments in     0 channels. Unresolved       29 violations and       87 notes
Result=end(begin): viols=29(75), notes=87(74)
Cpu time: 00:00:05, Elapsed time: 00:00:04, Memory: 1.8G

Write routing ...
M1: 1657 vias and 171 wires with length 0.122 (0.003 in non-prefer direction)
M2: 2748 vias and 2298 wires with length 1.875 (0.059 in non-prefer direction)
M3: 231 vias and 1595 wires with length 2.445 (0.015 in non-prefer direction)
M4: 137 vias and 96 wires with length 0.088 (0.006 in non-prefer direction)
M5: 2 vias and 77 wires with length 0.338 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 4775 vias and 4238 wires with length 4.870 (0.083 in non-prefer direction)

Total 29 violated segments:
Viol: Stat short - 17
Viol: Stat spacing - 3
Viol: Diffnet short - 1
Viol: Samenet spacing - 8

Total 87 notes:
Note: Offgrid - 34
Note: Fork - 2
Note: Split - 27
Note: Segment orientation - 24

Info: Via overhang - 24
Info: Detour - 5
info UI33: performed track routing for 13 sec (CPU time: 17 sec; MEM: RSS - 358M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 358M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 358M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 358M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 358M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 358M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120681
info metal2 layer density max: 0.135668 min: 0.000000 avg: 0.053714
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064093
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019541
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035665
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:59 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:59 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                         | 
|------------------------+------------------------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 00m                             | 
|------------------------+------------------------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.00029166666666666664d 09.86864910777917e-19h00.0m  | 0.0002152777777777778d 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                                | 
|------------------------+------------------------------------------------------+-------------------------------------|
| logic_utilization  (%) | 55.62                                                | 55.62                               | 
|------------------------+------------------------------------------------------+-------------------------------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| THS  (ns)              | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| setup_viols            | 0                                                    | 0                                   | 
|------------------------+------------------------------------------------------+-------------------------------------|
| hold_viols             | 0                                                    | 0                                   | 
|------------------------+------------------------------------------------------+-------------------------------------|
| slew_viols             | 0                                                    | 0                                   | 
|------------------------+------------------------------------------------------+-------------------------------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| overflow_edges         | 0                                                    |                                     | 
|------------------------+------------------------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                                    |                                     | 
|------------------------+------------------------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 3.1                                                  | 6.5                                 | 
|------------------------+------------------------------------------------------+-------------------------------------|
| via_count_total        | 1225                                                 | 5759                                | 
-----------------------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%
info DUM207: update_cell_density_map: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: update_cell_density_map: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.

Info: Cell density rectangles with ZERO-CAPACITY = 11
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 36 objects 
      --- get_objects cell_density_rect -of [get_objects cell_density_map] - --->
0     |====================================================================== 11
3.75  | 0
7.5   | 0
11.25 | 0
15    | 0
18.75 | 0
22.5  | 0
26.25 | 0
30    | 0
33.75 | 0
37.5  |============ 2
41.25 |====== 1
45    |============ 2
48.75 |========================= 4
52.5  |========================= 4
56.25 |========================= 4
60    |========================= 4
63.75 |====== 1
67.5  | 0
71.25 |=================== 3
75    |
      V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:09:59 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:09:59 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                          | tr_opt_tr_0                        | tr_opt_drc_0 | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| elapsed_time  (min)    | 00h 04m                                              | 00h 00m                            | 00h 00m      | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h 00.0m  | 0.0002152777777777778d 00.0h00.0m  | 00.0h 00.0m  | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| heap_memory  (Mb)      | 1245                                                 | 1245                               | 1245         | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| logic_utilization  (%) | 55.62                                                | 55.62                              | 55.62        | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| WNS  (ps)              | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| TNS  (ns)              | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| WHS  (ps)              | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| THS  (ns)              | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| setup_viols            | 0                                                    | 0                                  | 0            | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| hold_viols             | 0                                                    | 0                                  | 0            | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| slew_viols             | 0                                                    | 0                                  | 0            | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| worst_slew  (ps)       | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| total_slew  (ps)       | 0.0                                                  | 0.0                                | 0.0          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| overflow_edges         | 0                                                    |                                    |              | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| overflow_nodes         | 0                                                    |                                    |              | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| wire_len_total  (mm)   | 3.1                                                  | 6.5                                | 6.5          | 
|------------------------+------------------------------------------------------+------------------------------------+--------------|
| via_count_total        | 1225                                                 | 5759                               | 5759         | 
-------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:09:59 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:09:59 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
---------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| elapsed_time  (min)    | 00h 04m                                             | 00h 00m                            | 00h 00m      | 00h 00m      | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h00.0m  | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| heap_memory  (Mb)      | 1245                                                | 1245                               | 1245         | 1245         | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| logic_utilization  (%) | 55.62                                               | 55.62                              | 55.62        | 55.62        | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| WNS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| TNS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| WHS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| THS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| setup_viols            | 0                                                   | 0                                  | 0            | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| hold_viols             | 0                                                   | 0                                  | 0            | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| slew_viols             | 0                                                   | 0                                  | 0            | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| overflow_edges         | 0                                                   |                                    |              |              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| overflow_nodes         | 0                                                   |                                    |              |              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| wire_len_total  (mm)   | 3.1                                                 | 6.5                                | 6.5          | 6.5          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------|
| via_count_total        | 1225                                                | 5759                               | 5759         | 5759         | 
---------------------------------------------------------------------------------------------------------------------------------------------------


info RPT: Saving properties of path groups
info RPT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 973350
info LP: The total power for corner_0_0 corner: 973350
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:09:59 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   719002 |    230589 |  |  949592 |   23759 |  | 973350 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   719002 |    162640 |  |  881642 |   23759 |  | 905401 |   93.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    49762 |     14577 |  |   64339 |     665 |  |  65004 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   669225 |    148063 |  |  817288 |   23094 |  | 840382 |   86.34 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   112974 |     95927 |  |  208901 |    9264 |  | 218164 |   22.41 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   556239 |     52136 |  |  608375 |   13831 |  | 622206 |   63.92 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     67949 |  |   67949 |         |  |  67949 |    6.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     38215 |  |   38215 |         |  |  38215 |    3.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     37656 |  |   37656 |         |  |  37656 |    3.87 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29734 |  |   29734 |         |  |  29734 |    3.05 | 
------------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:09:59 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:09:59 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

info OPT226: Running optimization with 2 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:624k]
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT10: optimized 1 targets
SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT9: total 1 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:697m:624k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1757M, PVMEM - 2637M)
WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:09:59 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:09:59 2023
  
------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total  | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Entire design      |   719002 |    230589 |  |  949592 |   23759 |  | 973350 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all cells |   719002 |    162640 |  |  881642 |   23759 |  | 905401 |   93.02 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock cells      |    49762 |     14577 |  |   64339 |     665 |  |  65004 |    6.68 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data cells       |   669225 |    148063 |  |  817288 |   23094 |  | 840382 |   86.34 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Combinational  |   112974 |     95927 |  |  208901 |    9264 |  | 218164 |   22.41 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Registers      |   556239 |     52136 |  |  608375 |   13831 |  | 622206 |   63.92 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |      0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|                    |          |           |  |         |         |  |        |         | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
| Power of all nets  |          |     67949 |  |   67949 |         |  |  67949 |    6.98 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Clock nets       |          |     38215 |  |   38215 |         |  |  38215 |    3.93 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|     Clock leaves   |          |     37656 |  |   37656 |         |  |  37656 |    3.87 | 
|--------------------+----------+-----------+--+---------+---------+--+--------+---------|
|   Data nets        |          |     29734 |  |   29734 |         |  |  29734 |    3.05 | 
------------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:09:59 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0 | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| elapsed_time  (min)    | 00h 04m                                             | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m        | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h00.0m  | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| heap_memory  (Mb)      | 1245                                                | 1245                               | 1245         | 1245         | 1245           | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| logic_utilization  (%) | 55.62                                               | 55.62                              | 55.62        | 55.62        | 55.62          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| WNS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| TNS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| WHS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| THS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| setup_viols            | 0                                                   | 0                                  | 0            | 0            | 0              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| hold_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| slew_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| overflow_edges         | 0                                                   |                                    |              |              |                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| overflow_nodes         | 0                                                   |                                    |              |              |                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| wire_len_total  (mm)   | 3.1                                                 | 6.5                                | 6.5          | 6.5          | 6.5            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------|
| via_count_total        | 1225                                                | 5759                               | 5759         | 5759         | 5759           | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:10:00 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:00 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:10:00 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

INFO :: Running optimization in MEDIUM effort level
warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:00 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| elapsed_time  (min)    | 00h 04m                                             | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m        | 00h 00m      | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h00.0m  | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| heap_memory  (Mb)      | 1245                                                | 1245                               | 1245         | 1245         | 1245           | 1245         | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| logic_utilization  (%) | 55.62                                               | 55.62                              | 55.62        | 55.62        | 55.62          | 55.62        | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| WNS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| TNS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| WHS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| THS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| setup_viols            | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| hold_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| slew_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| overflow_edges         | 0                                                   |                                    |              |              |                |              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| overflow_nodes         | 0                                                   |                                    |              |              |                |              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| wire_len_total  (mm)   | 3.1                                                 | 6.5                                | 6.5          | 6.5          | 6.5            | 6.5          | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------|
| via_count_total        | 1225                                                | 5759                               | 5759         | 5759         | 5759           | 5759         | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:10:00 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:00 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:10:00 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-114.0 WHS:0 THS:0 THDD:-70.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.949592 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:00 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                        | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0                      | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| elapsed_time  (min)    | 00h 04m                                             | 00h 00m                            | 00h 00m      | 00h 00m      | 00h 00m        | 00h 00m      | 00h 00m                            | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h00.0m  | 0.0002152777777777778d00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m  | 00.0h 00.0m    | 00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| heap_memory  (Mb)      | 1245                                                | 1245                               | 1245         | 1245         | 1245           | 1245         | 1245                               | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| logic_utilization  (%) | 55.62                                               | 55.62                              | 55.62        | 55.62        | 55.62          | 55.62        | 55.62                              | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| WNS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| TNS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| WHS  (ps)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| THS  (ns)              | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| setup_viols            | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 0                                  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| hold_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 0                                  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| slew_viols             | 0                                                   | 0                                  | 0            | 0            | 0              | 0            | 0                                  | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                                | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| overflow_edges         | 0                                                   |                                    |              |              |                |              |                                    | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| overflow_nodes         | 0                                                   |                                    |              |              |                |              |                                    | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| wire_len_total  (mm)   | 3.1                                                 | 6.5                                | 6.5          | 6.5          | 6.5            | 6.5          | 6.5                                | 
|------------------------+-----------------------------------------------------+------------------------------------+--------------+--------------+----------------+--------------+------------------------------------|
| via_count_total        | 1225                                                | 5759                               | 5759         | 5759         | 5759           | 5759         | 5759                               | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 20:10:01 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 119 cut rows, with average utilization 29.8675%, utilization with cell bloats 29.8675%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 355, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 355                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 20:10:01 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 631        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 1         | 3    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 9          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 379M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120681
info metal2 layer density max: 0.135668 min: 0.000000 avg: 0.053714
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064093
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019541
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035665
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:01 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
---------------------------------------------------------------------------------
|              MCMM variability report for design 'fp_mul' (nano)               |
|-----------------------+--------+--------+---------+--------+--------+---------|
|                       | WNS    | TNS    | #Endpts | WHS    | THS    | #Endpts | 
|-----------------------+--------+--------+---------+--------+--------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | 0.0220 | 0.0000 | 0       | 
---------------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 2216 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 380M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition fp_mul (started at Tue Jan 3 20:10:01 2023)
Starting route_track for technology class A
Settings initialization ...
---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 603  | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 103 core library pins:
 Ideal   :   103 pins (via ongrid,  completely inside of pin)
 Good    :     0 pins (via ongrid,  no violations)
 Offgrid :     0 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/950, Y: 1400/700
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Initialization ...
Global grid size 13 rows x 9 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 603 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 260X x 360Y
M2:   vertical grid 260X x 360Y
M3: horizontal grid 426X x 360Y
M4:   vertical grid 176X x 360Y
M5: horizontal grid 176X x 180Y
M6:   vertical grid 176X x 234Y
M7: horizontal grid 229X x 63Y
M8:   vertical grid 62X x 63Y
M9: horizontal grid 62X x 31Y
M10:   vertical grid 31X x 31Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Reading design data ...
Fixed net wires 1106
Fixed net vias 15774
Core cells 536
Core cells with unique orientation 82: pin objects 1078, obstructions 582
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 99, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 219 nets with detail routing
Detected 384 nets with mixed global and detail routing
Detected 4805 wires, 6000 vias
Detected 1664 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 done
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) ...
1.000 Changed        0 of     4417 tested segments in    84 channels. Unresolved       29 violations and       87 notes
1.001 Changed        0 of      134 tested segments in    50 channels. Unresolved       29 violations and       87 notes
1.002 Changed        0 of       50 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.003 Changed        7 of       49 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.004 Changed        7 of       50 tested segments in    28 channels. Unresolved       32 violations and       87 notes
1.005 Changed        6 of       55 tested segments in    29 channels. Unresolved       34 violations and       87 notes
1.006 Changed       12 of       57 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.007 Changed        8 of       55 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.008 Changed       16 of       57 tested segments in    27 channels. Unresolved       35 violations and       87 notes
1.009 Changed       17 of       64 tested segments in    30 channels. Unresolved       35 violations and       87 notes
1.010 Changed       17 of       63 tested segments in    31 channels. Unresolved       37 violations and       87 notes
1.011 Changed       14 of       63 tested segments in    32 channels. Unresolved       35 violations and       87 notes
1.012 Changed       13 of       64 tested segments in    31 channels. Unresolved       35 violations and       87 notes
1.013 Changed       14 of       63 tested segments in    32 channels. Unresolved       34 violations and       87 notes
1.014 Changed       13 of       61 tested segments in    31 channels. Unresolved       36 violations and       87 notes
1.015 Changed       11 of       62 tested segments in    32 channels. Unresolved       33 violations and       87 notes
1.016 Changed       18 of       62 tested segments in    29 channels. Unresolved       35 violations and       89 notes
1.017 Changed       17 of       62 tested segments in    30 channels. Unresolved       34 violations and       87 notes
1.018 Changed       17 of       64 tested segments in    29 channels. Unresolved       34 violations and       87 notes
1.019 Changed       11 of       59 tested segments in    28 channels. Unresolved       33 violations and       87 notes
1.020 Changed       15 of       59 tested segments in    29 channels. Unresolved       32 violations and       87 notes
1.021 Changed       11 of       61 tested segments in    27 channels. Unresolved       34 violations and       87 notes
1.022 Changed       13 of       67 tested segments in    30 channels. Unresolved       29 violations and       87 notes
1.023 Changed       11 of       56 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.024 Changed       12 of       54 tested segments in    30 channels. Unresolved       30 violations and       87 notes
1.025 Changed        8 of       58 tested segments in    27 channels. Unresolved       31 violations and       87 notes
1.026 Changed        8 of       53 tested segments in    29 channels. Unresolved       30 violations and       87 notes
1.027 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.028 Changed        8 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.029 Changed        5 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
1.030 Changed        6 of       46 tested segments in    26 channels. Unresolved       29 violations and       87 notes
1.031 Changed        3 of       45 tested segments in    27 channels. Unresolved       29 violations and       87 notes
1.032 Changed        8 of       40 tested segments in    25 channels. Unresolved       29 violations and       87 notes
1.033 Changed        1 of       44 tested segments in    26 channels. Unresolved       30 violations and       87 notes
1.034 Changed        0 of       30 tested segments in    18 channels. Unresolved       30 violations and       87 notes
1.035 Changed        0 of        3 tested segments in     3 channels. Unresolved       30 violations and       87 notes
1.036 Changed        0 of        1 tested segments in     1 channels. Unresolved       30 violations and       87 notes
1.037 Changed        0 of        0 tested segments in     0 channels. Unresolved       30 violations and       87 notes
Result=end(begin): viols=30(29), notes=87(87)
Cpu time: 00:00:03, Elapsed time: 00:00:01, Memory: 1.8G

Run(2) ...
2.000 Changed        5 of      231 tested segments in    56 channels. Unresolved       31 violations and       87 notes
2.001 Changed       12 of      141 tested segments in    51 channels. Unresolved       29 violations and       87 notes
2.002 Changed        5 of      136 tested segments in    50 channels. Unresolved       29 violations and       87 notes
2.003 Changed       10 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.004 Changed        3 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.005 Changed        8 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.006 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.007 Changed        9 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.008 Changed        2 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.009 Changed        9 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.010 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.011 Changed       11 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.012 Changed        3 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.013 Changed       11 of       51 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.014 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.015 Changed       12 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.016 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.017 Changed       12 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.018 Changed        4 of       52 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.019 Changed       10 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.020 Changed        4 of       51 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.021 Changed        8 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.022 Changed        6 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.023 Changed        9 of       51 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.024 Changed        4 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.025 Changed       10 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.026 Changed        4 of       51 tested segments in    30 channels. Unresolved       29 violations and       87 notes
2.027 Changed        8 of       51 tested segments in    29 channels. Unresolved       30 violations and       87 notes
2.028 Changed        4 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.029 Changed        7 of       49 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.030 Changed        5 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.031 Changed        8 of       50 tested segments in    29 channels. Unresolved       29 violations and       87 notes
2.032 Changed        4 of       54 tested segments in    31 channels. Unresolved       29 violations and       87 notes
2.033 Changed        7 of       46 tested segments in    28 channels. Unresolved       29 violations and       87 notes
2.034 Changed        0 of       43 tested segments in    27 channels. Unresolved       29 violations and       87 notes
2.035 Changed        0 of        0 tested segments in     0 channels. Unresolved       29 violations and       87 notes
Result=end(begin): viols=29(31), notes=87(87)
Cpu time: 00:00:03, Elapsed time: 00:00:03, Memory: 1.8G

Run(3) ...
3.000 Changed        5 of      211 tested segments in    53 channels. Unresolved       29 violations and       87 notes
3.001 Changed        5 of      137 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.002 Changed        4 of      133 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.003 Changed        7 of      136 tested segments in    50 channels. Unresolved       29 violations and       87 notes
3.004 Changed        5 of       48 tested segments in    27 channels. Unresolved       29 violations and       87 notes
3.005 Changed        6 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.006 Changed        5 of       47 tested segments in    27 channels. Unresolved       29 violations and       87 notes
3.007 Changed        8 of       50 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.008 Changed        6 of       48 tested segments in    27 channels. Unresolved       30 violations and       87 notes
3.009 Changed       13 of       52 tested segments in    29 channels. Unresolved       28 violations and       87 notes
3.010 Changed        8 of       56 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.011 Changed       11 of       53 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.012 Changed       10 of       54 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.013 Changed       10 of       54 tested segments in    28 channels. Unresolved       30 violations and       87 notes
3.014 Changed       12 of       53 tested segments in    30 channels. Unresolved       30 violations and       87 notes
3.015 Changed       11 of       56 tested segments in    28 channels. Unresolved       30 violations and       87 notes
3.016 Changed       11 of       56 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.017 Changed       11 of       54 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.018 Changed        6 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.019 Changed       11 of       53 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.020 Changed        8 of       54 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.021 Changed       15 of       56 tested segments in    28 channels. Unresolved       29 violations and       88 notes
3.022 Changed        5 of       55 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.023 Changed        9 of       48 tested segments in    27 channels. Unresolved       29 violations and       88 notes
3.024 Changed        4 of       54 tested segments in    29 channels. Unresolved       30 violations and       87 notes
3.025 Changed       10 of       50 tested segments in    27 channels. Unresolved       29 violations and       88 notes
3.026 Changed        6 of       55 tested segments in    29 channels. Unresolved       29 violations and       87 notes
3.027 Changed        9 of       53 tested segments in    29 channels. Unresolved       29 violations and       88 notes
3.028 Changed        5 of       52 tested segments in    28 channels. Unresolved       29 violations and       87 notes
3.029 Changed       13 of       50 tested segments in    29 channels. Unresolved       29 violations and       88 notes
3.030 Changed        5 of       53 tested segments in    27 channels. Unresolved       30 violations and       87 notes
3.031 Changed       11 of       46 tested segments in    25 channels. Unresolved       29 violations and       88 notes
3.032 Changed        6 of       55 tested segments in    27 channels. Unresolved       31 violations and       87 notes
3.033 Changed        8 of       46 tested segments in    25 channels. Unresolved       30 violations and       88 notes
3.034 Changed        2 of       49 tested segments in    24 channels. Unresolved       35 violations and       88 notes
3.035 Changed        0 of       10 tested segments in     4 channels. Unresolved       33 violations and       89 notes
3.036 Changed        0 of        0 tested segments in     0 channels. Unresolved       33 violations and       89 notes
Result=end(begin): viols=33(29), notes=89(87)
Drc convergence rate is -14%
Not enough improvement on this run. Stop.
Cpu time: 00:00:05, Elapsed time: 00:00:04, Memory: 1.8G

Write routing ...
M1: 1657 vias and 172 wires with length 0.120 (0.003 in non-prefer direction)
M2: 2749 vias and 2299 wires with length 1.875 (0.059 in non-prefer direction)
M3: 233 vias and 1596 wires with length 2.450 (0.015 in non-prefer direction)
M4: 139 vias and 98 wires with length 0.090 (0.005 in non-prefer direction)
M5: 2 vias and 78 wires with length 0.338 (0.000 in non-prefer direction)
M6: 0 vias and 1 wires with length 0.002 (0.000 in non-prefer direction)
M7: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M8: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 4780 vias and 4244 wires with length 4.875 (0.082 in non-prefer direction)

Total 33 violated segments:
Viol: Stat short - 16
Viol: Stat spacing - 3
Viol: Twist short - 2
Viol: Diffnet short - 1
Viol: Diffnet spacing - 1
Viol: Samenet spacing - 10

Total 89 notes:
Note: Offgrid - 37
Note: Fork - 3
Note: Split - 26
Note: Segment orientation - 23

Info: Via overhang - 23
Info: Detour - 5
info UI33: performed track routing for 8 sec (CPU time: 10 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'fp_mul'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120655
info metal2 layer density max: 0.135454 min: 0.000000 avg: 0.053722
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064184
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019602
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035658
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:11 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
RRT info: Retrieving timing info...
info UI33: performed quality of results report for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 382M)
RRT info: Retrieving detail routing info...
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                                         | tr_opt_tr_0                       | tr_opt_drc_0 | tr_opt_tns_0 | tr_opt_power_0 | tr_opt_wns_0 | tr_opt_hold_0                     | tr_opt_tr_1                       | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 04m                                             | 00h 00m                           | 00h 00m      | 00h 00m      | 00h 00m        | 00h 00m      | 00h 00m                           | 00h 00m                           | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.00029166666666666664d09.86864910777917e-19h00.0m  | 0.0002152777777777778d00.0h 00.0m | 00.0h00.0m   | 00.0h00.0m   | 00.0h00.0m     | 00.0h00.0m   | 1.3888888888888888e-5d00.0h 00.0m | 0.0001388888888888889d00.0h 00.0m | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1245                                                | 1245                              | 1245         | 1245         | 1245           | 1245         | 1245                              | 1245                              | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| logic_utilization  (%) | 55.62                                               | 55.62                             | 55.62        | 55.62        | 55.62          | 55.62        | 55.62                             | 55.62                             | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| WNS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| TNS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| WHS  (ps)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| THS  (ns)              | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| setup_viols            | 0                                                   | 0                                 | 0            | 0            | 0              | 0            | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| hold_viols             | 0                                                   | 0                                 | 0            | 0            | 0              | 0            | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| slew_viols             | 0                                                   | 0                                 | 0            | 0            | 0              | 0            | 0                                 | 0                                 | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| worst_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| total_slew  (ps)       | 0.0                                                 | 0.0                               | 0.0          | 0.0          | 0.0            | 0.0          | 0.0                               | 0.0                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| overflow_edges         | 0                                                   |                                   |              |              |                |              |                                   |                                   | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| overflow_nodes         | 0                                                   |                                   |              |              |                |              |                                   |                                   | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 3.1                                                 | 6.5                               | 6.5          | 6.5          | 6.5            | 6.5          | 6.5                               | 6.5                               | 
|------------------------+-----------------------------------------------------+-----------------------------------+--------------+--------------+----------------+--------------+-----------------------------------+-----------------------------------|
| via_count_total        | 1225                                                | 5759                              | 5759         | 5759         | 5759           | 5759         | 5759                              | 5764                              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 20:10:11 2023)
Start Final Routing in simple DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Longest open in net 'VSS' of length=2800
Total opens=3 (nets=1)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=16
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (3/3): opens (3->0), viols (16->18)
Result=end(begin): opens=0(3), viols=18(16)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (10/10): viols (18->3)
Result=end(begin): opens=0(0), viols=3(18)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(5) 'Objective: fix easy violations' OS_A_1(1,3)_M16_SO_C150  ...
complete (1/1): viols (3->0)
Result=end(begin): opens=0(0), viols=0(3)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Routing windows accepted: 14 rejected: 0
Finish Final Routing ...

Changed nets: 15 (2%)
Saving routing in 'eco' mode ...

Number of touched nets: 15
Number of changed nets: 15

3 nets (1 clocks) have got their timing invalidated
6 changed nets have not been invalidated because of the slack threshold
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1818M, PVMEM - 2637M, PRSS - 387M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1818M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'true'
info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------
|           Nets statistics           |
|-----------------------+------+------|
|                       | Nets | Pins | 
|-----------------------+------+------|
| Total (partition)     | 642  | 1857 | 
|-----------------------+------+------|
| To be routed :        | 603  | 1664 | 
|-----------------------+------+------|
|   - signal            | 603  | 1664 | 
|-----------------------+------+------|
| To be skipped :       | 39   | 193  | 
|-----------------------+------+------|
|   - marked dont_route | 9    | 190  | 
|-----------------------+------+------|
|   - less 2 pins       | 29   | 0    | 
|-----------------------+------+------|
|   - tieoff            | 1    | 3    | 
---------------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 603  | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.298124 min: 0.000000 avg: 0.120549
info metal2 layer density max: 0.141987 min: 0.000000 avg: 0.053771
info metal3 layer density max: 0.188314 min: 0.000000 avg: 0.064190
info metal4 layer density max: 0.042914 min: 0.000000 avg: 0.019602
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.035613
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.277979
info metal7 layer density max: 0.046095 min: 0.018495 avg: 0.025008
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018823
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:12 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 388M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
-----------------------------------------------------------------------------
|            MCMM variability report for design 'fp_mul' (nano)             |
|-----------------------+--------+--------+---------+------+------+---------|
|                       | WNS    | TNS    | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+--------+--------+---------+------+------+---------|
| new_mode (corner_0_0) | 0.4210 | 0.0000 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0000 to 0.0000

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 20:10:12 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=9
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
Skipped

Run(4) 'Objective: fix easy violations' OS_A_1(1,2)_M8_SA_C50  ...
complete (4/4): viols (9->0)
Result=end(begin): opens=0(0), viols=0(9)
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Check routing ...
Check opens ...
Total opens=0 (nets=0)


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 6 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 6
Number of changed nets: 6

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 392M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 20:10:13 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 387M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 612 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 20:10:14 2023
  
------------------------------------------------------------------------------------------------------
|                                     DFM via replacement report                                     |
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5   | via6   | via7   | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Checked vias      | 5650  | 1858  | 3102  | 347   | 231   | 39     | 40     | 33     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias     | 5021  | 1425  | 2917  | 338   | 229   | 39     | 40     | 33     | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+--------+--------+--------+------+------|
| Replaced vias (%) | 88.87 | 76.70 | 94.04 | 97.41 | 99.13 | 100.00 | 100.00 | 100.00 | 0.00 | 0.00 | 
------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 5.75   | 1.86  | 3.17  | 0.35  | 0.25  | 0.05  | 0.04   | 0.04  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.29 | 55.04 | 6.03  | 4.36  | 0.82  | 0.70   | 0.76  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.74  | 23.30 | 7.89  | 2.59  | 8.76  | 17.02 | 0.00   | 25.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.26  | 76.70 | 92.11 | 97.41 | 91.24 | 82.98 | 100.00 | 75.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 1 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 395M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Tue Jan 3 20:10:14 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 395M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1757M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 173 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 May be optimized (sized) during optimization 

Clearing dont_modify property from 12 clock nets
Clearing dont_route property from 12 clock nets

All Clock networks set for partition fp_mul.

warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:10:15 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:15 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:10:15 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:15 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
warning OPT307: Limited number of parallel processes in optimization to 2 based on application settings (requested 4 processes).
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:10:15 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:15 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:10:15 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

warning OPT228: Design has SI enabled, multi-threaded optimization is skipped as it is currently not supported with SI.

WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59
info OPT227: Small number of overlapping cells expected after this whitespace driven optimize call. Run place_detail to legalize.
WNS:0 TNS:0 TNDD:-81.0 WHS:0 THS:0 THDD:-35.0 SLEW:0 CAP:0.0 LEAKAGE:0.023759 DYNAMIC:0.957415 AREA:1252.59

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:10:15 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 5     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 536   | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 28    | 5.22       | 
| Inverters      | 41    | 7.64       | 
| Registers      | 176   | 32.83      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 26.67      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 536   | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1252.59                | 55.62           | 
| Buffers, Inverters | 46.284                 | 2.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 633   | 100        | 
| Orphaned        | 30    | 4.73       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 384   | 60.66      | 
| 2 Fanouts       | 148   | 23.38      | 
| 3-30 Fanouts    | 70    | 11.05      | 
| 30-127 Fanouts  | 1     | 0.15       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 25 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 20:10:15 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 528 movable and 8 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 41 cut rows, with average utilization 55.0974%, utilization with cell bloats 55.0974%.
warning Too many high priority cells. They will not be preplaced.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP164: None of 173 fixed-origin cells were moved.
info DP111: Legalization summary: total movable cells: 528, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 528                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'fp_mul':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 12    | 
|-------------------------------+-------|
| Total Sequential cells        | 173   | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 8     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 8     | 
-----------------------------------------


Found 8 pre-existing "fixed" Clock Tree Elements (buff+inv+comb)
 8 Clock Tree Elements (buff+inv+comb):
 Will be dont_modify for optimization

RRT info: Found 0 pre-existing "fixed" Sequential leaf cells of clock networks
 173 Sequential leaf cells of clock networks :
 Will be dont_modify for optimization


All Clock networks set for partition fp_mul.

info CHK10: Checking placement...
info Found 355 movable and 181 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: fp_mul; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition fp_mul:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 20:10:15 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 20:10:15 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Tue Jan 3 20:10:15 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 640        | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI34: no objects were found for '*'
RRT info: Good news! There are no open nets.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 380M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 2 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   27 with    108 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 612  | 1854 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
| To be skipped :   | 30   | 3    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 494000 504000)
info Using 2 cpu(s)
Creating density maps...
info metal1 layer density max: 0.311718 min: 0.000000 avg: 0.123571
info metal2 layer density max: 0.170604 min: 0.000000 avg: 0.066076
info metal3 layer density max: 0.200655 min: 0.000000 avg: 0.069349
info metal4 layer density max: 0.057486 min: 0.000000 avg: 0.022779
info metal5 layer density max: 0.117114 min: 0.000000 avg: 0.036290
info metal6 layer density max: 0.500000 min: 0.000000 avg: 0.278334
info metal7 layer density max: 0.048075 min: 0.020000 avg: 0.028273
info metal8 layer density max: 0.066800 min: 0.000000 avg: 0.018694
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 9 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 0 sec (CPU time: 0 sec; MEM: RSS - 381M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 20:10:15 2023)
Start Final Routing in full DRC mode on 2 cpus

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 20:10:16 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:16 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:16 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 382M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
------------------------------------------------------------------------
|          MCMM variability report for design 'fp_mul' (pico)          |
|-----------------------+-------+-----+---------+------+-----+---------|
|                       | WNS   | TNS | #Endpts | WHS  | THS | #Endpts | 
|-----------------------+-------+-----+---------+------+-----+---------|
| new_mode (corner_0_0) | 396.0 | 0.0 | 0       | 24.0 | 0.0 | 0       | 
------------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 20% 50% 70% 100% 
Processing via2: 30% 60% 100% 
Processing via3: 20% 50% 70% 100% 
Processing via4: 50% 100% 
Processing via5: 50% 100% 
Processing via6: 50% 100% 
Processing via7: 100% 

Incremental timing update of 6 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Tue Jan 3 20:10:16 2023
  
--------------------------------------------------------------------------------------------
|                                DFM via replacement report                                |
|-------------------+-------+------+------+------+------+------+------+------+------+------|
|                   | Total | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Checked vias      | 5650  | 1858 | 3102 | 347  | 231  | 39   | 40   | 33   | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias     | 6     | 2    | 4    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+------+------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.11  | 0.11 | 0.13 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
--------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 5.75   | 1.86  | 3.17  | 0.35  | 0.25  | 0.05  | 0.04   | 0.04  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.29 | 55.04 | 6.03  | 4.36  | 0.82  | 0.70   | 0.76  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 12.63  | 23.20 | 7.77  | 2.59  | 8.76  | 17.02 | 0.00   | 25.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 87.37  | 76.80 | 92.23 | 97.41 | 91.24 | 82.98 | 100.00 | 75.00 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 0 sec (CPU time: 0 sec; MEM: RSS - 384M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition fp_mul (started at Tue Jan 3 20:10:17 2023)
Start Final Routing in full DRC mode on 2 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   27 with     85 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 642  | 1857 | 
|-------------------+------+------|
| To be routed :    | 613  | 1857 | 
|-------------------+------+------|
|   - signal        | 612  | 1854 | 
|-------------------+------+------|
|   - tieoff        | 1    | 3    | 
|-------------------+------+------|
| To be skipped :   | 29   | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 29   | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 612  | 
|-----------------------+------|
| Priority :            |      | 
|-----------------------+------|
|   - user              | 9    | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.8G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Tue Jan 3 20:10:17 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1788M, PVMEM - 2637M, PRSS - 395M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Identifying nets for shielding ...
warning   NO nets specified have shield rule

RRT info: Set 'is_dont_route' and 'is_dont_modify' properties of '9' clock nets to 'false'
info UI34: no objects were found for '*'
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt RCT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RCT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level normal
Nitro-SoC> # fk_msg -set_verbosity_filter info
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value info -quiet
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 2
Nitro-SoC> # config_timing -cpus 2
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/route.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 20:10:17 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 20:10:17 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1788                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 386                                                          | 
| CPU time (minutes)       | 1.05                                                         | 
| Elapsed time (minutes)   | 4.48                                                         | 
| Load Averages            | 0.74 0.63 0.43                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18911                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/     | 
|                          work/.nitro_tmp_localhost.localdomain_18911                  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | false      | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Tue Jan 03 20:10:17 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 20:10:17 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 20:10:17 EET 2023
NRF info: Writing Timing Drc Reports Tue Jan 03 20:10:17 EET 2023
NRF info: Writing Physical Reports Tue Jan 03 20:10:17 EET 2023
NRF info: Writing Power Reports Tue Jan 03 20:10:18 EET 2023
NRF info: Reports completed Tue Jan 03 20:10:18 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 35 sec (CPU time: 38 sec; MEM: RSS - 387M, CVMEM - 1788M, PVMEM - 2637M)
