INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/win_rom/sim/win_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module win_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/welcome_rom/sim/welcome_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module welcome_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/wall_rom/sim/wall_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wall_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/start_rom/sim/start_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/set_rom_1/sim/set_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/road_rom_1/sim/road_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module road_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/player_rom_1/sim/player_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/end_rom_1/sim/end_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module end_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/background_rom_1/sim/background_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module background_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/background_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module background_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/src/clkdiv_25mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_25mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/src/draw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/FPGA-MAZE-2023DD-final/src/draw.v:89]
WARNING: [VRFC 10-3380] identifier 'MAP_CENTER_X' is used before its declaration [D:/FPGA-MAZE-2023DD-final/src/draw.v:21]
WARNING: [VRFC 10-3380] identifier 'MAP_CENTER_Y' is used before its declaration [D:/FPGA-MAZE-2023DD-final/src/draw.v:22]
WARNING: [VRFC 10-3380] identifier 'block_width' is used before its declaration [D:/FPGA-MAZE-2023DD-final/src/draw.v:23]
WARNING: [VRFC 10-3380] identifier 'block_width' is used before its declaration [D:/FPGA-MAZE-2023DD-final/src/draw.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/end_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module end_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/src/graphics.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphics
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/player_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module player_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/road_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module road_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/set_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module set_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/start_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/src/vgac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgac
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/wall_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wall_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/welcome_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module welcome_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/win_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module win_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/graphics_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphics_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
