#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1436041c0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
P_0x143604330 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0x143604370 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x1436043b0 .param/l "MAIN_FRE" 0 2 7, +C4<00000000000000000000000001100100>;
v0x13360ee90_0 .var "addr", 31 0;
v0x13360ef50_0 .var "branch", 0 0;
v0x13360eff0_0 .var "data", 31 0;
v0x13360f080_0 .net "instruction", 31 0, v0x13360e0f0_0;  1 drivers
v0x13360f150_0 .var "jump", 0 0;
v0x13360f220_0 .var "sys_clk", 0 0;
v0x13360f2f0_0 .var "sys_rst", 0 0;
v0x13360f380_0 .var "zero", 0 0;
S_0x1436045a0 .scope module, "u_IFU" "IFU" 2 41, 3 5 0, S_0x1436041c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "jump";
    .port_info 2 /INPUT 1 "branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "instruction";
L_0x128008010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13360e780_0 .net/2u *"_ivl_0", 1 0, L_0x128008010;  1 drivers
v0x13360e840_0 .net "branch", 0 0, v0x13360ef50_0;  1 drivers
v0x13360e8e0_0 .net "clk", 0 0, v0x13360f220_0;  1 drivers
v0x13360e990_0 .net "curAddr", 31 2, v0x13360e5c0_0;  1 drivers
v0x13360ea40_0 .net "extend_imme", 31 2, L_0x13360f910;  1 drivers
v0x13360eb10_0 .net "instruction", 31 0, v0x13360e0f0_0;  alias, 1 drivers
v0x13360ebc0_0 .net "jump", 0 0, v0x13360f150_0;  1 drivers
v0x13360ec50_0 .var "nextAddr", 31 2;
v0x13360ed00_0 .net "zero", 0 0, v0x13360f380_0;  1 drivers
E_0x1436047c0 .event anyedge, v0x13360e5c0_0;
L_0x13360f410 .concat [ 2 30 0 0], L_0x128008010, v0x13360e5c0_0;
L_0x13360f9b0 .part v0x13360e0f0_0, 0, 16;
S_0x143604800 .scope module, "extend16to30" "Extend16to30" 3 31, 4 1 0, S_0x1436045a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 30 "out";
v0x143604a10_0 .net *"_ivl_1", 0 0, L_0x13360f570;  1 drivers
v0x13360db60_0 .net *"_ivl_2", 13 0, L_0x13360f610;  1 drivers
v0x13360dc20_0 .net "in", 15 0, L_0x13360f9b0;  1 drivers
v0x13360dce0_0 .net "out", 29 0, L_0x13360f910;  alias, 1 drivers
L_0x13360f570 .part L_0x13360f9b0, 15, 1;
LS_0x13360f610_0_0 .concat [ 1 1 1 1], L_0x13360f570, L_0x13360f570, L_0x13360f570, L_0x13360f570;
LS_0x13360f610_0_4 .concat [ 1 1 1 1], L_0x13360f570, L_0x13360f570, L_0x13360f570, L_0x13360f570;
LS_0x13360f610_0_8 .concat [ 1 1 1 1], L_0x13360f570, L_0x13360f570, L_0x13360f570, L_0x13360f570;
LS_0x13360f610_0_12 .concat [ 1 1 0 0], L_0x13360f570, L_0x13360f570;
L_0x13360f610 .concat [ 4 4 4 2], LS_0x13360f610_0_0, LS_0x13360f610_0_4, LS_0x13360f610_0_8, LS_0x13360f610_0_12;
L_0x13360f910 .concat [ 16 14 0 0], L_0x13360f9b0, L_0x13360f610;
S_0x13360ddc0 .scope module, "insMem" "InsMEM" 3 26, 5 1 0, S_0x1436045a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "InsAddr";
    .port_info 1 /OUTPUT 32 "InsData";
v0x13360e030_0 .net "InsAddr", 31 0, L_0x13360f410;  1 drivers
v0x13360e0f0_0 .var "InsData", 31 0;
v0x13360e1a0 .array "rom", 0 511, 7 0;
E_0x13360dfd0 .event anyedge, v0x13360e030_0;
S_0x13360e280 .scope module, "pc" "PC" 3 20, 6 1 0, S_0x1436045a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "nextAddr";
    .port_info 2 /OUTPUT 30 "curAddr";
v0x13360e510_0 .net "clk", 0 0, v0x13360f220_0;  alias, 1 drivers
v0x13360e5c0_0 .var "curAddr", 29 0;
v0x13360e670_0 .net "nextAddr", 29 0, v0x13360ec50_0;  1 drivers
E_0x13360e4d0 .event posedge, v0x13360e510_0;
    .scope S_0x13360e280;
T_0 ;
    %wait E_0x13360e4d0;
    %load/vec4 v0x13360e670_0;
    %store/vec4 v0x13360e5c0_0, 0, 30;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13360ddc0;
T_1 ;
    %vpi_call 5 9 "$readmemh", "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/data/Instruction.txt", v0x13360e1a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x13360ddc0;
T_2 ;
    %wait E_0x13360dfd0;
    %load/vec4 v0x13360e030_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13360e1a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13360e0f0_0, 4, 8;
    %load/vec4 v0x13360e030_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13360e1a0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13360e0f0_0, 4, 8;
    %load/vec4 v0x13360e030_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13360e1a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13360e0f0_0, 4, 8;
    %ix/getv 4, v0x13360e030_0;
    %load/vec4a v0x13360e1a0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13360e0f0_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1436045a0;
T_3 ;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x13360ec50_0, 0, 30;
    %end;
    .thread T_3;
    .scope S_0x1436045a0;
T_4 ;
    %wait E_0x1436047c0;
    %delay 10000, 0;
    %load/vec4 v0x13360ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13360e990_0;
    %parti/s 4, 26, 6;
    %load/vec4 v0x13360eb10_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13360ec50_0, 0, 30;
    %vpi_call 3 40 "$display", "[DEBUG] jump curAddr: %h, nextAddr: %d", v0x13360e990_0, v0x13360ec50_0 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13360e840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x13360ed00_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13360e990_0;
    %addi 1, 0, 30;
    %load/vec4 v0x13360ea40_0;
    %add;
    %store/vec4 v0x13360ec50_0, 0, 30;
    %vpi_call 3 44 "$display", "[DEBUG] branch curAddr: %d, nextAddr: %d branch=%d zero=%d", v0x13360e990_0, v0x13360ec50_0, v0x13360e840_0, v0x13360ed00_0 {0 0 0};
    %vpi_call 3 45 "$display", "[DEBUG] extend_imme: %d", v0x13360ea40_0 {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13360e990_0;
    %addi 1, 0, 30;
    %store/vec4 v0x13360ec50_0, 0, 30;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1436041c0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360f220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13360f2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13360eff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13360ee90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360f150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360ef50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360f380_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1436041c0;
T_6 ;
    %delay 100000, 0;
    %load/vec4 v0x13360f220_0;
    %inv;
    %store/vec4 v0x13360f220_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1436041c0;
T_7 ;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360f2f0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1436041c0;
T_8 ;
    %wait E_0x13360e4d0;
    %load/vec4 v0x13360f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13360ee90_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13360ee90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13360ee90_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1436041c0;
T_9 ;
    %wait E_0x13360e4d0;
    %load/vec4 v0x13360f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13360eff0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13360eff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13360eff0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1436041c0;
T_10 ;
    %vpi_call 2 52 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1436041c0 {0 0 0};
    %delay 3300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13360ef50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13360f380_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360ef50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13360f380_0, 0, 1;
    %delay 50000000, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/IFU.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/Extend16to30.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/InsMEM/user/src/InsMEM.v";
    "/Users/yr/code/computer-organization/computer-organization-labs/PC/user/src/PC.v";
