{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574763783059 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574763783063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 11:23:02 2019 " "Processing started: Tue Nov 26 11:23:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574763783063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763783063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_workbench -c fpga_workbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_workbench -c fpga_workbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763783063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574763783742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574763783742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763793630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763793630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "D:/source/fpga_workbench/ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763793635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763793635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip8.v 1 1 " "Found 1 design units, including 1 entities, in source file chip8.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip8 " "Found entity 1: chip8" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763793639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763793639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file chip8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 chip8_tb " "Found entity 1: chip8_tb" {  } { { "chip8_tb.v" "" { Text "D:/source/fpga_workbench/chip8_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763793641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763793641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/source/fpga_workbench/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763793644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763793644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574763793686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE0_Nano.v(112) " "Output port \"DRAM_ADDR\" at DE0_Nano.v(112) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE0_Nano.v(113) " "Output port \"DRAM_BA\" at DE0_Nano.v(113) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM DE0_Nano.v(119) " "Output port \"DRAM_DQM\" at DE0_Nano.v(119) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE0_Nano.v(114) " "Output port \"DRAM_CAS_N\" at DE0_Nano.v(114) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE0_Nano.v(115) " "Output port \"DRAM_CKE\" at DE0_Nano.v(115) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE0_Nano.v(116) " "Output port \"DRAM_CLK\" at DE0_Nano.v(116) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE0_Nano.v(117) " "Output port \"DRAM_CS_N\" at DE0_Nano.v(117) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE0_Nano.v(120) " "Output port \"DRAM_RAS_N\" at DE0_Nano.v(120) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793687 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE0_Nano.v(121) " "Output port \"DRAM_WE_N\" at DE0_Nano.v(121) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_Nano.v(127) " "Output port \"EPCS_ASDO\" at DE0_Nano.v(127) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_Nano.v(129) " "Output port \"EPCS_DCLK\" at DE0_Nano.v(129) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_Nano.v(130) " "Output port \"EPCS_NCSO\" at DE0_Nano.v(130) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 130 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.v(136) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.v(136) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.v(138) " "Output port \"I2C_SCLK\" at DE0_Nano.v(138) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.v(145) " "Output port \"ADC_CS_N\" at DE0_Nano.v(145) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.v(146) " "Output port \"ADC_SADDR\" at DE0_Nano.v(146) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.v(147) " "Output port \"ADC_SCLK\" at DE0_Nano.v(147) has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574763793688 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip8 chip8:cpu " "Elaborating entity \"chip8\" for hierarchy \"chip8:cpu\"" {  } { { "../DE0_Nano.v" "cpu" { Text "D:/source/fpga_workbench/DE0_Nano.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763793696 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip8_stimer chip8.v(23) " "Verilog HDL or VHDL warning at chip8.v(23): object \"chip8_stimer\" assigned a value but never read" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574763793697 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stack chip8.v(45) " "Verilog HDL or VHDL warning at chip8.v(45): object \"stack\" assigned a value but never read" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574763793698 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(76) " "Verilog HDL assignment warning at chip8.v(76): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(81) " "Verilog HDL assignment warning at chip8.v(81): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(54) " "Verilog HDL assignment warning at chip8.v(54): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 chip8.v(98) " "Verilog HDL assignment warning at chip8.v(98): truncated value with size 32 to match size of target (12)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(112) " "Verilog HDL assignment warning at chip8.v(112): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(113) " "Verilog HDL assignment warning at chip8.v(113): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793700 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(119) " "Verilog HDL assignment warning at chip8.v(119): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793701 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(120) " "Verilog HDL assignment warning at chip8.v(120): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793701 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(126) " "Verilog HDL assignment warning at chip8.v(126): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793701 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(127) " "Verilog HDL assignment warning at chip8.v(127): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793701 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(137) " "Verilog HDL assignment warning at chip8.v(137): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793702 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(138) " "Verilog HDL assignment warning at chip8.v(138): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793702 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(148) " "Verilog HDL assignment warning at chip8.v(148): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793702 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(149) " "Verilog HDL assignment warning at chip8.v(149): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793703 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(159) " "Verilog HDL assignment warning at chip8.v(159): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793703 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(160) " "Verilog HDL assignment warning at chip8.v(160): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793703 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(166) " "Verilog HDL assignment warning at chip8.v(166): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793704 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(167) " "Verilog HDL assignment warning at chip8.v(167): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793704 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(173) " "Verilog HDL assignment warning at chip8.v(173): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793704 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(174) " "Verilog HDL assignment warning at chip8.v(174): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793704 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(180) " "Verilog HDL assignment warning at chip8.v(180): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793705 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(181) " "Verilog HDL assignment warning at chip8.v(181): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793705 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(189) " "Verilog HDL assignment warning at chip8.v(189): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793705 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(190) " "Verilog HDL assignment warning at chip8.v(190): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793705 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(198) " "Verilog HDL assignment warning at chip8.v(198): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793706 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(199) " "Verilog HDL assignment warning at chip8.v(199): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793706 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(205) " "Verilog HDL assignment warning at chip8.v(205): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793706 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(211) " "Verilog HDL assignment warning at chip8.v(211): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793706 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 chip8.v(216) " "Verilog HDL assignment warning at chip8.v(216): truncated value with size 16 to match size of target (13)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793706 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chip8.v(217) " "Verilog HDL assignment warning at chip8.v(217): truncated value with size 32 to match size of target (8)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793710 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(219) " "Verilog HDL assignment warning at chip8.v(219): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793710 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 chip8.v(224) " "Verilog HDL assignment warning at chip8.v(224): truncated value with size 16 to match size of target (13)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793710 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 chip8.v(225) " "Verilog HDL assignment warning at chip8.v(225): truncated value with size 32 to match size of target (8)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793715 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(227) " "Verilog HDL assignment warning at chip8.v(227): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793715 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(233) " "Verilog HDL assignment warning at chip8.v(233): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793715 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(235) " "Verilog HDL assignment warning at chip8.v(235): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793715 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(236) " "Verilog HDL assignment warning at chip8.v(236): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(242) " "Verilog HDL assignment warning at chip8.v(242): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(244) " "Verilog HDL assignment warning at chip8.v(244): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(245) " "Verilog HDL assignment warning at chip8.v(245): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(251) " "Verilog HDL assignment warning at chip8.v(251): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(253) " "Verilog HDL assignment warning at chip8.v(253): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(254) " "Verilog HDL assignment warning at chip8.v(254): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793716 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(260) " "Verilog HDL assignment warning at chip8.v(260): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793717 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(262) " "Verilog HDL assignment warning at chip8.v(262): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793717 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(263) " "Verilog HDL assignment warning at chip8.v(263): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793717 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(269) " "Verilog HDL assignment warning at chip8.v(269): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793717 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(270) " "Verilog HDL assignment warning at chip8.v(270): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793717 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(276) " "Verilog HDL assignment warning at chip8.v(276): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793718 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(277) " "Verilog HDL assignment warning at chip8.v(277): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793718 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(283) " "Verilog HDL assignment warning at chip8.v(283): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793718 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(284) " "Verilog HDL assignment warning at chip8.v(284): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793718 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(292) " "Verilog HDL Casex/Casez warning at chip8.v(292): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 292 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(293) " "Verilog HDL Casex/Casez warning at chip8.v(293): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 293 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(294) " "Verilog HDL Casex/Casez warning at chip8.v(294): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 294 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(295) " "Verilog HDL Casex/Casez warning at chip8.v(295): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 295 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(296) " "Verilog HDL Casex/Casez warning at chip8.v(296): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 296 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(297) " "Verilog HDL Casex/Casez warning at chip8.v(297): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 297 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(298) " "Verilog HDL Casex/Casez warning at chip8.v(298): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 298 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(299) " "Verilog HDL Casex/Casez warning at chip8.v(299): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 299 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(300) " "Verilog HDL Casex/Casez warning at chip8.v(300): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 300 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(301) " "Verilog HDL Casex/Casez warning at chip8.v(301): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 301 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(302) " "Verilog HDL Casex/Casez warning at chip8.v(302): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 302 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(303) " "Verilog HDL Casex/Casez warning at chip8.v(303): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 303 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(304) " "Verilog HDL Casex/Casez warning at chip8.v(304): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 304 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(305) " "Verilog HDL Casex/Casez warning at chip8.v(305): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 305 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "chip8.v(306) " "Verilog HDL Casex/Casez warning at chip8.v(306): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 306 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "chip8.v(290) " "Verilog HDL warning at chip8.v(290): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 290 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1574763793723 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(308) " "Verilog HDL assignment warning at chip8.v(308): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793725 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(309) " "Verilog HDL assignment warning at chip8.v(309): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793725 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(316) " "Verilog HDL assignment warning at chip8.v(316): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(318) " "Verilog HDL assignment warning at chip8.v(318): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(319) " "Verilog HDL assignment warning at chip8.v(319): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(325) " "Verilog HDL assignment warning at chip8.v(325): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(327) " "Verilog HDL assignment warning at chip8.v(327): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(328) " "Verilog HDL assignment warning at chip8.v(328): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(335) " "Verilog HDL assignment warning at chip8.v(335): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(336) " "Verilog HDL assignment warning at chip8.v(336): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793726 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(342) " "Verilog HDL assignment warning at chip8.v(342): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793727 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(343) " "Verilog HDL assignment warning at chip8.v(343): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793727 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(362) " "Verilog HDL assignment warning at chip8.v(362): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763793727 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 chip8.v(370) " "Verilog HDL assignment warning at chip8.v(370): truncated value with size 32 to match size of target (3)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763794132 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 chip8.v(371) " "Verilog HDL assignment warning at chip8.v(371): truncated value with size 32 to match size of target (16)" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574763794132 "|DE0_Nano|chip8:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i chip8.v(60) " "Verilog HDL Always Construct warning at chip8.v(60): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "chip8.v" "" { Text "D:/source/fpga_workbench/chip8.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574763794212 "|DE0_Nano|chip8:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2 ram2:RAM1 " "Elaborating entity \"ram2\" for hierarchy \"ram2:RAM1\"" {  } { { "../DE0_Nano.v" "RAM1" { Text "D:/source/fpga_workbench/DE0_Nano.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763794831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2:RAM1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\"" {  } { { "ram2.v" "altsyncram_component" { Text "D:/source/fpga_workbench/ram2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763794910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2:RAM1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram2:RAM1\|altsyncram:altsyncram_component\"" {  } { { "ram2.v" "" { Text "D:/source/fpga_workbench/ram2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763794924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2:RAM1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram2:RAM1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram1.hex " "Parameter \"init_file\" = \"ram1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763794924 ""}  } { { "ram2.v" "" { Text "D:/source/fpga_workbench/ram2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574763794924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7aj1 " "Found entity 1: altsyncram_7aj1" {  } { { "db/altsyncram_7aj1.tdf" "" { Text "D:/source/fpga_workbench/db/altsyncram_7aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763794980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763794980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7aj1 ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated " "Elaborating entity \"altsyncram_7aj1\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763794981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk92 " "Found entity 1: altsyncram_kk92" {  } { { "db/altsyncram_kk92.tdf" "" { Text "D:/source/fpga_workbench/db/altsyncram_kk92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763795041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763795041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kk92 ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|altsyncram_kk92:altsyncram1 " "Elaborating entity \"altsyncram_kk92\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|altsyncram_kk92:altsyncram1\"" {  } { { "db/altsyncram_7aj1.tdf" "altsyncram1" { Text "D:/source/fpga_workbench/db/altsyncram_7aj1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763795042 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "ram1.hex 128 10 " "Width of data items in \"ram1.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 ram1.hex " "Data at line (1) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 ram1.hex " "Data at line (2) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 ram1.hex " "Data at line (3) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 ram1.hex " "Data at line (4) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 ram1.hex " "Data at line (5) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 ram1.hex " "Data at line (6) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 ram1.hex " "Data at line (7) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 ram1.hex " "Data at line (8) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 ram1.hex " "Data at line (9) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 ram1.hex " "Data at line (10) of memory initialization file \"ram1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1574763795047 ""}  } { { "D:/source/fpga_workbench/ram1.hex" "" { Text "D:/source/fpga_workbench/ram1.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1574763795047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7aj1.tdf" "mgl_prim2" { Text "D:/source/fpga_workbench/db/altsyncram_7aj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763795684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7aj1.tdf" "" { Text "D:/source/fpga_workbench/db/altsyncram_7aj1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763795706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011314 " "Parameter \"NODE_NAME\" = \"1380011314\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574763795706 ""}  } { { "db/altsyncram_7aj1.tdf" "" { Text "D:/source/fpga_workbench/db/altsyncram_7aj1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574763795706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763795891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763796043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram2:RAM1\|altsyncram:altsyncram_component\|altsyncram_7aj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763796177 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574763796423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.26.11:23:21 Progress: Loading slde585f977/alt_sld_fab_wrapper_hw.tcl " "2019.11.26.11:23:21 Progress: Loading slde585f977/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763801417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763805270 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763805552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809741 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763809743 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574763810493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde585f977/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde585f977/alt_sld_fab.v" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763810801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763810801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763810906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763810906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763810910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763810910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763810985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763810985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763811076 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763811076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763811076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/source/fpga_workbench/db/ip/slde585f977/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574763811162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763811162 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574763844743 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 118 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 161 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 168 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1574763844806 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1574763844806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574763845491 "|DE0_Nano|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574763845491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763845584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574763847325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574763848264 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574763848264 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "../DE0_Nano.v" "" { Text "D:/source/fpga_workbench/DE0_Nano.v" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574763848382 "|DE0_Nano|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574763848382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1373 " "Implemented 1373 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574763848382 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574763848382 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574763848382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1206 " "Implemented 1206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574763848382 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574763848382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574763848382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574763848405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 11:24:08 2019 " "Processing ended: Tue Nov 26 11:24:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574763848405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574763848405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574763848405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574763848405 ""}
