Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  5 11:48:16 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   709 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    70 |
| >= 4 to < 6        |    41 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             398 |          158 |
| No           | No                    | Yes                    |              18 |           14 |
| No           | Yes                   | No                     |              94 |           56 |
| Yes          | No                    | No                     |              98 |           29 |
| Yes          | No                    | Yes                    |             120 |           38 |
| Yes          | Yes                   | No                     |             179 |           55 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                           |                                                                Enable Signal                                                               |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/top_nqueens_0/U0/fsm_2/acks_out_reg_i_1__1_n_0       |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/ce_reg_i_1__6_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg_i_1__6_n_0       |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/reset_control_reg_i_1__4_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/acks_out                      |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/ce_reg_i_1__7_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_5/reset_control_reg_i_1__3_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/ce_reg_i_1__5_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/acks_out                      |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_6/reset_control_reg_i_1__2_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                         |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/ce_reg_i_1__1_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/reset_control_reg_i_1__1_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_2/reset_control_reg_i_1__6_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[2].srl_nx1/shift                              |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/ce_reg_i_1__3_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/acks_out_reg_i_1__3_n_0       |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_3/reset_control_reg_i_1__5_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_4/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/acks_out_reg_i_1_n_0          |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/ce_reg_i_1_n_0                |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]_0     |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/done_s                        |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_1/reset_control_reg_i_1__7_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/acks_out                      |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_7/ce_reg_i_1__4_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/logic/FSM_onehot_state_reg[1] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg_i_1__2_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/acks_out                      |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_8/reset_control_reg_i_1__0_n_0  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/logic/FSM_onehot_state_reg[0] |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/reset_control_reg_i_1_n_0     |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/acks_out                      |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/fsm_9/ce_reg_i_1__0_n_0             |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                1 |              1 |
|  design_1_i/top_nqueens_0/U0/flag_s_reg_i_1_n_0                  |                                                                                                                                            |                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_1/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_1/reset_control                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_8/reset_control                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_9/reset_control                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                        |                                                                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_2/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_2/reset_control                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_4/reset_control                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_5/reset_control                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_6/reset_control                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_2/reset_control                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_3/reset_control                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_1/reset_control                                                                      |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/top_nqueens_0/U0/fsm_7/reset_control                                                                      |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_4/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_4/reset_control                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_3/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_3/reset_control                                                                      |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_7/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_7/reset_control                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_5/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_5/reset_control                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_6/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_6/reset_control                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_8/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_8/reset_control                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_4/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_3/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_4/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_4/reset_control                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_3/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_2/AR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_3/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_2/SR[0]                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_9/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_8/AR[0]                                                                              |                1 |              5 |
|  design_1_i/top_nqueens_0/U0/a_in_1_reg[4]_i_2_n_0               |                                                                                                                                            |                                                                                                                      |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_3/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_3/reset_control                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_2/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_1/AR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_2/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_1/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_2/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_2/reset_control                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_1/ce                                                                                                       | design_1_i/top_nqueens_0/U0/ack_in_1                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_7/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_6/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_7/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_7/reset_control                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_5/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_5/reset_control                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_6/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_5/AR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_4/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_3/AR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_6/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_5/SR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_1/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state[4]_i_1__7_n_0                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_1/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_1/reset_control                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_5/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_4/AR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_5/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_4/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_7/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_6/AR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_8/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_8/reset_control                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_6/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_6/reset_control                                                                      |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_8/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_7/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_8/ce                                                                                                       | design_1_i/top_nqueens_0/U0/fsm_7/AR[0]                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_9/logic/count                                                                                              | design_1_i/top_nqueens_0/U0/fsm_9/reset_control                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_9/logic/j0                                                                                                 | design_1_i/top_nqueens_0/U0/fsm_9/reset_control                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/top_nqueens_0/U0/fsm_9/logic/E[0]                                                                                               | design_1_i/top_nqueens_0/U0/fsm_8/SR[0]                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                       |                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/comblock_0/U0/AXIL_inst/axi_awready0                                                                                            | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/comblock_0/U0/AXIL_inst/axi_arready0                                                                                            | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/comblock_0/U0/AXIL_inst/p_0_in                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[7]_i_1_n_0                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                   |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_0                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                       |                                                                                                                      |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[7]_i_1_n_0                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                3 |              9 |
| ~design_1_i/top_nqueens_0/U0/fsm_9/ack_out_9                     |                                                                                                                                            |                                                                                                                      |                3 |             10 |
|  design_1_i/top_nqueens_0/U0/fsm_1/asout_array[1]_8              |                                                                                                                                            |                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_1_n_0                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]     |                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0 |                                                                                                                      |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0 |                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_0                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |                2 |             12 |
|  design_1_i/top_nqueens_0/U0/fsm_2/asout_array[2]_7              |                                                                                                                                            |                                                                                                                      |                6 |             15 |
|  design_1_i/top_nqueens_0/U0/fsm_3/asout_array[3]_6              |                                                                                                                                            |                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                              |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                           |                                                                                                                      |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                       |               16 |             24 |
|  design_1_i/top_nqueens_0/U0/fsm_4/asout_array[4]_5              |                                                                                                                                            |                                                                                                                      |                9 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                              |                                                                                                                      |                8 |             26 |
|  design_1_i/top_nqueens_0/U0/fsm_5/asout_array[5]_4_BUFG         |                                                                                                                                            |                                                                                                                      |                9 |             30 |
|  design_1_i/top_nqueens_0/U0/fsm_6/asout_array[6]_3_BUFG         |                                                                                                                                            |                                                                                                                      |               12 |             35 |
|  design_1_i/top_nqueens_0/U0/fsm_7/asout_array[7]_2_BUFG         |                                                                                                                                            |                                                                                                                      |               12 |             40 |
|  design_1_i/top_nqueens_0/U0/fsm_8/asout_array[8]_1_BUFG         |                                                                                                                                            |                                                                                                                      |               17 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                  |                                                                                                                                            |                                                                                                                      |               40 |            126 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+


