
*** Running vivado
    with args -log base_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_v_tpg_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Russell Bush/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source base_v_tpg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 234.230 ; gain = 15.781
WARNING: [IP_Flow 19-3452] Invalid long/float value '1.53845e+08' specified for parameter 'FREQ_HZ(ap_clk)' for base_v_tpg_0_0.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Russell Bush' on host 'win-mj2i8si0rjv' (Windows NT_amd64 version 6.2) on Tue Aug 14 13:33:29 -0700 2018
INFO: [HLS 200-10] In directory 'Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/base_v_tpg_0_0'.
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-10] Adding design file 'z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/base_v_tpg_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-3'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 103.582 ; gain = 46.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 103.582 ; gain = 46.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:771).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:772).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:773).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 140.676 ; gain = 83.684
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:901: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:02 . Memory (MB): peak = 160.152 ; gain = 103.160
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternZonePlate'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternVerticalHorizontalRamp'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTemporalRamp' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:966).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternTartanColorBars'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidWhite'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidRed'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidGreen'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlue'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternSolidBlack'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternRainbow' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1092).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternMask'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternHorizontalRamp' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:923).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorSquare' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1516).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPColorRamp' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1401).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternDPBlackWhiteVerticalLine' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1499).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHatch'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCrossHair'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternColorBars' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1059).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternCheckerBoard'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPatternBox'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'tpgPRBS'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgForeground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'tpgBackground' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:865) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:746) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternZonePlate' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternVerticalHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:967) in function 'tpgPatternTemporalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternTartanColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidWhite' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidRed' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidGreen' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlue' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternSolidBlack' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1094) in function 'tpgPatternRainbow' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' in function 'tpgPatternMask' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:928) in function 'tpgPatternHorizontalRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1541) in function 'tpgPatternDPColorSquare' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1415) in function 'tpgPatternDPColorRamp' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1503) in function 'tpgPatternDPBlackWhiteVerticalLine' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHatch' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCrossHair' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1065) in function 'tpgPatternColorBars' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternCheckerBoard' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPatternBox' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' in function 'tpgPRBS' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgForeground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.5' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.6' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.7' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.8' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.9' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.10' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.11' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.12' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.13' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.14' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.15' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.16' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.17' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.18' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.19' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.20' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.21' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.22' in function 'tpgBackground' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:889) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:891) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:764) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:766) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'xCount.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'xBar.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.5' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'hBarSel' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'bckgndYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'ovrlayYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1401) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:820) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:721) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpg' , detected/extracted 4 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternVerticalHorizontalRamp'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternTartanColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidWhite'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidRed'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidGreen'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlue'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternSolidBlack'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1089:46) to (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1137:5) in function 'tpgPatternRainbow'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1586:5) in function 'tpgPatternDPColorSquare'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1398:43) to (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1493:5) in function 'tpgPatternDPColorRamp'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHatch'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCrossHair'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1082:9) to (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1086:5) in function 'tpgPatternColorBars'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternCheckerBoard'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPatternBox'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'tpgPRBS'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:745:48) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternRainbow' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1089)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgPatternBox'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:19 . Memory (MB): peak = 203.098 ; gain = 146.105
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalRamp' to 'tpgPatternVerticalRa' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternVerticalHorizontalRamp' to 'tpgPatternVerticalHo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTemporalRamp' to 'tpgPatternTemporalRa' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:970:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternTartanColorBars' to 'tpgPatternTartanColo' 
WARNING: [XFORM 203-631] Renaming function 'tpgPatternHorizontalRamp' to 'tpgPatternHorizontal' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:925:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorSquare' to 'tpgPatternDPColorSqu' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1526:13)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPColorRamp' to 'tpgPatternDPColorRam' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:173:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternDPBlackWhiteVerticalLine' to 'tpgPatternDPBlackWhi' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1505:5)
WARNING: [XFORM 203-631] Renaming function 'tpgPatternCheckerBoard' to 'tpgPatternCheckerBoa' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:171:53)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:49:4)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:01:32 . Memory (MB): peak = 570.164 ; gain = 513.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 94.237 seconds; current allocated memory: 513.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 513.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	58	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.434 seconds; current allocated memory: 514.352 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 514.673 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	11	100	22	2	3	1.9	2	14	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSqu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.827 seconds; current allocated memory: 515.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.326 seconds; current allocated memory: 515.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	6	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPBlackWhi'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 515.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 515.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	4	28	10	2.5	3	2.5	3	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorRam'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.355 seconds; current allocated memory: 515.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 515.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	1	21	4	4	4	4	4	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPRBS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.661 seconds; current allocated memory: 516.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 516.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	80	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.696 seconds; current allocated memory: 516.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 516.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	16	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalHo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.212 seconds; current allocated memory: 516.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 516.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant -21
   c  'mul' operation ('tmp_207_cast', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)
  DSP48 Expression: tmp4 = tmp_207_cast + -21 * tmp_195_cast_cast_ca
WARNING: [SYN 201-303] Root Node tmp_207_cast mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant -43
   c  'add' operation ('tmp2', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1112)
  DSP48 Expression: tmp_67 = tmp2 + -43 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -85
   b  'select' operation ('g', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  constant -32640
  DSP48 Expression: tmp2 = -32640 + -85 * tmp_193_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('b', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1099)
   b  constant 29
   c  'add' operation ('tmp_63', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_64 = 29 * tmp_195_cast_cast_ca + tmp_198_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant 150
   b  'select' operation ('g', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1098)
   c  'add' operation ('tmp_62', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1111)
  DSP48 Expression: tmp_63 = 150 * tmp_193_cast + tmp_197_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'select' operation ('p_tmp_s', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1097)
   b  constant 77
   c  constant 4224
  DSP48 Expression: tmp_62 = 4224 + 77 * tmp_191_cast5_cast1
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp4', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)
   b  constant 32896
   c  'bitconcatenate' operation ('tmp_69', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1113)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 14	0	10	61	22	2.2	3	2.1	3	16	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternRainbow'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.911 seconds; current allocated memory: 517.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.733 seconds; current allocated memory: 517.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.177 seconds; current allocated memory: 517.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 517.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 10	0	4	79	11	2.8	3	2	2	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.799 seconds; current allocated memory: 518.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 518.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	5	78	12	2.4	3	2.4	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColo'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 518.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 519.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.069 seconds; current allocated memory: 519.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 519.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('tpgSinTableArray_loa', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1173) on array 'tpgSinTableArray'
   b  constant 221
  DSP48 Expression: tmp_32_tr = 221 * tmp_17
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_D'
   b  'call' operation ('tmp_11', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1167) to 'reg<int>'
   c  'add' operation ('tmp1', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1171)
  DSP48 Expression: tmp_14 = tmp1 + Zplate_Hor_Control_D_1 * tmp_22
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  wire read on port 'Zplate_Hor_Control_S'
   b  wire read on port 'x'
   c  'phi' operation ('zonePlateVAddr_loc_1', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1153) with incoming values : ('zonePlateVAddr_load', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_5', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1162) ('tmp_2', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1153)
  DSP48 Expression: tmp1 = Zplate_Hor_Control_S_1 * x_read + zonePlateVAddr_loc_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  constant -1
   b  wire read on port 'x'
   d  wire read on port 'x'
  DSP48 Expression: tmp_8 = (-1 + tmp_7_cast) * tmp_7
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	2	46	4	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternZonePlate'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.966 seconds; current allocated memory: 519.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 519.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'load' operation ('xBar_V_0_load', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1072) on static variable 'xBar_V_0'
   b  constant 1
   c  'partselect' operation ('barWidth.V', z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/src/v_tpg.cpp:1063)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	4	52	10	2.5	3	2.5	3	7	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternColorBars'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.848 seconds; current allocated memory: 519.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.737 seconds; current allocated memory: 519.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidWhite'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 520.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 520.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	14	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlack'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.468 seconds; current allocated memory: 520.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 520.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidBlue'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 520.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 520.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	16	3	3	3	2	2	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidGreen'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.346 seconds; current allocated memory: 520.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 520.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	2	17	5	2.5	3	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternSolidRed'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.653 seconds; current allocated memory: 520.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 520.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	8	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTemporalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.761 seconds; current allocated memory: 520.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 520.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	1	22	2	2	2	2	2	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternVerticalRa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.055 seconds; current allocated memory: 520.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 520.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	14	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternHorizontal'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 521.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 521.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	165	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.444 seconds; current allocated memory: 521.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.995 seconds; current allocated memory: 523.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	5	74	12	2.4	5	2	3	4	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternBox'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.986 seconds; current allocated memory: 523.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.075 seconds; current allocated memory: 524.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	27	7	2.3	3	2	2	6	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHair'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 524.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 524.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	16	6	2	2	2	2	3	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternMask'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.678 seconds; current allocated memory: 524.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 524.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.526 seconds; current allocated memory: 524.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 525.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.746 seconds; current allocated memory: 525.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 525.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	29	0	-nan(ind)	0	-nan(ind)	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.847 seconds; current allocated memory: 526.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.658 seconds; current allocated memory: 527.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 2.081 seconds; current allocated memory: 527.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 528.951 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSqu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_5_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarArray' to 'tpgPatternDPColorbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_s' to 'tpgPatternDPColorcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_2' to 'tpgPatternDPColordEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_VESA_1' to 'tpgPatternDPColoreOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_r' to 'tpgPatternDPColorfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_g' to 'tpgPatternDPColorg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelRgb_CEA_b' to 'tpgPatternDPColorhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_y' to 'tpgPatternDPColoribs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_y' to 'tpgPatternDPColorjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_u' to 'tpgPatternDPColorkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_601_v' to 'tpgPatternDPColorlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_u' to 'tpgPatternDPColormb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternDPColorSqu_DPtpgBarSelYuv_709_v' to 'tpgPatternDPColorncg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSqu'.
INFO: [HLS 200-111]  Elapsed time: 10.29 seconds; current allocated memory: 529.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPBlackWhi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPBlackWhi'.
INFO: [HLS 200-111]  Elapsed time: 15.02 seconds; current allocated memory: 530.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorRam'.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 530.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPRBS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPRBS'.
INFO: [HLS 200-111]  Elapsed time: 5.319 seconds; current allocated memory: 530.913 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgCheckerBoardArray' to 'tpgPatternCheckerocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_r391' to 'tpgPatternCheckerpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_y389' to 'tpgPatternCheckerqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_g393' to 'tpgPatternCheckerrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_v385' to 'tpgPatternCheckersc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelYuv_u387' to 'tpgPatternCheckertde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCheckerBoa_tpgBarSelRgb_b395' to 'tpgPatternCheckerudo' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoa'.
INFO: [HLS 200-111]  Elapsed time: 2.191 seconds; current allocated memory: 531.583 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalHo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalHo'.
INFO: [HLS 200-111]  Elapsed time: 2.312 seconds; current allocated memory: 531.804 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternRainbow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternRainbow_tpgSinTableArray_9bi' to 'tpgPatternRainbowvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8ns_8ns_14ns_15_1_1' to 'v_tpg_mac_muladd_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_9ns_8ns_15ns_16_1_1' to 'v_tpg_mac_muladd_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_7s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_8s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6s_8ns_16s_16_1_1' to 'v_tpg_mac_muladd_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_6ns_8ns_16ns_17_1_1' to 'v_tpg_mac_muladd_Bew' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_zec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternRainbow'.
INFO: [HLS 200-111]  Elapsed time: 2.566 seconds; current allocated memory: 532.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111]  Elapsed time: 13.405 seconds; current allocated memory: 532.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_whiYuv_1' to 'tpgPatternCrossHaCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHatch_blkYuv_1' to 'tpgPatternCrossHaDeQ' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_1_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111]  Elapsed time: 1.735 seconds; current allocated memory: 533.525 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgTartanBarArray' to 'tpgPatternTartanCEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_r390' to 'tpgPatternTartanCFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_y388' to 'tpgPatternTartanCGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_g392' to 'tpgPatternTartanCHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_v384' to 'tpgPatternTartanCIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelYuv_u386' to 'tpgPatternTartanCJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternTartanColo_tpgBarSelRgb_b394' to 'tpgPatternTartanCKfY' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xCount_V_3_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColo'.
INFO: [HLS 200-111]  Elapsed time: 3.719 seconds; current allocated memory: 534.190 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 2.334 seconds; current allocated memory: 534.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternZonePlate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternZonePlate_tpgSinTableArray' to 'tpgPatternZonePlaLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_am_addmul_1s_16ns_16ns_32_1_1' to 'v_tpg_am_addmul_1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16ns_16_1_1' to 'v_tpg_mac_muladd_Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mac_muladd_16s_16s_16s_16_1_1' to 'v_tpg_mac_muladd_OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'v_tpg_mul_mul_9ns_20s_28_1_1' to 'v_tpg_mul_mul_9nsPgM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_tpg_am_addmul_1Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mac_muladd_OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_tpg_mul_mul_9nsPgM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternZonePlate'.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 534.869 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'hBarSel_4_0' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_r' to 'tpgPatternColorBaQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_y' to 'tpgPatternColorBaRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_g' to 'tpgPatternColorBaShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_v' to 'tpgPatternColorBaThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelYuv_u' to 'tpgPatternColorBaUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'tpgPatternColorBars_tpgBarSelRgb_b' to 'tpgPatternColorBaVhK' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'xBar_V_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternColorBars'.
INFO: [HLS 200-111]  Elapsed time: 2.338 seconds; current allocated memory: 535.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidWhite' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidWhite_whiYuv' to 'tpgPatternSolidWhWhU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidWhite'.
INFO: [HLS 200-111]  Elapsed time: 12.413 seconds; current allocated memory: 535.725 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlack_blkYuv' to 'tpgPatternSolidBlXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlack'.
INFO: [HLS 200-111]  Elapsed time: 1.585 seconds; current allocated memory: 536.032 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidBlue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidBlue_bluYuv' to 'tpgPatternSolidBlYie' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidBlue'.
INFO: [HLS 200-111]  Elapsed time: 1.698 seconds; current allocated memory: 536.346 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidGreen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidGreen_grnYuv' to 'tpgPatternSolidGrZio' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidGreen'.
INFO: [HLS 200-111]  Elapsed time: 1.975 seconds; current allocated memory: 536.639 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternSolidRed' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternSolidRed_redYuv' to 'tpgPatternSolidRe0iy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternSolidRed'.
INFO: [HLS 200-111]  Elapsed time: 2.144 seconds; current allocated memory: 536.922 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTemporalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTemporalRa'.
INFO: [HLS 200-111]  Elapsed time: 2.233 seconds; current allocated memory: 537.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternVerticalRa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternVerticalRa'.
INFO: [HLS 200-111]  Elapsed time: 3.841 seconds; current allocated memory: 537.286 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternHorizontal' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternHorizontal'.
INFO: [HLS 200-111]  Elapsed time: 1.735 seconds; current allocated memory: 537.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111]  Elapsed time: 3.84 seconds; current allocated memory: 540.325 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternBox' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternBox'.
INFO: [HLS 200-111]  Elapsed time: 3.436 seconds; current allocated memory: 540.936 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'tpgPatternCrossHair_whiYuv_2' to 'tpgPatternCrossHa1iI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHair'.
INFO: [HLS 200-111]  Elapsed time: 1.924 seconds; current allocated memory: 541.319 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternMask'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 541.531 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111]  Elapsed time: 1.743 seconds; current allocated memory: 542.443 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 2.027 seconds; current allocated memory: 543.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str].
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111]  Elapsed time: 11.516 seconds; current allocated memory: 544.303 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColordEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColoreOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColoribs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorkbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColormb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternDPColorncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckerocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckerqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckersc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCheckertde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternRainbowvdy_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHaCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternTartanCEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternZonePlaLf8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidBlYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidGrZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternSolidRe0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'base_v_tpg_0_0_tpgPatternCrossHa1iI_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_0_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_1_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_V_val_2_V_U(base_v_tpg_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:10 ; elapsed = 00:09:20 . Memory (MB): peak = 619.656 ; gain = 562.664
INFO: [SYSC 207-301] Generating SystemC RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix base_v_tpg_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Russell Bush/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 237.613 ; gain = 16.566
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 266.891 ; gain = 0.250
ipx::archive_core: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 267.934 ; gain = 0.203
INFO: [Common 17-206] Exiting Vivado at Tue Aug 14 13:45:40 2018...
INFO: [HLS 200-112] Total elapsed time: 734.561 seconds; peak allocated memory: 544.303 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 14 13:45:41 2018...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgBackground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgForeground.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternBox.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerBoa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHair.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHatch.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternMask.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlack.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlue.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGreen.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRed.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternSolidWhite.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTartanColo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternVerticalHo.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternVerticalRa.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlate.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_tpgPRBS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_OgC.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_v_tpg.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_int_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
INFO: [Common 17-14] Message 'IP_Flow 19-1971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
compile_c: Time (s): cpu = 00:00:02 ; elapsed = 00:12:54 . Memory (MB): peak = 288.551 ; gain = 7.723
Command: synth_design -top base_v_tpg_0_0 -part xc7z020clg400-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 406.789 ; gain = 118.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/synth/base_v_tpg_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v:381]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi' (1#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_AXIvideo2MultiPixStr' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:87]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_reg_unsigned_short_s' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_reg_unsigned_short_s' (2#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:1037]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_AXIvideo2MultiPixStr' (3#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternRainbow' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:44]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternRainbowvdy' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternRainbowvdy_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:27]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:28]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:31]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternRainbowvdy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:32]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternRainbowvdy_rom' (4#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternRainbowvdy' (5#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:71]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_wdI' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0' (6#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_wdI' (7#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_wdI.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_xdS' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_xdS_DSP48_1' (8#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_xdS' (9#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_xdS.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_yd2' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_yd2_DSP48_2' (10#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_yd2' (11#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_yd2.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_zec' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3' (12#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_zec' (13#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_zec.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Aem' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4' (14#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Aem' (15#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Aem.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Bew' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5' (16#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Bew' (17#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:435]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:439]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:473]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:475]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:553]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:569]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:571]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:573]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:575]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:577]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternRainbow' (18#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorSqu' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:50]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorbkb' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorbkb_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorbkb_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorbkb_rom' (19#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorbkb' (20#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorcud' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorcud_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorcud_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorcud_rom' (21#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorcud' (22#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorcud.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColordEe' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColordEe_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColordEe_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColordEe_rom' (23#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColordEe' (24#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColordEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoreOg' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoreOg_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColoreOg_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoreOg_rom' (25#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoreOg' (26#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoreOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorfYi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorfYi_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorfYi_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorfYi_rom' (27#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorfYi' (28#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorfYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorg8j' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorg8j_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorg8j_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorg8j_rom' (29#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorg8j' (30#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorg8j.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorhbi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorhbi_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorhbi_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorhbi_rom' (31#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorhbi' (32#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorhbi.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoribs' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoribs_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColoribs_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoribs_rom' (33#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColoribs' (34#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColoribs.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorjbC' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorjbC_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorjbC_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorjbC_rom' (35#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorjbC' (36#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorjbC.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorkbM' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorkbM_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorkbM_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorkbM_rom' (37#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorkbM' (38#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorlbW' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorlbW_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorlbW_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorlbW_rom' (39#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorlbW' (40#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorlbW.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColormb6' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColormb6_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColormb6_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColormb6_rom' (41#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColormb6' (42#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColormb6.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorncg' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorncg_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternDPColorncg_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorncg_rom' (43#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorncg' (44#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorncg.v:43]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:621]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:637]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:695]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:763]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorSqu' (45#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorSqu.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerocq' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerocq_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckerocq_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerocq_rom' (46#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerocq' (47#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerocq.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerqcK' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerqcK_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckerqcK_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerqcK_rom' (48#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckerqcK' (49#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckerqcK.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckersc4' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckersc4_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckersc4_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckersc4_rom' (50#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckersc4' (51#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckersc4.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckertde' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCheckertde_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCheckertde_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckertde_rom' (52#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCheckertde' (53#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCheckertde.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternTartanCEe0' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternTartanCEe0_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternTartanCEe0_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternTartanCEe0_rom' (55#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternTartanCEe0' (56#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTartanCEe0.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaCeG' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaCeG_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHaCeG_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaCeG_rom' (58#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaCeG' (59#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaCeG.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaDeQ' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom' (60#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHaDeQ' (61#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHaDeQ.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_reg_ap_uint_10_s' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_reg_ap_uint_10_s' (62#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternZonePlaLf8' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternZonePlaLf8_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternZonePlaLf8_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternZonePlaLf8_rom' (64#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternZonePlaLf8' (65#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_reg_int_s' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_reg_int_s' (66#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_am_addmul_1Mgi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_am_addmul_1Mgi_DSP48_6' (67#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_am_addmul_1Mgi' (68#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_am_addmul_1Mgi.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Ngs' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Ngs_DSP48_7' (69#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_Ngs' (70#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Ngs.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_OgC' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8' (71#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mac_muladd_OgC' (72#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_OgC.v:34]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9' (73#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:4]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM' (74#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mul_mul_9nsPgM.v:14]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternColorBars' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:447]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:451]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:455]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternColorBars' (76#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorRam' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:151]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:155]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:159]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:185]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:187]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPColorRam' (77#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPColorRam.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidBlYie' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidBlYie_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidBlYie_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidBlYie_rom' (80#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidBlYie' (81#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidBlYie.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidGrZio' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidGrZio_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidGrZio_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidGrZio_rom' (83#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidGrZio' (84#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidGrZio.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidRe0iy' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternSolidRe0iy_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternSolidRe0iy_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidRe0iy_rom' (86#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternSolidRe0iy' (87#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternSolidRe0iy.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternHorizontal' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:111]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:113]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternHorizontal' (92#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternHorizontal.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternTemporalRa' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v:30]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternTemporalRa' (93#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternTemporalRa.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternDPBlackWhi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v:28]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternDPBlackWhi' (94#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternDPBlackWhi.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHa1iI' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHa1iI_rom' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:21]
INFO: [Synth 8-3876] $readmem data file './base_v_tpg_0_0_tpgPatternCrossHa1iI_rom.dat' is read successfully [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:24]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHa1iI_rom' (97#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_tpgPatternCrossHa1iI' (98#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternCrossHa1iI.v:43]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_MultiPixStream2AXIvi' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:81]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:324]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:350]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:376]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:438]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_MultiPixStream2AXIvi' (102#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_fifo_w8_d2_A' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'base_v_tpg_0_0_fifo_w8_d2_A_shiftReg' [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_fifo_w8_d2_A_shiftReg' (103#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0_fifo_w8_d2_A' (104#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'base_v_tpg_0_0' (106#1) [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/synth/base_v_tpg_0_0.v:57]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternMask has unconnected port maskId[7]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternMask has unconnected port maskId[6]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternMask has unconnected port maskId[5]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternMask has unconnected port maskId[4]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternMask has unconnected port maskId[3]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternCrossHa1iI has unconnected port reset
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorR[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorG[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port boxColorB[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternBox has unconnected port color[0]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[7]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[6]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[5]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[4]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[3]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[2]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternDPBlackWhi has unconnected port x[1]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[7]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[6]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[5]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[4]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[3]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[2]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port x[1]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPRBS has unconnected port color[0]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternCrossHaDeQ has unconnected port reset
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[7]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[6]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[5]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[4]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[3]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[2]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidBlack has unconnected port x[1]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternCrossHaCeG has unconnected port reset
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[11]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[10]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[9]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[8]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[7]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[6]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[5]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[4]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[3]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[2]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidWhite has unconnected port x[1]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRe0iy has unconnected port reset
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[15]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[14]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[13]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[12]
WARNING: [Synth 8-3331] design base_v_tpg_0_0_tpgPatternSolidRed has unconnected port x[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 497.477 ; gain = 208.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 497.477 ; gain = 208.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 497.477 ; gain = 208.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/base_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/base_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 853.910 ; gain = 0.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 853.910 ; gain = 565.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 853.910 ; gain = 565.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 853.910 ; gain = 565.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_129_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:41]
WARNING: [Synth 8-6014] Unused sequential element q1_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:51]
WARNING: [Synth 8-6014] Unused sequential element q2_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbowvdy.v:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_624_pp0_iter2_reg_reg' and it is trimmed from '16' to '1' bits. [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:340]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_624_pp0_iter1_reg_reg' and it is trimmed from '16' to '1' bits. [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:330]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_read_reg_624_reg' and it is trimmed from '16' to '1' bits. [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternRainbow.v:329]
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_65_fu_400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_32_fu_523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_106_fu_380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_33_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_82_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_221_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_92_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_126_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_51_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_57_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_49_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_55_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_64_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_24_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1022_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_368_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_s_fu_105_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_89_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_45_fu_56_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_404_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'base_v_tpg_0_0_v_tpg_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 853.910 ; gain = 565.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_129_fu_351_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp2_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_141_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_125_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "phitmp5_fu_452_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_v_tpg_mac_muladd_Bew.v:26]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_32_fu_523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_63_fu_394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_65_fu_400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_66_fu_406_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_57_fu_345_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_55_fu_323_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_106_fu_380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_102_fu_325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_100_fu_285_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_33_fu_364_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_29_fu_315_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_227_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_fu_221_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_82_fu_303_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_83_fu_309_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_int_s_fu_243/ap_return_reg' and it is trimmed from '31' to '16' bits. [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5546] ROM "tmp_13_fu_249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_150_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tpgSinTableArray_U/base_v_tpg_0_0_tpgPatternZonePlaLf8_rom_U/q0_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_tpgPatternZonePlaLf8.v:33]
WARNING: [Synth 8-6014] Unused sequential element grp_reg_int_s_fu_243/ap_return_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.srcs/sources_1/bd/base/ip/base_v_tpg_0_0/hdl/verilog/base_v_tpg_0_0_reg_int_s.v:33]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_92_fu_192_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_91_fu_186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_154_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp2_fu_140_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_62_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_100_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_22_fu_102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_66_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_77_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_76_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_48_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_53_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_59_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_51_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_57_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_49_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_55_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_58_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_40_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_863/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_907/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/\call_ret15_tpgPRBS_fu_987/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_930/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_918/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_1000/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_u_U/base_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_709_u_U/base_v_tpg_0_0_tpgPatternDPColormb6_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_u386_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_u_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_969/whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_942/bluYuv_U/base_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_960/redYuv_U/base_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/\blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidBlack_fu_978/\blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/\grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_g_U/base_v_tpg_0_0_tpgPatternDPColorg8j_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_VESA_2_U/base_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_VESA_2_U/base_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_g393_U/base_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_u387_U/base_v_tpg_0_0_tpgPatternCheckertde_rom_U/q0_reg[7]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelRgb_g392_U/base_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_y388_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelRgb_g_U/base_v_tpg_0_0_tpgPatternDPColordEe_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_y_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_v_U/base_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_709_v_U/base_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[0]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_709_y_U/base_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[1]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_v_U/base_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_v_U/base_v_tpg_0_0_tpgPatternDPColorlbW_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/\DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[2]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[3]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[4]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_709_v_U/base_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_709_v_U/base_v_tpg_0_0_tpgPatternDPColorncg_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_v384_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_883/tpgBarSelYuv_v_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_b_U/base_v_tpg_0_0_tpgPatternDPColorhbi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[5]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/\tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelYuv_601_y_U/base_v_tpg_0_0_tpgPatternDPColoribs_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_731/DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelYuv_y389_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/tpgBarSelRgb_b395_U/base_v_tpg_0_0_tpgPatternDPColoreOg_rom_U/q0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelYuv_y388_U/base_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/q0_reg[6]' (FDE) to 'inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_809/tpgBarSelRgb_r390_U/base_v_tpg_0_0_tpgPatternDPColorcud_rom_U/q0_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_776/\tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/\ap_phi_reg_pp0_iter1_hHatch_3_reg_122_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_842/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/base_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgForeground_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiPixStr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/tpgBackground_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\v_tpg_CTRL_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (v_tpg_CTRL_s_axi_U/rdata_reg[31]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStr_U0/ap_done_reg_reg) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternRainbow.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternRainbow.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (DPtpgBarSelRgb_CEA_r_U/base_v_tpg_0_0_tpgPatternDPColorfYi_rom_U/q0_reg[2]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorSqu.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_3_0_reg[2]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (hBarSel_3_0_reg[1]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[7]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (tpgBarSelYuv_v385_U/base_v_tpg_0_0_tpgPatternCheckersc4_rom_U/q0_reg[6]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCheckerBoa.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternTartanColo.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter1_hHatch_3_reg_122_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (blkYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (whiYuv_1_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternCrossHatch.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter2_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter3_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[18]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[17]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[16]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[15]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[14]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[13]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[12]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[11]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[10]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[9]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[8]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[7]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[6]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[5]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[4]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[3]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[2]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[1]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (tmp_32_tr_reg_432_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternZonePlate.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternColorBars.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternColorBars.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[15]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[14]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[13]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[12]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[11]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[10]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[9]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (rampVal_2_reg[8]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternDPColorRam.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternVerticalRa.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternVerticalHo.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidBlue.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidBlue.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[6]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidGreen.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidRed.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidRed.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (whiYuv_U/base_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/q0_reg[8]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidWhite.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (blkYuv_U/base_v_tpg_0_0_tpgPatternCrossHaDeQ_rom_U/q0_reg[6]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternSolidBlack.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgPatternHorizontal.
WARNING: [Synth 8-3332] Sequential element (call_ret15_tpgPRBS_fu_987/ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module base_v_tpg_0_0_tpgBackground.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_CS_fsm_reg[0]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternBox_fu_349/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/ap_enable_reg_pp0_iter1_reg) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/ap_done_reg_reg) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgForeground_U0/grp_tpgPatternCrossHair_fu_376/whiYuv_2_U/base_v_tpg_0_0_tpgPatternCrossHa1iI_rom_U/q0_reg[3]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (MultiPixStream2AXIvi_U0/ap_done_reg_reg) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 853.910 ; gain = 565.359
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_0/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_1/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_Ui_3_2/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 939.938 ; gain = 651.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 946.711 ; gain = 658.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter2_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter3_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[7]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[6]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[5]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[4]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[3]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[2]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[1]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (tpgBackground_U0/ap_phi_reg_pp0_iter4_outpix_val_V_0_2_reg_629_reg[0]) is unused and will be removed from module base_v_tpg_0_0_v_tpg.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tpgBackground_U0/grp_tpgPatternSolidGreen_fu_951/grnYuv_U/base_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/q0_reg[7] )
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_722/tpgSinTableArray_9bi_U/base_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:01:56 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:01:57 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   218|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     1|
|6     |DSP48E1_4 |     1|
|7     |DSP48E1_7 |     1|
|8     |DSP48E1_8 |     2|
|9     |DSP48E1_9 |     1|
|10    |LUT1      |   125|
|11    |LUT2      |   342|
|12    |LUT3      |   746|
|13    |LUT4      |   523|
|14    |LUT5      |   535|
|15    |LUT6      |  1195|
|16    |MUXF7     |   267|
|17    |MUXF8     |   108|
|18    |RAMB18E1  |     2|
|19    |SRL16E    |     5|
|20    |SRLC32E   |     3|
|21    |FDRE      |  2006|
|22    |FDSE      |    61|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1021.383 ; gain = 732.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 284 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1021.383 ; gain = 376.398
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:01:57 . Memory (MB): peak = 1021.383 ; gain = 732.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 606 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
606 Infos, 374 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:05 . Memory (MB): peak = 1021.383 ; gain = 732.832
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'Z:/Projects/piSmasher/piSmasher-testing/hdmi-dynamic/hdmi-dynamic.runs/base_v_tpg_0_0_synth_1/base_v_tpg_0_0.dcp' has been generated.
