// Seed: 448140271
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1
);
  initial begin
    id_1 = (id_0);
  end
endmodule
