$date
	Tue Nov 24 15:01:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module d_en_tb $end
$var wire 1 ! o $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ en $end
$scope module cut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 ! o $end
$var wire 1 % g $end
$var wire 1 & f $end
$scope module i0 $end
$var wire 2 ' in [1:0] $end
$var wire 1 $ sel $end
$var reg 1 % o $end
$upscope $end
$scope module i1 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_tb $end
$var wire 1 ( q $end
$var reg 1 ) clk $end
$var reg 1 * d $end
$scope module cut $end
$var wire 1 ) clk $end
$var wire 1 * d $end
$var reg 1 ( q $end
$upscope $end
$upscope $end
$scope module ff_d_en_tb $end
$var wire 1 + q $end
$var reg 1 , clk $end
$var reg 1 - d $end
$var reg 1 . en $end
$scope module cut $end
$var wire 1 , clk $end
$var wire 1 - d $end
$var wire 1 . en $end
$var reg 1 + q $end
$upscope $end
$upscope $end
$scope module ff_d_r_tb $end
$var wire 1 / q $end
$var reg 1 0 clk $end
$var reg 1 1 d $end
$var reg 1 2 rst $end
$scope module cut $end
$var wire 1 0 clk $end
$var wire 1 1 d $end
$var wire 1 2 rst $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$scope module ff_d_tb $end
$var wire 1 3 q $end
$var reg 1 4 clk $end
$var reg 1 5 d $end
$scope module cut $end
$var wire 1 4 clk $end
$var wire 1 5 d $end
$var reg 1 3 q $end
$upscope $end
$upscope $end
$scope module ff_jk_tb $end
$var wire 1 6 q $end
$var reg 1 7 clk $end
$var reg 1 8 j $end
$var reg 1 9 k $end
$scope module cut $end
$var wire 1 7 clk $end
$var wire 1 8 j $end
$var wire 1 9 k $end
$var reg 1 6 q $end
$upscope $end
$upscope $end
$scope module ff_sr_tb $end
$var wire 1 : q $end
$var reg 1 ; clk $end
$var reg 1 < rst $end
$var reg 1 = set $end
$scope module cut $end
$var wire 1 ; clk $end
$var wire 1 < rst $end
$var wire 1 = set $end
$var reg 1 : q $end
$upscope $end
$upscope $end
$scope module ff_t_tb $end
$var wire 1 > q $end
$var reg 1 ? clk $end
$var reg 1 @ toggle $end
$scope module cut $end
$var wire 1 ? clk $end
$var wire 1 @ toggle $end
$var reg 1 > q $end
$upscope $end
$upscope $end
$scope module mul_3_tb $end
$var wire 1 A out $end
$var reg 1 B clk $end
$var reg 1 C in $end
$scope module cut $end
$var wire 1 B clk $end
$var wire 1 C in $end
$var wire 1 D h $end
$var wire 1 E g $end
$var reg 1 F f $end
$var reg 1 A out $end
$scope module i0 $end
$var wire 1 B clk $end
$var wire 1 F d $end
$var reg 1 E q $end
$upscope $end
$scope module i1 $end
$var wire 1 B clk $end
$var wire 1 E d $end
$var reg 1 D q $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux2_1_tb $end
$var wire 1 G o $end
$var reg 2 H in [1:0] $end
$var reg 1 I sel $end
$var integer 32 J i [31:0] $end
$scope module cut $end
$var wire 2 K in [1:0] $end
$var wire 1 I sel $end
$var reg 1 G o $end
$upscope $end
$upscope $end
$scope module sr_gates_tb $end
$var wire 1 L q_bar $end
$var wire 1 M q $end
$var reg 1 N r $end
$var reg 1 O s $end
$scope module cut $end
$var wire 1 N r $end
$var wire 1 O s $end
$var wire 1 P g $end
$var wire 1 Q f $end
$var reg 1 M q $end
$var reg 1 L q_bar $end
$scope module i0 $end
$var wire 1 N x $end
$var wire 1 P y $end
$var reg 1 Q z $end
$upscope $end
$scope module i1 $end
$var wire 1 O x $end
$var wire 1 Q y $end
$var reg 1 P z $end
$upscope $end
$upscope $end
$upscope $end
$scope module sr_tb $end
$var wire 1 R q $end
$var reg 1 S clk $end
$var reg 1 T rst $end
$var reg 1 U set $end
$scope module cut $end
$var wire 1 S clk $end
$var wire 1 T rst $end
$var wire 1 U set $end
$var reg 1 R q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0U
1T
0S
xR
0Q
1P
0O
1N
0M
1L
bx K
b0 J
xI
bx H
xG
0F
0E
0D
0C
1B
0A
0@
0?
0>
0=
1<
0;
x:
19
08
07
x6
05
04
03
12
01
00
0/
1.
0-
0,
x+
0*
0)
x(
b0 '
0&
0%
1$
0#
0"
0!
$end
#50
0R
0:
06
0+
0(
0L
1M
1Q
0P
1S
1O
0N
0B
1?
1;
17
14
02
10
1,
1)
1"
#60
1R
1(
1%
0T
1U
1@
0<
1=
09
18
15
11
1-
1*
b10 '
1#
#90
0R
0(
0%
1T
0U
0@
1<
0=
19
08
05
01
0-
0*
b0 '
0#
#100
1L
0M
1P
0Q
0G
0S
0O
1N
1B
0?
0;
07
04
00
0,
0)
0"
b1 J
b0 H
b0 K
0I
#101
1A
1F
1C
#140
1%
0T
1U
1@
0<
1=
09
18
15
11
1-
1*
b10 '
1#
#150
1R
1>
1:
16
13
1/
1+
1(
b11 '
1!
1&
1S
0N
0B
1?
1;
17
14
10
1,
1)
1"
#200
0F
1E
0L
0P
0S
1O
1N
1B
0?
0;
07
04
00
0,
0)
0"
b10 J
1I
#202
0C
#210
0%
0@
1<
0=
19
08
05
01
0-
b1 '
0#
#230
0/
12
#240
02
#250
0:
06
03
0+
b0 '
0!
0&
1S
0B
1?
1;
17
14
10
1,
1)
1"
#270
0R
0(
1T
0U
0*
#300
1D
0E
1G
0S
1B
0?
0;
07
04
00
0,
0)
0"
b11 J
b1 H
b1 K
0I
#330
1@
#340
0T
1U
1*
#350
1R
0>
1(
1S
0B
1?
1;
17
14
10
1,
1)
1"
0.
0$
#360
0<
1=
09
18
15
11
1-
b10 '
1#
#380
0@
#400
0A
0D
0G
0S
1B
0?
0;
07
04
00
0,
0)
0"
b100 J
1I
#410
1<
0=
19
08
05
01
0-
b0 '
0#
1T
0U
0*
#430
1@
#440
1-
b10 '
1#
#450
0R
1>
0(
1S
0B
1?
1;
17
14
10
1,
1)
1"
#460
0<
1=
09
18
15
11
#470
1R
1(
0T
1U
1*
#500
0S
1B
0?
0;
07
04
00
0,
0)
0"
b101 J
b10 H
b10 K
0I
#503
1A
1F
1C
#550
0B
#600
0F
1E
1G
1B
b110 J
1I
#650
0B
#700
1D
0E
1B
b111 J
b11 H
b11 K
0I
#704
0C
#750
0B
#800
0A
0D
1%
1B
b1000 J
1I
1.
1$
#850
0B
#900
1B
#950
0B
#1000
1B
#1005
1A
1F
1C
#1050
0B
#1100
0F
1E
1B
#1150
0B
#1200
0E
1D
1B
#1250
0B
#1300
1F
0D
1B
#1306
0A
0F
0C
#1350
0B
#1400
1B
#1450
0B
#1500
1B
