module wideexpr_00317(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (2'sb10)>>($signed((ctrl[2]?$signed((6'sb111101)>>>(((4'sb0000)<<(s0))<<<({u5}))):u4)));
  assign y1 = ((+(+(~(((ctrl[5]?(1'sb0)>=(5'sb01001):(5'b00001)<<<(s5)))<<<(5'sb10111)))))^~(+(2'sb00)))<<({({4{4'b0001}})<(u4),$unsigned(s4),$signed(-(((+($unsigned(6'sb001111)))<<<(-(s2)))+(s3))),{4{((5'sb00010)<<({4{6'sb000011}}))^((ctrl[7]?s0:-({(5'b10110)==(6'b100011)})))}}});
  assign y2 = (u6)<<(s3);
  assign y3 = $signed((($signed(3'sb011))-({4'sb1011,((-((ctrl[7]?(2'b11)-(s5):s7)))-((ctrl[5]?4'sb1011:(-(s2))>>>(1'sb0))))+(($signed((s0)<<<(-(s4))))+(-(((s7)-(s1))<<<((s0)>>>(6'sb001000))))),!($signed(5'sb00100)),|(2'b11)}))>>>((($signed(&((ctrl[5]?-((5'sb01000)+(2'sb11)):((6'sb000110)<<(5'sb01101))>>(s3)))))<<<((ctrl[3]?(ctrl[4]?(ctrl[5]?^((s7)>>>(s3)):!(s3)):(ctrl[6]?({2{6'sb110001}})>({3{s4}}):(4'sb1000)>({4'sb0001,s3,s7}))):{6'sb000011,(((ctrl[4]?5'sb10101:2'sb11))|(+(s4)))<<<((ctrl[1]?4'sb0111:$signed(u2)))})))+(s3)));
  assign y4 = {1{((ctrl[1]?{($signed(u4))>>>($signed($unsigned(u0))),$signed($unsigned((2'sb01)<=(1'sb1))),(ctrl[0]?3'sb100:(ctrl[6]?(ctrl[3]?1'sb0:s4):$signed(2'b10)))}:{(u3)!=(((ctrl[2]?5'sb01100:6'sb011100))<<<((u1)<<(2'sb10))),+(+((s4)>>>(5'sb11011)))}))^~((ctrl[3]?(((ctrl[0]?{4{s5}}:(s0)<(s3)))<<((ctrl[6]?(2'sb11)!=(s5):(6'sb000101)>>(2'sb10))))<<<(((+(4'sb1011))>(s7))^(({3'sb011})-($signed(5'sb10111)))):((ctrl[0]?((s2)|(4'sb1010))&({s7,6'b011111}):6'sb101000))|($unsigned(((ctrl[2]?s2:s7))<<(~^(4'sb0100))))))}};
  assign y5 = {{4{(s0)<<(($signed({((ctrl[6]?2'b01:u3))>>($signed(4'b1101)),{2{6'sb110000}},-($signed(s3))}))^~(s0))}},~((+(((ctrl[4]?+((ctrl[4]?s2:1'sb0)):$signed((6'b001001)<=(u1))))<<(3'sb001)))>($signed((ctrl[3]?s1:s4))))};
  assign y6 = (4'sb0100)<<<((ctrl[7]?2'sb01:1'sb0));
  assign y7 = (((((~($signed($signed(4'sb1100))))>>((ctrl[1]?{2{(ctrl[6]?s0:s6)}}:s1)))<({($signed({s0,s2,s1}))==((ctrl[5]?(s4)>>>(u6):+(s0)))}))>>>(u4))<=({2{u3}}))<<({4{^((u6)>>>(((($signed(4'sb0110))+((s6)&(s0)))<<<(s6))>>(s2)))}});
endmodule
