<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/cc2538/include/cc2538.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <!--BEGIN SEARCHENGINE hidden-sm hidden-xs"-->
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
    var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replaceAll('href=\"../','href=\"');
    document.getElementById('MSearchResultsWindow').style.display='none';
    document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
    document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
    document.getElementById('doc-content').innerHTML=rhtml;
}finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event);
                              var r=document.getElementById('MSearchResultsWindow');
                              if(parseInt(r.style.left)<0)r.style.left=0;
                              var x=document.getElementById('MSearchResults');
                              if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                              var f=document.getElementById('riot-searchform');
                              if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('cc2538_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">cc2538.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">TI CC2538</a> &raquo; <a class="el" href="group__cpu__cc2538__regs.html">TI CC2538 CMSIS-style Headers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CC2538 MCU interrupt and register definitions.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CC2538 MCU interrupt and register definitions. </p>
<dl class="section author"><dt>Author</dt><dd>Ian Martin <a href="#" onclick="location.href='mai'+'lto:'+'ian'+'@l'+'oci'+'co'+'ntr'+'ol'+'s.c'+'om'; return false;">ian@l<span style="display: none;">.nosp@m.</span>ocic<span style="display: none;">.nosp@m.</span>ontro<span style="display: none;">.nosp@m.</span>ls.c<span style="display: none;">.nosp@m.</span>om</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>
</div><div class="textblock"><code>#include &lt;core_cm3.h&gt;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for cc2538.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc2538_8h__incl.svg" width="146" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="cc2538_8h__dep__incl.svg" width="1235" height="231"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="cc2538_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gac6a3f185c4640e06443c18b3c8d93f53">__CM3_REV</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:gac6a3f185c4640e06443c18b3c8d93f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M3 Processor and Core Peripherals.  <a href="group__CC2538__cmsis.html#gac6a3f185c4640e06443c18b3c8d93f53">More...</a><br /></td></tr>
<tr class="separator:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4127d1b31aaf336fab3d7329d117f448"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC2538 does provide a MPU. <br /></td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gae3fe3587d5100c787e02102ce3944460"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC2538 uses 3 Bits for the Priority Levels. <br /></td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab58771b4ec03f9bdddc84770f7c95c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 if different SysTick Config is used. <br /></td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af118eaf36a85b5c5595b4d4a7aed8f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af118eaf36a85b5c5595b4d4a7aed8f87">IEEE_ADDR_MSWORD</a>&#160;&#160;&#160;( *(const uint32_t*)0x00280028 )</td></tr>
<tr class="memdesc:af118eaf36a85b5c5595b4d4a7aed8f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMSIS includes.  <a href="#af118eaf36a85b5c5595b4d4a7aed8f87">More...</a><br /></td></tr>
<tr class="separator:af118eaf36a85b5c5595b4d4a7aed8f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3e76b5b65a2dac310bc246b8e12c2c"><td class="memItemLeft" align="right" valign="top"><a id="a5f3e76b5b65a2dac310bc246b8e12c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5f3e76b5b65a2dac310bc246b8e12c2c">IEEE_ADDR_LSWORD</a>&#160;&#160;&#160;( *(const uint32_t*)0x0028002c )</td></tr>
<tr class="memdesc:a5f3e76b5b65a2dac310bc246b8e12c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Least-significant 32 bits of the IEEE address. <br /></td></tr>
<tr class="separator:a5f3e76b5b65a2dac310bc246b8e12c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="memdesc:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH base address. <br /></td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:ga05e8f3d2e5868754a7cd88614955aecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM base address. <br /></td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__Peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga9171f49478fa86d932f89e78e73b88b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral base address. <br /></td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__cpu__specific__Peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;0x22000000</td></tr>
<tr class="memdesc:gad3548b6e2f017f39d399358f3ac98454"><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM base address in the bit-band region. <br /></td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dfc9e4b3f969e506243b1400767e03"><td class="memItemLeft" align="right" valign="top"><a id="ad0dfc9e4b3f969e506243b1400767e03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad0dfc9e4b3f969e506243b1400767e03">XOSC32M_FREQ</a>&#160;&#160;&#160;32000000U</td></tr>
<tr class="memdesc:ad0dfc9e4b3f969e506243b1400767e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 MHz external oscillator/clock frequency <br /></td></tr>
<tr class="separator:ad0dfc9e4b3f969e506243b1400767e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab967751bbc50aacdfd19d927d0ed3811"><td class="memItemLeft" align="right" valign="top"><a id="ab967751bbc50aacdfd19d927d0ed3811"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab967751bbc50aacdfd19d927d0ed3811">RCOSC16M_FREQ</a>&#160;&#160;&#160;16000000U</td></tr>
<tr class="memdesc:ab967751bbc50aacdfd19d927d0ed3811"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 MHz internal RC oscillator frequency <br /></td></tr>
<tr class="separator:ab967751bbc50aacdfd19d927d0ed3811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b793819e12150b9a928ea536ddc47e8"><td class="memItemLeft" align="right" valign="top"><a id="a2b793819e12150b9a928ea536ddc47e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2b793819e12150b9a928ea536ddc47e8">XOSC32K_FREQ</a>&#160;&#160;&#160;32768U</td></tr>
<tr class="memdesc:a2b793819e12150b9a928ea536ddc47e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 KHz external oscillator/clock frequency <br /></td></tr>
<tr class="separator:a2b793819e12150b9a928ea536ddc47e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2eb97f48f72c1f26a2babe2ecba14a"><td class="memItemLeft" align="right" valign="top"><a id="a6b2eb97f48f72c1f26a2babe2ecba14a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6b2eb97f48f72c1f26a2babe2ecba14a">RCOSC32K_FREQ</a>&#160;&#160;&#160;32753U</td></tr>
<tr class="memdesc:a6b2eb97f48f72c1f26a2babe2ecba14a"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 KHz internal RC oscillator frequency <br /></td></tr>
<tr class="separator:a6b2eb97f48f72c1f26a2babe2ecba14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed21d10191a59a195f6a633c3defac70"><td class="memItemLeft" align="right" valign="top"><a id="aed21d10191a59a195f6a633c3defac70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aed21d10191a59a195f6a633c3defac70">CC2538_VTOR_ALIGN</a>&#160;&#160;&#160;512</td></tr>
<tr class="memdesc:aed21d10191a59a195f6a633c3defac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">CC2538 Vector Table alignment. <br /></td></tr>
<tr class="separator:aed21d10191a59a195f6a633c3defac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a068f22e8748490a08abf861eff38cc84"><td class="memItemLeft" align="right" valign="top"><a id="a068f22e8748490a08abf861eff38cc84"></a>
typedef volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a></td></tr>
<tr class="memdesc:a068f22e8748490a08abf861eff38cc84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Least-significant 32 bits of the IEEE address. <br /></td></tr>
<tr class="separator:a068f22e8748490a08abf861eff38cc84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga666eb0caeb12ec0e281415592ae89083"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> { <br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7f2f55a44c90ce2ace7cb91d0dc8c851">ResetHandler_IRQn</a> = -15, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = - 5, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = - 4, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = - 2, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = - 1, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8e32f2aa19b05013d98afc15cfd5fc08">GPIO_PORT_A_IRQn</a> = 0, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ac5e298d40f584dab4f111855fc54641e">GPIO_PORT_B_IRQn</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aaad4a27be6c070cc8854358d02d0f85f">GPIO_PORT_C_IRQn</a> = 2, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a64401bc2c3bcdc57c0022a30db1575b5">GPIO_PORT_D_IRQn</a> = 3, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a> = 5, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a000550a0ffe3c6120a93a0746a8f8136">SSI0_IRQn</a> = 7, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adf8c31fe1c7ade2eb05f1414710dbce7">I2C_IRQn</a> = 8, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a> = 14, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a> = 18, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae99b69c10c90d2e44232124175db3980">GPTIMER_0A_IRQn</a> = 19, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ad36ac796d320b4cf08b3b89d0b4ae3b3">GPTIMER_0B_IRQn</a> = 20, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ac324cb6e51ca3a823458643df1587292">GPTIMER_1A_IRQn</a> = 21, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3c7fd402990292b33d191f7d7ed4fb08">GPTIMER_1B_IRQn</a> = 22, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0276eb18a6d64a50f5fb111ab98d779e">GPTIMER_2A_IRQn</a> = 23, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a88b1f4712b30b4e4650f63713328dd30">GPTIMER_2B_IRQn</a> = 24, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4feccd94921336b9c323edf908d7073c">ADC_CMP_IRQn</a> = 25, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4f2d4f953e6d0009f399e8e1d3901eae">RF_RXTX_ALT_IRQn</a> = 26, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5416c26e39b69b5feba07bb9d13457e0">RF_ERR_ALT_IRQn</a> = 27, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083add10da9a1a5e5e1e0dee0e493ea1763b">SYS_CTRL_IRQn</a> = 28, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9f5a03f4161780a73b281d15a00fa70f">FLASH_CTRL_IRQn</a> = 29, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aebc2522390dd711a5a5c1942624fa90a">AES_ALT_IRQn</a> = 30, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a2d0030d6233d24a0a4eb79c897097724">PKA_ALT_IRQn</a> = 31, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aee71dac4cdac539450a28f0a064c4b7f">SM_TIMER_ALT_IRQn</a> = 32, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a9038f684debf4ef133eb682e1da3aa3b">MAC_TIMER_ALT_IRQn</a> = 33, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ae74ee5cf824df05c2ea89c03bc259a19">SSI1_IRQn</a> = 34, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7fe9eabbcd5f0be5618c1b4e93003fa9">GPTIMER_3A_IRQn</a> = 35, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083afab214cc2ec46aa1fb14ef124ea98908">GPTIMER_3B_IRQn</a> = 36, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0637125132f84f80c98f43d82213d948">UDMA_IRQn</a> = 46, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3422683d3f176ac107eef744cde44648">UDMA_ERR_IRQn</a> = 47, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5078f46ddc47f29eae4aa40bd57d1692">USB_IRQn</a> = 140, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a30d77060a5691a682b47df45f5e44024">RF_RXTX_IRQn</a> = 141, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7bc35f4fd7092a4028b762ba219d874e">RF_ERR_IRQn</a> = 142, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a847dc5472a69022647730f0193930e92">AES_IRQn</a> = 143, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a250f9dab2a4746b08cbe483603801a3d">PKA_IRQn</a> = 144, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a91d7225d5c490aa6c661c5846983bc8e">SM_TIMER_IRQn</a> = 145, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ac43b1c60a3148e3e8a319ee372f9c0ab">MACTIMER_IRQn</a> = 146, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a80bbec9a16e6c5b75d55e20b1a318c22">PERIPH_COUNT_IRQn</a> = (MACTIMER_IRQn + 1), 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a7f2f55a44c90ce2ace7cb91d0dc8c851">ResetHandler_IRQn</a> = -15, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = - 5, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = - 4, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = - 2, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = - 1, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aa5e8b659db971fedb0f126b086bbca0c">EDGE_DETECT_IRQN</a> = 0, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8a25366a4b88aeab327f218aaf7c51ed">I2C_IRQN</a> = 1, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a1a2ab5ba3c3e1a47ff5c960395250a18">RF_CPE1_IRQN</a> = 2, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aac81ee131cdf33fbb28365d9fe1d3802">PKA_IRQN</a> = 3, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a34832ff66e033e08279ac6ba43b77eed">AON_RTC_IRQN</a> = 4, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a07cd15767db464bed09ba2bf661c5c94">UART0_IRQN</a> = 5, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a1a4170338bf8c34c777f8f3804cb612c">AON_AUX_SWEV0_IRQN</a> = 6, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adba67235f2c196fe13f1fff046d60bb1">SSI0_IRQN</a> = 7, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a68c2d677d3fa4e6f2298c0797ed2c46a">SSI1_IRQN</a> = 8, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a93af1d8476e3321eb451e12adbb597ef">RF_CPE0_IRQN</a> = 9, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a8cc607a579dbc373aad235c23f59309a">RF_HW_IRQN</a> = 10, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a96b7189a3c40672d9158b3e4b319aea6">RF_CMD_ACK_IRQN</a> = 11, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a48cfda9c567bdb8337f7cdab6d81e7e3">I2S_IRQN</a> = 12, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083aee95b943b03af7185d8ac686c60af94a">AON_AUX_SWEV1_IRQN</a> = 13, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a31d1bf3d0418bf5f8fa9df17582b5031">WATCHDOG_IRQN</a> = 14, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a1b1fa881e3cb68cd50b15b4208f4d7c9">GPTIMER_0A_IRQN</a> = 15, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a054168140252ec96dbea83da9b11833c">GPTIMER_0B_IRQN</a> = 16, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083acafe0c176bd8a052750d113f7d9f5eed">GPTIMER_1A_IRQN</a> = 17, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ac5054f5848bf86b2d3157b486e855e9c">GPTIMER_1B_IRQN</a> = 18, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0ad8abe6074c3bcccca30cd4cfa65643">GPTIMER_2A_IRQN</a> = 19, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0d0f820ec6619226cf9994e78b544210">GPTIMER_2B_IRQN</a> = 20, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3d1e37c008e111e8b7ef2512babcf29c">GPTIMER_3A_IRQN</a> = 21, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a5ba575acbc1934c04ee9586d4d1e46ac">GPTIMER_3B_IRQN</a> = 22, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ac88ef392c8467ccf2e59309eb6adf602">CRYPTO_IRQN</a> = 23, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a97c25aea01e6fffda490f6bec8cad759">UDMA_IRQN</a> = 24, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a6007aeaeb84bce22386ac55b3aa4640e">UDMA_ERR_IRQN</a> = 25, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a4cecc4b0e438df4b7dbde6d7d5702123">FLASH_CTRL_IRQN</a> = 26, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083ab0d968b599df2b874246684cdd8d65b9">SW0_IRQN</a> = 27, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a20b5e1af11aab95d834bd0d54dd876e8">AUX_COMBO_IRQN</a> = 28, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083adad116bc3372454170805f0e5796557f">AON_PRG0_IRQN</a> = 29, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a3b72c933b382e3758af77f6cc09962dd">PROG_IRQN</a> = 30, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a850f7c690531a440ed28f110843720ae">AUX_COMPA_IRQN</a> = 31, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a0c1b03fd3ead0c81ba84650e6d5d7ffa">AUX_ADC_IRQN</a> = 32, 
<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083af9c5f659996730f4b68f380eff6090e8">TRNG_IRQN</a> = 33, 
<br />
&#160;&#160;<a class="el" href="group__CC13x2__cmsis.html#gga666eb0caeb12ec0e281415592ae89083a43a4ccf25be34e0742d054c093d83402">IRQN_COUNT</a> = (TRNG_IRQN + 1)
<br />
 }<tr class="memdesc:ga666eb0caeb12ec0e281415592ae89083"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Number Definition.  <a href="group__CC2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga666eb0caeb12ec0e281415592ae89083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3af4a32370fb28c4ade8bf2add80251"><td class="memItemLeft" align="right" valign="top">
typedef enum <a class="el" href="group__CC2538__cmsis.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></td></tr>
<tr class="memdesc:gac3af4a32370fb28c4ade8bf2add80251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Number Definition. <br /></td></tr>
<tr class="separator:gac3af4a32370fb28c4ade8bf2add80251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Cortex-M3 core interrupt handlers</h2></td></tr>
<tr class="memitem:gae7ee340978f5c25f52f0cad1457c6616"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a> (void)</td></tr>
<tr class="memdesc:gae7ee340978f5c25f52f0cad1457c6616"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset handler. <br /></td></tr>
<tr class="separator:gae7ee340978f5c25f52f0cad1457c6616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a> (void)</td></tr>
<tr class="memdesc:ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">NMI handler. <br /></td></tr>
<tr class="separator:ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bffc10d5bd4106753b7c30e86903bea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga2bffc10d5bd4106753b7c30e86903bea">HardFault_Handler</a> (void)</td></tr>
<tr class="memdesc:ga2bffc10d5bd4106753b7c30e86903bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard fault handler. <br /></td></tr>
<tr class="separator:ga2bffc10d5bd4106753b7c30e86903bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150f74512510287a942624aa9b44cc5"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga3150f74512510287a942624aa9b44cc5">MemManage_Handler</a> (void)</td></tr>
<tr class="memdesc:ga3150f74512510287a942624aa9b44cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory management handler. <br /></td></tr>
<tr class="separator:ga3150f74512510287a942624aa9b44cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850cefb17a977292ae5eb4cafa9976c3"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga850cefb17a977292ae5eb4cafa9976c3">BusFault_Handler</a> (void)</td></tr>
<tr class="memdesc:ga850cefb17a977292ae5eb4cafa9976c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault handler. <br /></td></tr>
<tr class="separator:ga850cefb17a977292ae5eb4cafa9976c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d98923de2ed6b7309b66f9ba2971647"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga1d98923de2ed6b7309b66f9ba2971647">UsageFault_Handler</a> (void)</td></tr>
<tr class="memdesc:ga1d98923de2ed6b7309b66f9ba2971647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Usage fault handler. <br /></td></tr>
<tr class="separator:ga1d98923de2ed6b7309b66f9ba2971647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga3e5ddb3df0d62f2dc357e64a3f04a6ce">SVC_Handler</a> (void)</td></tr>
<tr class="memdesc:ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SVC handler. <br /></td></tr>
<tr class="separator:ga3e5ddb3df0d62f2dc357e64a3f04a6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbdfb05858cc36fc520974df37ec3cb0"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gadbdfb05858cc36fc520974df37ec3cb0">DebugMon_Handler</a> (void)</td></tr>
<tr class="memdesc:gadbdfb05858cc36fc520974df37ec3cb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug monitor handler. <br /></td></tr>
<tr class="separator:gadbdfb05858cc36fc520974df37ec3cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6303e1f258cbdc1f970ce579cc015623"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#ga6303e1f258cbdc1f970ce579cc015623">PendSV_Handler</a> (void)</td></tr>
<tr class="memdesc:ga6303e1f258cbdc1f970ce579cc015623"><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV handler. <br /></td></tr>
<tr class="separator:ga6303e1f258cbdc1f970ce579cc015623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5e09814056d617c521549e542639b7e"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CC2538__cmsis.html#gab5e09814056d617c521549e542639b7e">SysTick_Handler</a> (void)</td></tr>
<tr class="memdesc:gab5e09814056d617c521549e542639b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick handler. <br /></td></tr>
<tr class="separator:gab5e09814056d617c521549e542639b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
CC2538 Special Function Registers</h2></td></tr>
<tr class="memitem:a3f6a7a6cf1aca99a42fcbc20e48794ce"><td class="memItemLeft" align="right" valign="top"><a id="a3f6a7a6cf1aca99a42fcbc20e48794ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3f6a7a6cf1aca99a42fcbc20e48794ce">SSI0_CR0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008000 )</td></tr>
<tr class="memdesc:a3f6a7a6cf1aca99a42fcbc20e48794ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Control Register 0. <br /></td></tr>
<tr class="separator:a3f6a7a6cf1aca99a42fcbc20e48794ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52f0e1aa9fdfd18703537b124041b10"><td class="memItemLeft" align="right" valign="top"><a id="ac52f0e1aa9fdfd18703537b124041b10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac52f0e1aa9fdfd18703537b124041b10">SSI0_CR1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008004 )</td></tr>
<tr class="memdesc:ac52f0e1aa9fdfd18703537b124041b10"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Control Register 1. <br /></td></tr>
<tr class="separator:ac52f0e1aa9fdfd18703537b124041b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bab2e160058b2c17038f2f25dba9d77"><td class="memItemLeft" align="right" valign="top"><a id="a0bab2e160058b2c17038f2f25dba9d77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0bab2e160058b2c17038f2f25dba9d77">SSI0_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008008 )</td></tr>
<tr class="memdesc:a0bab2e160058b2c17038f2f25dba9d77"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Data register. <br /></td></tr>
<tr class="separator:a0bab2e160058b2c17038f2f25dba9d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8a9de84857a4b489cd0a29aa316a81"><td class="memItemLeft" align="right" valign="top"><a id="a5c8a9de84857a4b489cd0a29aa316a81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5c8a9de84857a4b489cd0a29aa316a81">SSI0_SR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000800c )</td></tr>
<tr class="memdesc:a5c8a9de84857a4b489cd0a29aa316a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 FIFO/busy Status Register. <br /></td></tr>
<tr class="separator:a5c8a9de84857a4b489cd0a29aa316a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74ac31527b7bbdbc27c67570983a2f6"><td class="memItemLeft" align="right" valign="top"><a id="ac74ac31527b7bbdbc27c67570983a2f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac74ac31527b7bbdbc27c67570983a2f6">SSI0_CPSR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008010 )</td></tr>
<tr class="memdesc:ac74ac31527b7bbdbc27c67570983a2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Clock Register. <br /></td></tr>
<tr class="separator:ac74ac31527b7bbdbc27c67570983a2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37c540201d33580d2cdc27f40a6deed"><td class="memItemLeft" align="right" valign="top"><a id="ad37c540201d33580d2cdc27f40a6deed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad37c540201d33580d2cdc27f40a6deed">SSI0_IM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008014 )</td></tr>
<tr class="memdesc:ad37c540201d33580d2cdc27f40a6deed"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Interrupt Mask register. <br /></td></tr>
<tr class="separator:ad37c540201d33580d2cdc27f40a6deed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6518f145080c1a5dfe3e0c11f454ed9d"><td class="memItemLeft" align="right" valign="top"><a id="a6518f145080c1a5dfe3e0c11f454ed9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6518f145080c1a5dfe3e0c11f454ed9d">SSI0_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008018 )</td></tr>
<tr class="memdesc:a6518f145080c1a5dfe3e0c11f454ed9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:a6518f145080c1a5dfe3e0c11f454ed9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111e64f6c81c914f0a9f86bbd5161ced"><td class="memItemLeft" align="right" valign="top"><a id="a111e64f6c81c914f0a9f86bbd5161ced"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a111e64f6c81c914f0a9f86bbd5161ced">SSI0_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000801c )</td></tr>
<tr class="memdesc:a111e64f6c81c914f0a9f86bbd5161ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:a111e64f6c81c914f0a9f86bbd5161ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd9d5662712d519a03efbb7be252679"><td class="memItemLeft" align="right" valign="top"><a id="a6bd9d5662712d519a03efbb7be252679"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6bd9d5662712d519a03efbb7be252679">SSI0_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008020 )</td></tr>
<tr class="memdesc:a6bd9d5662712d519a03efbb7be252679"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 Interrupt Clear Register. <br /></td></tr>
<tr class="separator:a6bd9d5662712d519a03efbb7be252679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aafb0561ce6293096ece5bff9f8cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa5aafb0561ce6293096ece5bff9f8cb3">SSI0_DMACTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008024 )</td></tr>
<tr class="memdesc:aa5aafb0561ce6293096ece5bff9f8cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 uDMA Control Register.  <a href="#aa5aafb0561ce6293096ece5bff9f8cb3">More...</a><br /></td></tr>
<tr class="separator:aa5aafb0561ce6293096ece5bff9f8cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aee357308f3890d36b624efb45552ec"><td class="memItemLeft" align="right" valign="top"><a id="a8aee357308f3890d36b624efb45552ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8aee357308f3890d36b624efb45552ec">SSI0_CC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008fc8 )</td></tr>
<tr class="memdesc:a8aee357308f3890d36b624efb45552ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI0 clock configuration. <br /></td></tr>
<tr class="separator:a8aee357308f3890d36b624efb45552ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79babd2196cfc7fdbf08259c466c76e7"><td class="memItemLeft" align="right" valign="top"><a id="a79babd2196cfc7fdbf08259c466c76e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a79babd2196cfc7fdbf08259c466c76e7">SSI1_CR0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009000 )</td></tr>
<tr class="memdesc:a79babd2196cfc7fdbf08259c466c76e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Control Register 0. <br /></td></tr>
<tr class="separator:a79babd2196cfc7fdbf08259c466c76e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912bb86df1cd28fb19d3bdb6cac6ee61"><td class="memItemLeft" align="right" valign="top"><a id="a912bb86df1cd28fb19d3bdb6cac6ee61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a912bb86df1cd28fb19d3bdb6cac6ee61">SSI1_CR1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009004 )</td></tr>
<tr class="memdesc:a912bb86df1cd28fb19d3bdb6cac6ee61"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Control Register 1. <br /></td></tr>
<tr class="separator:a912bb86df1cd28fb19d3bdb6cac6ee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf93be879da08b691bd5aa0703e58ed"><td class="memItemLeft" align="right" valign="top"><a id="aabf93be879da08b691bd5aa0703e58ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aabf93be879da08b691bd5aa0703e58ed">SSI1_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009008 )</td></tr>
<tr class="memdesc:aabf93be879da08b691bd5aa0703e58ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Data register. <br /></td></tr>
<tr class="separator:aabf93be879da08b691bd5aa0703e58ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11056d92796dd08e7683211080b0ae47"><td class="memItemLeft" align="right" valign="top"><a id="a11056d92796dd08e7683211080b0ae47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a11056d92796dd08e7683211080b0ae47">SSI1_SR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000900c )</td></tr>
<tr class="memdesc:a11056d92796dd08e7683211080b0ae47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 FIFO/busy Status Register. <br /></td></tr>
<tr class="separator:a11056d92796dd08e7683211080b0ae47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b7ec654f0447809ee17bfe7917b9e8"><td class="memItemLeft" align="right" valign="top"><a id="a75b7ec654f0447809ee17bfe7917b9e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a75b7ec654f0447809ee17bfe7917b9e8">SSI1_CPSR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009010 )</td></tr>
<tr class="memdesc:a75b7ec654f0447809ee17bfe7917b9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Clock Register. <br /></td></tr>
<tr class="separator:a75b7ec654f0447809ee17bfe7917b9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa411b4640a4dd9ea13c1f3385751fe39"><td class="memItemLeft" align="right" valign="top"><a id="aa411b4640a4dd9ea13c1f3385751fe39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa411b4640a4dd9ea13c1f3385751fe39">SSI1_IM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009014 )</td></tr>
<tr class="memdesc:aa411b4640a4dd9ea13c1f3385751fe39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Interrupt Mask register. <br /></td></tr>
<tr class="separator:aa411b4640a4dd9ea13c1f3385751fe39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ec9a12cfe8f1f85412cdc3cf3158c1"><td class="memItemLeft" align="right" valign="top"><a id="ae2ec9a12cfe8f1f85412cdc3cf3158c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae2ec9a12cfe8f1f85412cdc3cf3158c1">SSI1_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009018 )</td></tr>
<tr class="memdesc:ae2ec9a12cfe8f1f85412cdc3cf3158c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:ae2ec9a12cfe8f1f85412cdc3cf3158c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0088cfe3c038cdb34343846eefa87da"><td class="memItemLeft" align="right" valign="top"><a id="af0088cfe3c038cdb34343846eefa87da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af0088cfe3c038cdb34343846eefa87da">SSI1_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000901c )</td></tr>
<tr class="memdesc:af0088cfe3c038cdb34343846eefa87da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:af0088cfe3c038cdb34343846eefa87da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22433602ffe07221495fe19f057fcb75"><td class="memItemLeft" align="right" valign="top"><a id="a22433602ffe07221495fe19f057fcb75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a22433602ffe07221495fe19f057fcb75">SSI1_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009020 )</td></tr>
<tr class="memdesc:a22433602ffe07221495fe19f057fcb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 Interrupt Clear Register. <br /></td></tr>
<tr class="separator:a22433602ffe07221495fe19f057fcb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0166a50d764a621900fb9601cb1ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0a0166a50d764a621900fb9601cb1ae3">SSI1_DMACTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009024 )</td></tr>
<tr class="memdesc:a0a0166a50d764a621900fb9601cb1ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 uDMA Control Register.  <a href="#a0a0166a50d764a621900fb9601cb1ae3">More...</a><br /></td></tr>
<tr class="separator:a0a0166a50d764a621900fb9601cb1ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86414a0edca8f9151aceb89a9ac371e"><td class="memItemLeft" align="right" valign="top"><a id="ae86414a0edca8f9151aceb89a9ac371e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae86414a0edca8f9151aceb89a9ac371e">SSI1_CC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009fc8 )</td></tr>
<tr class="memdesc:ae86414a0edca8f9151aceb89a9ac371e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SSI1 clock configuration. <br /></td></tr>
<tr class="separator:ae86414a0edca8f9151aceb89a9ac371e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd8785a1ac7d8be53153ec3e2f5afa4"><td class="memItemLeft" align="right" valign="top"><a id="a4bd8785a1ac7d8be53153ec3e2f5afa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4bd8785a1ac7d8be53153ec3e2f5afa4">UART0_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c000 )</td></tr>
<tr class="memdesc:a4bd8785a1ac7d8be53153ec3e2f5afa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 Data Register. <br /></td></tr>
<tr class="separator:a4bd8785a1ac7d8be53153ec3e2f5afa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a5daef9f6565add7ff48d044b09b40"><td class="memItemLeft" align="right" valign="top"><a id="ad4a5daef9f6565add7ff48d044b09b40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad4a5daef9f6565add7ff48d044b09b40">UART0_ECR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c004 )</td></tr>
<tr class="memdesc:ad4a5daef9f6565add7ff48d044b09b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 receive status and error clear. <br /></td></tr>
<tr class="separator:ad4a5daef9f6565add7ff48d044b09b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c82e8dabe8c209d12a71883c98a07ac"><td class="memItemLeft" align="right" valign="top"><a id="a7c82e8dabe8c209d12a71883c98a07ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7c82e8dabe8c209d12a71883c98a07ac">UART0_RSR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c004 )</td></tr>
<tr class="memdesc:a7c82e8dabe8c209d12a71883c98a07ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 receive status and error clear. <br /></td></tr>
<tr class="separator:a7c82e8dabe8c209d12a71883c98a07ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8838537812346e09a66edf94c0c9ffe9"><td class="memItemLeft" align="right" valign="top"><a id="a8838537812346e09a66edf94c0c9ffe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8838537812346e09a66edf94c0c9ffe9">UART0_FR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c018 )</td></tr>
<tr class="memdesc:a8838537812346e09a66edf94c0c9ffe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 flag. <br /></td></tr>
<tr class="separator:a8838537812346e09a66edf94c0c9ffe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade05b85027deb2f82d7c7fbbde57b28d"><td class="memItemLeft" align="right" valign="top"><a id="ade05b85027deb2f82d7c7fbbde57b28d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ade05b85027deb2f82d7c7fbbde57b28d">UART0_ILPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c020 )</td></tr>
<tr class="memdesc:ade05b85027deb2f82d7c7fbbde57b28d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 IrDA low-power register. <br /></td></tr>
<tr class="separator:ade05b85027deb2f82d7c7fbbde57b28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad7a12bd2fd52142e84b6789b8b20ec"><td class="memItemLeft" align="right" valign="top"><a id="acad7a12bd2fd52142e84b6789b8b20ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acad7a12bd2fd52142e84b6789b8b20ec">UART0_IBRD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c024 )</td></tr>
<tr class="memdesc:acad7a12bd2fd52142e84b6789b8b20ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 integer baud-rate divisor. <br /></td></tr>
<tr class="separator:acad7a12bd2fd52142e84b6789b8b20ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a0db9e9e19efd76dff62e1d8d1a85b"><td class="memItemLeft" align="right" valign="top"><a id="a67a0db9e9e19efd76dff62e1d8d1a85b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a67a0db9e9e19efd76dff62e1d8d1a85b">UART0_FBRD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c028 )</td></tr>
<tr class="memdesc:a67a0db9e9e19efd76dff62e1d8d1a85b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 fractional baud-rate divisor. <br /></td></tr>
<tr class="separator:a67a0db9e9e19efd76dff62e1d8d1a85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4cc0d28286e1e9d556fd21570a9d092"><td class="memItemLeft" align="right" valign="top"><a id="ac4cc0d28286e1e9d556fd21570a9d092"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac4cc0d28286e1e9d556fd21570a9d092">UART0_LCRH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c02c )</td></tr>
<tr class="memdesc:ac4cc0d28286e1e9d556fd21570a9d092"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 line control. <br /></td></tr>
<tr class="separator:ac4cc0d28286e1e9d556fd21570a9d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47a8758664397a38d9d71a7b58a1db8"><td class="memItemLeft" align="right" valign="top"><a id="aa47a8758664397a38d9d71a7b58a1db8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa47a8758664397a38d9d71a7b58a1db8">UART0_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c030 )</td></tr>
<tr class="memdesc:aa47a8758664397a38d9d71a7b58a1db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 control. <br /></td></tr>
<tr class="separator:aa47a8758664397a38d9d71a7b58a1db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72d21130d5a78debe12849c22c284b3"><td class="memItemLeft" align="right" valign="top"><a id="ad72d21130d5a78debe12849c22c284b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad72d21130d5a78debe12849c22c284b3">UART0_IFLS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c034 )</td></tr>
<tr class="memdesc:ad72d21130d5a78debe12849c22c284b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 interrupt FIFO level select. <br /></td></tr>
<tr class="separator:ad72d21130d5a78debe12849c22c284b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde050cb63e0f9156e3f22cd55971156"><td class="memItemLeft" align="right" valign="top"><a id="adde050cb63e0f9156e3f22cd55971156"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adde050cb63e0f9156e3f22cd55971156">UART0_IM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c038 )</td></tr>
<tr class="memdesc:adde050cb63e0f9156e3f22cd55971156"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 interrupt mask. <br /></td></tr>
<tr class="separator:adde050cb63e0f9156e3f22cd55971156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed37185b8685b66d1435cba13d588ce"><td class="memItemLeft" align="right" valign="top"><a id="a5ed37185b8685b66d1435cba13d588ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5ed37185b8685b66d1435cba13d588ce">UART0_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c03c )</td></tr>
<tr class="memdesc:a5ed37185b8685b66d1435cba13d588ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 raw interrupt status. <br /></td></tr>
<tr class="separator:a5ed37185b8685b66d1435cba13d588ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28076085da08563e6cb1173d485cf292"><td class="memItemLeft" align="right" valign="top"><a id="a28076085da08563e6cb1173d485cf292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a28076085da08563e6cb1173d485cf292">UART0_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c040 )</td></tr>
<tr class="memdesc:a28076085da08563e6cb1173d485cf292"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 masked interrupt status. <br /></td></tr>
<tr class="separator:a28076085da08563e6cb1173d485cf292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef295b4cdf946f8f3650730affc62715"><td class="memItemLeft" align="right" valign="top"><a id="aef295b4cdf946f8f3650730affc62715"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aef295b4cdf946f8f3650730affc62715">UART0_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c044 )</td></tr>
<tr class="memdesc:aef295b4cdf946f8f3650730affc62715"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 interrupt clear. <br /></td></tr>
<tr class="separator:aef295b4cdf946f8f3650730affc62715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3c21a9425b9fff32dadc7b8e847045"><td class="memItemLeft" align="right" valign="top"><a id="ada3c21a9425b9fff32dadc7b8e847045"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ada3c21a9425b9fff32dadc7b8e847045">UART0_DMACTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c048 )</td></tr>
<tr class="memdesc:ada3c21a9425b9fff32dadc7b8e847045"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 DMA control. <br /></td></tr>
<tr class="separator:ada3c21a9425b9fff32dadc7b8e847045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fa8117a3f1cd83d536616666fb9362"><td class="memItemLeft" align="right" valign="top"><a id="a86fa8117a3f1cd83d536616666fb9362"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a86fa8117a3f1cd83d536616666fb9362">UART0_LCTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c090 )</td></tr>
<tr class="memdesc:a86fa8117a3f1cd83d536616666fb9362"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 LIN control. <br /></td></tr>
<tr class="separator:a86fa8117a3f1cd83d536616666fb9362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279a26f1dd8a7416b3be020108af8f84"><td class="memItemLeft" align="right" valign="top"><a id="a279a26f1dd8a7416b3be020108af8f84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a279a26f1dd8a7416b3be020108af8f84">UART0_LSS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c094 )</td></tr>
<tr class="memdesc:a279a26f1dd8a7416b3be020108af8f84"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 LIN snap shot. <br /></td></tr>
<tr class="separator:a279a26f1dd8a7416b3be020108af8f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a49e0190a8454c25d09fdf2f8ea17c4"><td class="memItemLeft" align="right" valign="top"><a id="a0a49e0190a8454c25d09fdf2f8ea17c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0a49e0190a8454c25d09fdf2f8ea17c4">UART0_LTIM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c098 )</td></tr>
<tr class="memdesc:a0a49e0190a8454c25d09fdf2f8ea17c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 LIN timer. <br /></td></tr>
<tr class="separator:a0a49e0190a8454c25d09fdf2f8ea17c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55dc11e9e8233f1bc87ec53f66038c7"><td class="memItemLeft" align="right" valign="top"><a id="ac55dc11e9e8233f1bc87ec53f66038c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac55dc11e9e8233f1bc87ec53f66038c7">UART0_NINEBITADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c0a4 )</td></tr>
<tr class="memdesc:ac55dc11e9e8233f1bc87ec53f66038c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 9-bit self address. <br /></td></tr>
<tr class="separator:ac55dc11e9e8233f1bc87ec53f66038c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565cf7bd0e03ab58506e77f32452215d"><td class="memItemLeft" align="right" valign="top"><a id="a565cf7bd0e03ab58506e77f32452215d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a565cf7bd0e03ab58506e77f32452215d">UART0_NINEBITAMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000c0a8 )</td></tr>
<tr class="memdesc:a565cf7bd0e03ab58506e77f32452215d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 9-bit self address mask. <br /></td></tr>
<tr class="separator:a565cf7bd0e03ab58506e77f32452215d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57c83b8ad78444fef0979eb74883078"><td class="memItemLeft" align="right" valign="top"><a id="aa57c83b8ad78444fef0979eb74883078"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa57c83b8ad78444fef0979eb74883078">UART0_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000cfc0 )</td></tr>
<tr class="memdesc:aa57c83b8ad78444fef0979eb74883078"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 peripheral properties. <br /></td></tr>
<tr class="separator:aa57c83b8ad78444fef0979eb74883078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254669248d236aad54bc0890cbe026a2"><td class="memItemLeft" align="right" valign="top"><a id="a254669248d236aad54bc0890cbe026a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a254669248d236aad54bc0890cbe026a2">UART0_CC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000cfc8 )</td></tr>
<tr class="memdesc:a254669248d236aad54bc0890cbe026a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 clock configuration. <br /></td></tr>
<tr class="separator:a254669248d236aad54bc0890cbe026a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b574b88a9925e0d82b1e7e1378f7c0"><td class="memItemLeft" align="right" valign="top"><a id="ac7b574b88a9925e0d82b1e7e1378f7c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac7b574b88a9925e0d82b1e7e1378f7c0">UART1_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d000 )</td></tr>
<tr class="memdesc:ac7b574b88a9925e0d82b1e7e1378f7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 Data Register. <br /></td></tr>
<tr class="separator:ac7b574b88a9925e0d82b1e7e1378f7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc819798882549bf0737d07c3f18f247"><td class="memItemLeft" align="right" valign="top"><a id="afc819798882549bf0737d07c3f18f247"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afc819798882549bf0737d07c3f18f247">UART1_ECR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d004 )</td></tr>
<tr class="memdesc:afc819798882549bf0737d07c3f18f247"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 receive status and error clear. <br /></td></tr>
<tr class="separator:afc819798882549bf0737d07c3f18f247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a3291639d17f73ebb87c9dd915702a5"><td class="memItemLeft" align="right" valign="top"><a id="a6a3291639d17f73ebb87c9dd915702a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6a3291639d17f73ebb87c9dd915702a5">UART1_RSR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d004 )</td></tr>
<tr class="memdesc:a6a3291639d17f73ebb87c9dd915702a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 receive status and error clear. <br /></td></tr>
<tr class="separator:a6a3291639d17f73ebb87c9dd915702a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee2102eccd84e2f8067e2281a7e6d8e"><td class="memItemLeft" align="right" valign="top"><a id="a3ee2102eccd84e2f8067e2281a7e6d8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3ee2102eccd84e2f8067e2281a7e6d8e">UART1_FR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d018 )</td></tr>
<tr class="memdesc:a3ee2102eccd84e2f8067e2281a7e6d8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 flag. <br /></td></tr>
<tr class="separator:a3ee2102eccd84e2f8067e2281a7e6d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55d3c55777975ad0423f754d8979d80"><td class="memItemLeft" align="right" valign="top"><a id="ab55d3c55777975ad0423f754d8979d80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab55d3c55777975ad0423f754d8979d80">UART1_ILPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d020 )</td></tr>
<tr class="memdesc:ab55d3c55777975ad0423f754d8979d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 IrDA low-power register. <br /></td></tr>
<tr class="separator:ab55d3c55777975ad0423f754d8979d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efc715843115bea0e0c5935d28e2faa"><td class="memItemLeft" align="right" valign="top"><a id="a3efc715843115bea0e0c5935d28e2faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3efc715843115bea0e0c5935d28e2faa">UART1_IBRD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d024 )</td></tr>
<tr class="memdesc:a3efc715843115bea0e0c5935d28e2faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 integer baud-rate divisor. <br /></td></tr>
<tr class="separator:a3efc715843115bea0e0c5935d28e2faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb2bd214526069ea8df04a0bb22dd5c"><td class="memItemLeft" align="right" valign="top"><a id="a9fb2bd214526069ea8df04a0bb22dd5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9fb2bd214526069ea8df04a0bb22dd5c">UART1_FBRD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d028 )</td></tr>
<tr class="memdesc:a9fb2bd214526069ea8df04a0bb22dd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 fractional baud-rate divisor. <br /></td></tr>
<tr class="separator:a9fb2bd214526069ea8df04a0bb22dd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b87b79296c11f67b693377431de51b6"><td class="memItemLeft" align="right" valign="top"><a id="a9b87b79296c11f67b693377431de51b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9b87b79296c11f67b693377431de51b6">UART1_LCRH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d02c )</td></tr>
<tr class="memdesc:a9b87b79296c11f67b693377431de51b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 line control. <br /></td></tr>
<tr class="separator:a9b87b79296c11f67b693377431de51b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecd7a8c9d67a3a35dd56b9a048a9925"><td class="memItemLeft" align="right" valign="top"><a id="aaecd7a8c9d67a3a35dd56b9a048a9925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aaecd7a8c9d67a3a35dd56b9a048a9925">UART1_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d030 )</td></tr>
<tr class="memdesc:aaecd7a8c9d67a3a35dd56b9a048a9925"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 control. <br /></td></tr>
<tr class="separator:aaecd7a8c9d67a3a35dd56b9a048a9925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5121047a24cbc0029e9ce6741801b0c"><td class="memItemLeft" align="right" valign="top"><a id="ad5121047a24cbc0029e9ce6741801b0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad5121047a24cbc0029e9ce6741801b0c">UART1_IFLS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d034 )</td></tr>
<tr class="memdesc:ad5121047a24cbc0029e9ce6741801b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 interrupt FIFO level select. <br /></td></tr>
<tr class="separator:ad5121047a24cbc0029e9ce6741801b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e971cdc8411b23cd4eff7475eabc346"><td class="memItemLeft" align="right" valign="top"><a id="a9e971cdc8411b23cd4eff7475eabc346"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9e971cdc8411b23cd4eff7475eabc346">UART1_IM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d038 )</td></tr>
<tr class="memdesc:a9e971cdc8411b23cd4eff7475eabc346"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 interrupt mask. <br /></td></tr>
<tr class="separator:a9e971cdc8411b23cd4eff7475eabc346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6990db671cb48bafb8de7459d80e4d5b"><td class="memItemLeft" align="right" valign="top"><a id="a6990db671cb48bafb8de7459d80e4d5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6990db671cb48bafb8de7459d80e4d5b">UART1_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d03c )</td></tr>
<tr class="memdesc:a6990db671cb48bafb8de7459d80e4d5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 raw interrupt status. <br /></td></tr>
<tr class="separator:a6990db671cb48bafb8de7459d80e4d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f60b256b37e310e19420a7ba0f12618"><td class="memItemLeft" align="right" valign="top"><a id="a0f60b256b37e310e19420a7ba0f12618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0f60b256b37e310e19420a7ba0f12618">UART1_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d040 )</td></tr>
<tr class="memdesc:a0f60b256b37e310e19420a7ba0f12618"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 masked interrupt status. <br /></td></tr>
<tr class="separator:a0f60b256b37e310e19420a7ba0f12618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1290e31db323c21bdd654fcadecdfc"><td class="memItemLeft" align="right" valign="top"><a id="afc1290e31db323c21bdd654fcadecdfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afc1290e31db323c21bdd654fcadecdfc">UART1_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d044 )</td></tr>
<tr class="memdesc:afc1290e31db323c21bdd654fcadecdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 interrupt clear. <br /></td></tr>
<tr class="separator:afc1290e31db323c21bdd654fcadecdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ddd0ed663b6848920497fbcbda8fcf"><td class="memItemLeft" align="right" valign="top"><a id="a79ddd0ed663b6848920497fbcbda8fcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a79ddd0ed663b6848920497fbcbda8fcf">UART1_DMACTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d048 )</td></tr>
<tr class="memdesc:a79ddd0ed663b6848920497fbcbda8fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA control. <br /></td></tr>
<tr class="separator:a79ddd0ed663b6848920497fbcbda8fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5118f2524c0e8d45a8ae8679c7fb0afc"><td class="memItemLeft" align="right" valign="top"><a id="a5118f2524c0e8d45a8ae8679c7fb0afc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5118f2524c0e8d45a8ae8679c7fb0afc">UART1_LCTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d090 )</td></tr>
<tr class="memdesc:a5118f2524c0e8d45a8ae8679c7fb0afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN control. <br /></td></tr>
<tr class="separator:a5118f2524c0e8d45a8ae8679c7fb0afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8af67d33f943d8974e3202f2e812ec3"><td class="memItemLeft" align="right" valign="top"><a id="ad8af67d33f943d8974e3202f2e812ec3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad8af67d33f943d8974e3202f2e812ec3">UART1_LSS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d094 )</td></tr>
<tr class="memdesc:ad8af67d33f943d8974e3202f2e812ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN snap shot. <br /></td></tr>
<tr class="separator:ad8af67d33f943d8974e3202f2e812ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecab5ac007ff05a8b713ea716fa76d3"><td class="memItemLeft" align="right" valign="top"><a id="a0ecab5ac007ff05a8b713ea716fa76d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0ecab5ac007ff05a8b713ea716fa76d3">UART1_LTIM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d098 )</td></tr>
<tr class="memdesc:a0ecab5ac007ff05a8b713ea716fa76d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 LIN timer. <br /></td></tr>
<tr class="separator:a0ecab5ac007ff05a8b713ea716fa76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237c32cf45cacb712c801891d23e7bfd"><td class="memItemLeft" align="right" valign="top"><a id="a237c32cf45cacb712c801891d23e7bfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a237c32cf45cacb712c801891d23e7bfd">UART1_NINEBITADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d0a4 )</td></tr>
<tr class="memdesc:a237c32cf45cacb712c801891d23e7bfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 9-bit self address. <br /></td></tr>
<tr class="separator:a237c32cf45cacb712c801891d23e7bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e59f32e5a25689e0a6f37131fe8b323"><td class="memItemLeft" align="right" valign="top"><a id="a3e59f32e5a25689e0a6f37131fe8b323"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3e59f32e5a25689e0a6f37131fe8b323">UART1_NINEBITAMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000d0a8 )</td></tr>
<tr class="memdesc:a3e59f32e5a25689e0a6f37131fe8b323"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 9-bit self address mask. <br /></td></tr>
<tr class="separator:a3e59f32e5a25689e0a6f37131fe8b323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2072cc1e523914ff91432dd7e73af04e"><td class="memItemLeft" align="right" valign="top"><a id="a2072cc1e523914ff91432dd7e73af04e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2072cc1e523914ff91432dd7e73af04e">UART1_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000dfc0 )</td></tr>
<tr class="memdesc:a2072cc1e523914ff91432dd7e73af04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 peripheral properties. <br /></td></tr>
<tr class="separator:a2072cc1e523914ff91432dd7e73af04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af298f10d89295680118fc7acd7512953"><td class="memItemLeft" align="right" valign="top"><a id="af298f10d89295680118fc7acd7512953"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af298f10d89295680118fc7acd7512953">UART1_CC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4000dfc8 )</td></tr>
<tr class="memdesc:af298f10d89295680118fc7acd7512953"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 clock configuration. <br /></td></tr>
<tr class="separator:af298f10d89295680118fc7acd7512953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d869434c657a38d238e4ec259cab69"><td class="memItemLeft" align="right" valign="top"><a id="a62d869434c657a38d238e4ec259cab69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a62d869434c657a38d238e4ec259cab69">I2CM_SA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020000 )</td></tr>
<tr class="memdesc:a62d869434c657a38d238e4ec259cab69"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Slave address. <br /></td></tr>
<tr class="separator:a62d869434c657a38d238e4ec259cab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af10a388b5b556ccb05a689a1a7f9a341"><td class="memItemLeft" align="right" valign="top"><a id="af10a388b5b556ccb05a689a1a7f9a341"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af10a388b5b556ccb05a689a1a7f9a341">I2CM_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020004 )</td></tr>
<tr class="memdesc:af10a388b5b556ccb05a689a1a7f9a341"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Control and status. <br /></td></tr>
<tr class="separator:af10a388b5b556ccb05a689a1a7f9a341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25af316fd2d03799708d429f89962d33"><td class="memItemLeft" align="right" valign="top"><a id="a25af316fd2d03799708d429f89962d33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a25af316fd2d03799708d429f89962d33">I2CM_STAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020004 )</td></tr>
<tr class="memdesc:a25af316fd2d03799708d429f89962d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Control and status. <br /></td></tr>
<tr class="separator:a25af316fd2d03799708d429f89962d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1a98124cd370981f329c2dce1363b4"><td class="memItemLeft" align="right" valign="top"><a id="aaf1a98124cd370981f329c2dce1363b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aaf1a98124cd370981f329c2dce1363b4">I2CM_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020008 )</td></tr>
<tr class="memdesc:aaf1a98124cd370981f329c2dce1363b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Data. <br /></td></tr>
<tr class="separator:aaf1a98124cd370981f329c2dce1363b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2026d4ee44af54c91240298cbbfb2491"><td class="memItemLeft" align="right" valign="top"><a id="a2026d4ee44af54c91240298cbbfb2491"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2026d4ee44af54c91240298cbbfb2491">I2CM_TPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4002000c )</td></tr>
<tr class="memdesc:a2026d4ee44af54c91240298cbbfb2491"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Timer period. <br /></td></tr>
<tr class="separator:a2026d4ee44af54c91240298cbbfb2491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df10eb898e08324e4d5d313a3f3d544"><td class="memItemLeft" align="right" valign="top"><a id="a7df10eb898e08324e4d5d313a3f3d544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7df10eb898e08324e4d5d313a3f3d544">I2CM_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020010 )</td></tr>
<tr class="memdesc:a7df10eb898e08324e4d5d313a3f3d544"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Interrupt mask. <br /></td></tr>
<tr class="separator:a7df10eb898e08324e4d5d313a3f3d544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae558c6536a1068b42684a8a58c88fb7e"><td class="memItemLeft" align="right" valign="top"><a id="ae558c6536a1068b42684a8a58c88fb7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae558c6536a1068b42684a8a58c88fb7e">I2CM_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020014 )</td></tr>
<tr class="memdesc:ae558c6536a1068b42684a8a58c88fb7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Raw interrupt status. <br /></td></tr>
<tr class="separator:ae558c6536a1068b42684a8a58c88fb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6893555e7045fe94e192b1a765f35b2a"><td class="memItemLeft" align="right" valign="top"><a id="a6893555e7045fe94e192b1a765f35b2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6893555e7045fe94e192b1a765f35b2a">I2CM_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020018 )</td></tr>
<tr class="memdesc:a6893555e7045fe94e192b1a765f35b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Masked interrupt status. <br /></td></tr>
<tr class="separator:a6893555e7045fe94e192b1a765f35b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcc0720745e7636ffd068fe3087d4eb"><td class="memItemLeft" align="right" valign="top"><a id="aedcc0720745e7636ffd068fe3087d4eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aedcc0720745e7636ffd068fe3087d4eb">I2CM_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4002001c )</td></tr>
<tr class="memdesc:aedcc0720745e7636ffd068fe3087d4eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Interrupt clear. <br /></td></tr>
<tr class="separator:aedcc0720745e7636ffd068fe3087d4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4479001a44d00b37ca8e94c144a905f2"><td class="memItemLeft" align="right" valign="top"><a id="a4479001a44d00b37ca8e94c144a905f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4479001a44d00b37ca8e94c144a905f2">I2CM_CR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020020 )</td></tr>
<tr class="memdesc:a4479001a44d00b37ca8e94c144a905f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master Configuration. <br /></td></tr>
<tr class="separator:a4479001a44d00b37ca8e94c144a905f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a324086533369a6ce7fa53846384c6627"><td class="memItemLeft" align="right" valign="top"><a id="a324086533369a6ce7fa53846384c6627"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a324086533369a6ce7fa53846384c6627">I2CS_OAR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020800 )</td></tr>
<tr class="memdesc:a324086533369a6ce7fa53846384c6627"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave own address. <br /></td></tr>
<tr class="separator:a324086533369a6ce7fa53846384c6627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a419efa7b204a4646b6a0952b008a5d"><td class="memItemLeft" align="right" valign="top"><a id="a5a419efa7b204a4646b6a0952b008a5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5a419efa7b204a4646b6a0952b008a5d">I2CS_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020804 )</td></tr>
<tr class="memdesc:a5a419efa7b204a4646b6a0952b008a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Control and status. <br /></td></tr>
<tr class="separator:a5a419efa7b204a4646b6a0952b008a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28686bb2a623a95f0f1f6c7d596c05fc"><td class="memItemLeft" align="right" valign="top"><a id="a28686bb2a623a95f0f1f6c7d596c05fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a28686bb2a623a95f0f1f6c7d596c05fc">I2CS_STAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020804 )</td></tr>
<tr class="memdesc:a28686bb2a623a95f0f1f6c7d596c05fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Control and status. <br /></td></tr>
<tr class="separator:a28686bb2a623a95f0f1f6c7d596c05fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef36a19d3ec246d5fe727a567096f1d"><td class="memItemLeft" align="right" valign="top"><a id="a0ef36a19d3ec246d5fe727a567096f1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0ef36a19d3ec246d5fe727a567096f1d">I2CS_DR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020808 )</td></tr>
<tr class="memdesc:a0ef36a19d3ec246d5fe727a567096f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Data. <br /></td></tr>
<tr class="separator:a0ef36a19d3ec246d5fe727a567096f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2773304f3acd66a08ddf6c959786eb4"><td class="memItemLeft" align="right" valign="top"><a id="ad2773304f3acd66a08ddf6c959786eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad2773304f3acd66a08ddf6c959786eb4">I2CS_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4002080c )</td></tr>
<tr class="memdesc:ad2773304f3acd66a08ddf6c959786eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Interrupt mask. <br /></td></tr>
<tr class="separator:ad2773304f3acd66a08ddf6c959786eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6138f6657bc445e2b2973295e7e31d3b"><td class="memItemLeft" align="right" valign="top"><a id="a6138f6657bc445e2b2973295e7e31d3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6138f6657bc445e2b2973295e7e31d3b">I2CS_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020810 )</td></tr>
<tr class="memdesc:a6138f6657bc445e2b2973295e7e31d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Raw interrupt status. <br /></td></tr>
<tr class="separator:a6138f6657bc445e2b2973295e7e31d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d19de005101a2d28501b11ab652a44"><td class="memItemLeft" align="right" valign="top"><a id="a94d19de005101a2d28501b11ab652a44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a94d19de005101a2d28501b11ab652a44">I2CS_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020814 )</td></tr>
<tr class="memdesc:a94d19de005101a2d28501b11ab652a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Masked interrupt status. <br /></td></tr>
<tr class="separator:a94d19de005101a2d28501b11ab652a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b44afecc2394bce6f58a4b509c88b8f"><td class="memItemLeft" align="right" valign="top"><a id="a5b44afecc2394bce6f58a4b509c88b8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5b44afecc2394bce6f58a4b509c88b8f">I2CS_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40020818 )</td></tr>
<tr class="memdesc:a5b44afecc2394bce6f58a4b509c88b8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave Interrupt clear. <br /></td></tr>
<tr class="separator:a5b44afecc2394bce6f58a4b509c88b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4c24817237800605dd17cba858e0cd4"><td class="memItemLeft" align="right" valign="top"><a id="ad4c24817237800605dd17cba858e0cd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad4c24817237800605dd17cba858e0cd4">GPTIMER0_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030000 )</td></tr>
<tr class="memdesc:ad4c24817237800605dd17cba858e0cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 configuration. <br /></td></tr>
<tr class="separator:ad4c24817237800605dd17cba858e0cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af221390128c69e9e94bbde0e150e16fb"><td class="memItemLeft" align="right" valign="top"><a id="af221390128c69e9e94bbde0e150e16fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af221390128c69e9e94bbde0e150e16fb">GPTIMER0_TAMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030004 )</td></tr>
<tr class="memdesc:af221390128c69e9e94bbde0e150e16fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A mode. <br /></td></tr>
<tr class="separator:af221390128c69e9e94bbde0e150e16fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0660663d2c9a7780e78020c1912c83db"><td class="memItemLeft" align="right" valign="top"><a id="a0660663d2c9a7780e78020c1912c83db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0660663d2c9a7780e78020c1912c83db">GPTIMER0_TBMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030008 )</td></tr>
<tr class="memdesc:a0660663d2c9a7780e78020c1912c83db"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B mode. <br /></td></tr>
<tr class="separator:a0660663d2c9a7780e78020c1912c83db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad847ebc0b074f8f6e9c5dbea49523400"><td class="memItemLeft" align="right" valign="top"><a id="ad847ebc0b074f8f6e9c5dbea49523400"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad847ebc0b074f8f6e9c5dbea49523400">GPTIMER0_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003000c )</td></tr>
<tr class="memdesc:ad847ebc0b074f8f6e9c5dbea49523400"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 control. <br /></td></tr>
<tr class="separator:ad847ebc0b074f8f6e9c5dbea49523400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38048e0dd7178120e7dba8e1e2ad7fca"><td class="memItemLeft" align="right" valign="top"><a id="a38048e0dd7178120e7dba8e1e2ad7fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a38048e0dd7178120e7dba8e1e2ad7fca">GPTIMER0_SYNC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030010 )</td></tr>
<tr class="memdesc:a38048e0dd7178120e7dba8e1e2ad7fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 synchronize. <br /></td></tr>
<tr class="separator:a38048e0dd7178120e7dba8e1e2ad7fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d7de10c59a1e44001655d665b70693"><td class="memItemLeft" align="right" valign="top"><a id="aa1d7de10c59a1e44001655d665b70693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa1d7de10c59a1e44001655d665b70693">GPTIMER0_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030018 )</td></tr>
<tr class="memdesc:aa1d7de10c59a1e44001655d665b70693"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 interrupt mask. <br /></td></tr>
<tr class="separator:aa1d7de10c59a1e44001655d665b70693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71ba46f9b4ffda152a4c58982783622a"><td class="memItemLeft" align="right" valign="top"><a id="a71ba46f9b4ffda152a4c58982783622a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a71ba46f9b4ffda152a4c58982783622a">GPTIMER0_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003001c )</td></tr>
<tr class="memdesc:a71ba46f9b4ffda152a4c58982783622a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 raw interrupt status. <br /></td></tr>
<tr class="separator:a71ba46f9b4ffda152a4c58982783622a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b2986bcb1bc32227dbb8bd10e7552d"><td class="memItemLeft" align="right" valign="top"><a id="ae6b2986bcb1bc32227dbb8bd10e7552d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae6b2986bcb1bc32227dbb8bd10e7552d">GPTIMER0_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030020 )</td></tr>
<tr class="memdesc:ae6b2986bcb1bc32227dbb8bd10e7552d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 masked interrupt status. <br /></td></tr>
<tr class="separator:ae6b2986bcb1bc32227dbb8bd10e7552d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3990786c1082ed5e8601757e0017c80"><td class="memItemLeft" align="right" valign="top"><a id="ae3990786c1082ed5e8601757e0017c80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae3990786c1082ed5e8601757e0017c80">GPTIMER0_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030024 )</td></tr>
<tr class="memdesc:ae3990786c1082ed5e8601757e0017c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 interrupt clear. <br /></td></tr>
<tr class="separator:ae3990786c1082ed5e8601757e0017c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b522113ebf79515eadcf4c38e8400cb"><td class="memItemLeft" align="right" valign="top"><a id="a0b522113ebf79515eadcf4c38e8400cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0b522113ebf79515eadcf4c38e8400cb">GPTIMER0_TAILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030028 )</td></tr>
<tr class="memdesc:a0b522113ebf79515eadcf4c38e8400cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A interval load. <br /></td></tr>
<tr class="separator:a0b522113ebf79515eadcf4c38e8400cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0722cdc330167e341c0c9de3da121869"><td class="memItemLeft" align="right" valign="top"><a id="a0722cdc330167e341c0c9de3da121869"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0722cdc330167e341c0c9de3da121869">GPTIMER0_TBILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003002c )</td></tr>
<tr class="memdesc:a0722cdc330167e341c0c9de3da121869"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B interval load. <br /></td></tr>
<tr class="separator:a0722cdc330167e341c0c9de3da121869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad789ebf59491159e00e4b5b4ff8f8efa"><td class="memItemLeft" align="right" valign="top"><a id="ad789ebf59491159e00e4b5b4ff8f8efa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad789ebf59491159e00e4b5b4ff8f8efa">GPTIMER0_TAMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030030 )</td></tr>
<tr class="memdesc:ad789ebf59491159e00e4b5b4ff8f8efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A match. <br /></td></tr>
<tr class="separator:ad789ebf59491159e00e4b5b4ff8f8efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0f46d75327df2d4b40f6c4d74edc33"><td class="memItemLeft" align="right" valign="top"><a id="a2e0f46d75327df2d4b40f6c4d74edc33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2e0f46d75327df2d4b40f6c4d74edc33">GPTIMER0_TBMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030034 )</td></tr>
<tr class="memdesc:a2e0f46d75327df2d4b40f6c4d74edc33"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B match. <br /></td></tr>
<tr class="separator:a2e0f46d75327df2d4b40f6c4d74edc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7097719e760924f2c2c726d5e79cb78c"><td class="memItemLeft" align="right" valign="top"><a id="a7097719e760924f2c2c726d5e79cb78c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7097719e760924f2c2c726d5e79cb78c">GPTIMER0_TAPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030038 )</td></tr>
<tr class="memdesc:a7097719e760924f2c2c726d5e79cb78c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A prescale. <br /></td></tr>
<tr class="separator:a7097719e760924f2c2c726d5e79cb78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af38eced43768566c308d97806f4c99c1"><td class="memItemLeft" align="right" valign="top"><a id="af38eced43768566c308d97806f4c99c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af38eced43768566c308d97806f4c99c1">GPTIMER0_TBPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003003c )</td></tr>
<tr class="memdesc:af38eced43768566c308d97806f4c99c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B prescale. <br /></td></tr>
<tr class="separator:af38eced43768566c308d97806f4c99c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0092cf076dd747678c00734e1cdc121"><td class="memItemLeft" align="right" valign="top"><a id="aa0092cf076dd747678c00734e1cdc121"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa0092cf076dd747678c00734e1cdc121">GPTIMER0_TAPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030040 )</td></tr>
<tr class="memdesc:aa0092cf076dd747678c00734e1cdc121"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A prescale match. <br /></td></tr>
<tr class="separator:aa0092cf076dd747678c00734e1cdc121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531cc28868f3b411edb1bd1dbb19ad14"><td class="memItemLeft" align="right" valign="top"><a id="a531cc28868f3b411edb1bd1dbb19ad14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a531cc28868f3b411edb1bd1dbb19ad14">GPTIMER0_TBPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030044 )</td></tr>
<tr class="memdesc:a531cc28868f3b411edb1bd1dbb19ad14"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B prescale match. <br /></td></tr>
<tr class="separator:a531cc28868f3b411edb1bd1dbb19ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a457a651c15b122ea1fd4fe446ec714b6"><td class="memItemLeft" align="right" valign="top"><a id="a457a651c15b122ea1fd4fe446ec714b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a457a651c15b122ea1fd4fe446ec714b6">GPTIMER0_TAR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030048 )</td></tr>
<tr class="memdesc:a457a651c15b122ea1fd4fe446ec714b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A. <br /></td></tr>
<tr class="separator:a457a651c15b122ea1fd4fe446ec714b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79112754e86755f2429961ba4e894248"><td class="memItemLeft" align="right" valign="top"><a id="a79112754e86755f2429961ba4e894248"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a79112754e86755f2429961ba4e894248">GPTIMER0_TBR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003004c )</td></tr>
<tr class="memdesc:a79112754e86755f2429961ba4e894248"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B. <br /></td></tr>
<tr class="separator:a79112754e86755f2429961ba4e894248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854db3653c9b0e06ea8b2cad23c17c3c"><td class="memItemLeft" align="right" valign="top"><a id="a854db3653c9b0e06ea8b2cad23c17c3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a854db3653c9b0e06ea8b2cad23c17c3c">GPTIMER0_TAV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030050 )</td></tr>
<tr class="memdesc:a854db3653c9b0e06ea8b2cad23c17c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A value. <br /></td></tr>
<tr class="separator:a854db3653c9b0e06ea8b2cad23c17c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a801781f60f6f7c476f4a531b7879f1c6"><td class="memItemLeft" align="right" valign="top"><a id="a801781f60f6f7c476f4a531b7879f1c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a801781f60f6f7c476f4a531b7879f1c6">GPTIMER0_TBV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030054 )</td></tr>
<tr class="memdesc:a801781f60f6f7c476f4a531b7879f1c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B value. <br /></td></tr>
<tr class="separator:a801781f60f6f7c476f4a531b7879f1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d6e6a0f2dbfb2cc5aca5969d53b37d"><td class="memItemLeft" align="right" valign="top"><a id="a16d6e6a0f2dbfb2cc5aca5969d53b37d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a16d6e6a0f2dbfb2cc5aca5969d53b37d">GPTIMER0_TAPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003005c )</td></tr>
<tr class="memdesc:a16d6e6a0f2dbfb2cc5aca5969d53b37d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A prescale snapshot. <br /></td></tr>
<tr class="separator:a16d6e6a0f2dbfb2cc5aca5969d53b37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c231b892c4030ed63a6918d10bec9fa"><td class="memItemLeft" align="right" valign="top"><a id="a1c231b892c4030ed63a6918d10bec9fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1c231b892c4030ed63a6918d10bec9fa">GPTIMER0_TBPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030060 )</td></tr>
<tr class="memdesc:a1c231b892c4030ed63a6918d10bec9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B prescale snapshot. <br /></td></tr>
<tr class="separator:a1c231b892c4030ed63a6918d10bec9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53dd31a3334dcde6959394c69d38fd7"><td class="memItemLeft" align="right" valign="top"><a id="af53dd31a3334dcde6959394c69d38fd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af53dd31a3334dcde6959394c69d38fd7">GPTIMER0_TAPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030064 )</td></tr>
<tr class="memdesc:af53dd31a3334dcde6959394c69d38fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer A prescale value. <br /></td></tr>
<tr class="separator:af53dd31a3334dcde6959394c69d38fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1425e1a5f4b3e4acba3e891bda3d6cf"><td class="memItemLeft" align="right" valign="top"><a id="ae1425e1a5f4b3e4acba3e891bda3d6cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae1425e1a5f4b3e4acba3e891bda3d6cf">GPTIMER0_TBPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030068 )</td></tr>
<tr class="memdesc:ae1425e1a5f4b3e4acba3e891bda3d6cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 Timer B prescale value. <br /></td></tr>
<tr class="separator:ae1425e1a5f4b3e4acba3e891bda3d6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae281611ec3dab21bc0f2c35c8067c0c9"><td class="memItemLeft" align="right" valign="top"><a id="ae281611ec3dab21bc0f2c35c8067c0c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae281611ec3dab21bc0f2c35c8067c0c9">GPTIMER0_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40030fc0 )</td></tr>
<tr class="memdesc:ae281611ec3dab21bc0f2c35c8067c0c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM0 peripheral properties. <br /></td></tr>
<tr class="separator:ae281611ec3dab21bc0f2c35c8067c0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbe4fc2d211e70b97ea7fbcd9af854f6"><td class="memItemLeft" align="right" valign="top"><a id="afbe4fc2d211e70b97ea7fbcd9af854f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afbe4fc2d211e70b97ea7fbcd9af854f6">GPTIMER1_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031000 )</td></tr>
<tr class="memdesc:afbe4fc2d211e70b97ea7fbcd9af854f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 configuration. <br /></td></tr>
<tr class="separator:afbe4fc2d211e70b97ea7fbcd9af854f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4c78759dea1cd97f6c6c16f567ad4e"><td class="memItemLeft" align="right" valign="top"><a id="aac4c78759dea1cd97f6c6c16f567ad4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aac4c78759dea1cd97f6c6c16f567ad4e">GPTIMER1_TAMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031004 )</td></tr>
<tr class="memdesc:aac4c78759dea1cd97f6c6c16f567ad4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A mode. <br /></td></tr>
<tr class="separator:aac4c78759dea1cd97f6c6c16f567ad4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f211d9e879763fc6e4b2c9fa61c44cd"><td class="memItemLeft" align="right" valign="top"><a id="a6f211d9e879763fc6e4b2c9fa61c44cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6f211d9e879763fc6e4b2c9fa61c44cd">GPTIMER1_TBMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031008 )</td></tr>
<tr class="memdesc:a6f211d9e879763fc6e4b2c9fa61c44cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B mode. <br /></td></tr>
<tr class="separator:a6f211d9e879763fc6e4b2c9fa61c44cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb191dd101e7ba0297e8f81331e909fc"><td class="memItemLeft" align="right" valign="top"><a id="aeb191dd101e7ba0297e8f81331e909fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aeb191dd101e7ba0297e8f81331e909fc">GPTIMER1_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003100c )</td></tr>
<tr class="memdesc:aeb191dd101e7ba0297e8f81331e909fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 control. <br /></td></tr>
<tr class="separator:aeb191dd101e7ba0297e8f81331e909fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d43f30b7f81b70433164fb0b638f6b"><td class="memItemLeft" align="right" valign="top"><a id="a85d43f30b7f81b70433164fb0b638f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a85d43f30b7f81b70433164fb0b638f6b">GPTIMER1_SYNC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031010 )</td></tr>
<tr class="memdesc:a85d43f30b7f81b70433164fb0b638f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 synchronize. <br /></td></tr>
<tr class="separator:a85d43f30b7f81b70433164fb0b638f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092f9e2a6e61306136b1e4b82cf37fbe"><td class="memItemLeft" align="right" valign="top"><a id="a092f9e2a6e61306136b1e4b82cf37fbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a092f9e2a6e61306136b1e4b82cf37fbe">GPTIMER1_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031018 )</td></tr>
<tr class="memdesc:a092f9e2a6e61306136b1e4b82cf37fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 interrupt mask. <br /></td></tr>
<tr class="separator:a092f9e2a6e61306136b1e4b82cf37fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a127a2b95d9ad76a203ecffd971345e6a"><td class="memItemLeft" align="right" valign="top"><a id="a127a2b95d9ad76a203ecffd971345e6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a127a2b95d9ad76a203ecffd971345e6a">GPTIMER1_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003101c )</td></tr>
<tr class="memdesc:a127a2b95d9ad76a203ecffd971345e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 raw interrupt status. <br /></td></tr>
<tr class="separator:a127a2b95d9ad76a203ecffd971345e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864c741101f239b19b94f6b5b413e8e2"><td class="memItemLeft" align="right" valign="top"><a id="a864c741101f239b19b94f6b5b413e8e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a864c741101f239b19b94f6b5b413e8e2">GPTIMER1_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031020 )</td></tr>
<tr class="memdesc:a864c741101f239b19b94f6b5b413e8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 masked interrupt status. <br /></td></tr>
<tr class="separator:a864c741101f239b19b94f6b5b413e8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f93da2347d8127d8989945e7d04f6b"><td class="memItemLeft" align="right" valign="top"><a id="a63f93da2347d8127d8989945e7d04f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a63f93da2347d8127d8989945e7d04f6b">GPTIMER1_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031024 )</td></tr>
<tr class="memdesc:a63f93da2347d8127d8989945e7d04f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 interrupt clear. <br /></td></tr>
<tr class="separator:a63f93da2347d8127d8989945e7d04f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715f8137824fbc0d8a77838ead3d81c7"><td class="memItemLeft" align="right" valign="top"><a id="a715f8137824fbc0d8a77838ead3d81c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a715f8137824fbc0d8a77838ead3d81c7">GPTIMER1_TAILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031028 )</td></tr>
<tr class="memdesc:a715f8137824fbc0d8a77838ead3d81c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A interval load. <br /></td></tr>
<tr class="separator:a715f8137824fbc0d8a77838ead3d81c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830d426ee66172909e64a89a928460ba"><td class="memItemLeft" align="right" valign="top"><a id="a830d426ee66172909e64a89a928460ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a830d426ee66172909e64a89a928460ba">GPTIMER1_TBILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003102c )</td></tr>
<tr class="memdesc:a830d426ee66172909e64a89a928460ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B interval load. <br /></td></tr>
<tr class="separator:a830d426ee66172909e64a89a928460ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8067a07b353c459bc59f460ca0d86463"><td class="memItemLeft" align="right" valign="top"><a id="a8067a07b353c459bc59f460ca0d86463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8067a07b353c459bc59f460ca0d86463">GPTIMER1_TAMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031030 )</td></tr>
<tr class="memdesc:a8067a07b353c459bc59f460ca0d86463"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A match. <br /></td></tr>
<tr class="separator:a8067a07b353c459bc59f460ca0d86463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677f94695990da59dd6d7eb78f4fd196"><td class="memItemLeft" align="right" valign="top"><a id="a677f94695990da59dd6d7eb78f4fd196"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a677f94695990da59dd6d7eb78f4fd196">GPTIMER1_TBMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031034 )</td></tr>
<tr class="memdesc:a677f94695990da59dd6d7eb78f4fd196"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B match. <br /></td></tr>
<tr class="separator:a677f94695990da59dd6d7eb78f4fd196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528cfac696cc2a1430a7dcaa59153ca4"><td class="memItemLeft" align="right" valign="top"><a id="a528cfac696cc2a1430a7dcaa59153ca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a528cfac696cc2a1430a7dcaa59153ca4">GPTIMER1_TAPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031038 )</td></tr>
<tr class="memdesc:a528cfac696cc2a1430a7dcaa59153ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A prescale. <br /></td></tr>
<tr class="separator:a528cfac696cc2a1430a7dcaa59153ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89e54664e3acccef113c7d1bdb8c79b"><td class="memItemLeft" align="right" valign="top"><a id="ae89e54664e3acccef113c7d1bdb8c79b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae89e54664e3acccef113c7d1bdb8c79b">GPTIMER1_TBPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003103c )</td></tr>
<tr class="memdesc:ae89e54664e3acccef113c7d1bdb8c79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B prescale. <br /></td></tr>
<tr class="separator:ae89e54664e3acccef113c7d1bdb8c79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aec6c4eec2c24b347a84962feafa2af"><td class="memItemLeft" align="right" valign="top"><a id="a4aec6c4eec2c24b347a84962feafa2af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4aec6c4eec2c24b347a84962feafa2af">GPTIMER1_TAPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031040 )</td></tr>
<tr class="memdesc:a4aec6c4eec2c24b347a84962feafa2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A prescale match. <br /></td></tr>
<tr class="separator:a4aec6c4eec2c24b347a84962feafa2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677a0f9952855be61eb70167acb781f2"><td class="memItemLeft" align="right" valign="top"><a id="a677a0f9952855be61eb70167acb781f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a677a0f9952855be61eb70167acb781f2">GPTIMER1_TBPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031044 )</td></tr>
<tr class="memdesc:a677a0f9952855be61eb70167acb781f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B prescale match. <br /></td></tr>
<tr class="separator:a677a0f9952855be61eb70167acb781f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f16fb0e2c068da1bbb897dfacceddb0"><td class="memItemLeft" align="right" valign="top"><a id="a7f16fb0e2c068da1bbb897dfacceddb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7f16fb0e2c068da1bbb897dfacceddb0">GPTIMER1_TAR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031048 )</td></tr>
<tr class="memdesc:a7f16fb0e2c068da1bbb897dfacceddb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A. <br /></td></tr>
<tr class="separator:a7f16fb0e2c068da1bbb897dfacceddb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36a53f5ba84b65fe7d807f6033a21f88"><td class="memItemLeft" align="right" valign="top"><a id="a36a53f5ba84b65fe7d807f6033a21f88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a36a53f5ba84b65fe7d807f6033a21f88">GPTIMER1_TBR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003104c )</td></tr>
<tr class="memdesc:a36a53f5ba84b65fe7d807f6033a21f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B. <br /></td></tr>
<tr class="separator:a36a53f5ba84b65fe7d807f6033a21f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3253feebf4d1750e824ba7bc7615dfc"><td class="memItemLeft" align="right" valign="top"><a id="aa3253feebf4d1750e824ba7bc7615dfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa3253feebf4d1750e824ba7bc7615dfc">GPTIMER1_TAV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031050 )</td></tr>
<tr class="memdesc:aa3253feebf4d1750e824ba7bc7615dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A value. <br /></td></tr>
<tr class="separator:aa3253feebf4d1750e824ba7bc7615dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4655572e725d5c9b022a4d71c3e6208"><td class="memItemLeft" align="right" valign="top"><a id="ac4655572e725d5c9b022a4d71c3e6208"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac4655572e725d5c9b022a4d71c3e6208">GPTIMER1_TBV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031054 )</td></tr>
<tr class="memdesc:ac4655572e725d5c9b022a4d71c3e6208"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B value. <br /></td></tr>
<tr class="separator:ac4655572e725d5c9b022a4d71c3e6208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa267e278131021246b9a651ca5fd904b"><td class="memItemLeft" align="right" valign="top"><a id="aa267e278131021246b9a651ca5fd904b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa267e278131021246b9a651ca5fd904b">GPTIMER1_TAPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003105c )</td></tr>
<tr class="memdesc:aa267e278131021246b9a651ca5fd904b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A prescale snapshot. <br /></td></tr>
<tr class="separator:aa267e278131021246b9a651ca5fd904b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfeb8c3b0654c5d170e7ce0c21b80989"><td class="memItemLeft" align="right" valign="top"><a id="acfeb8c3b0654c5d170e7ce0c21b80989"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acfeb8c3b0654c5d170e7ce0c21b80989">GPTIMER1_TBPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031060 )</td></tr>
<tr class="memdesc:acfeb8c3b0654c5d170e7ce0c21b80989"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B prescale snapshot. <br /></td></tr>
<tr class="separator:acfeb8c3b0654c5d170e7ce0c21b80989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8274227e10e6b4b182b28e8a7b2752f7"><td class="memItemLeft" align="right" valign="top"><a id="a8274227e10e6b4b182b28e8a7b2752f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8274227e10e6b4b182b28e8a7b2752f7">GPTIMER1_TAPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031064 )</td></tr>
<tr class="memdesc:a8274227e10e6b4b182b28e8a7b2752f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer A prescale value. <br /></td></tr>
<tr class="separator:a8274227e10e6b4b182b28e8a7b2752f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefd5d7fd6e0407d1cdde9c98e652505"><td class="memItemLeft" align="right" valign="top"><a id="adefd5d7fd6e0407d1cdde9c98e652505"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adefd5d7fd6e0407d1cdde9c98e652505">GPTIMER1_TBPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031068 )</td></tr>
<tr class="memdesc:adefd5d7fd6e0407d1cdde9c98e652505"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 Timer B prescale value. <br /></td></tr>
<tr class="separator:adefd5d7fd6e0407d1cdde9c98e652505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa33d1b36beafcc3addcfdd9d8a1c1cd"><td class="memItemLeft" align="right" valign="top"><a id="aaa33d1b36beafcc3addcfdd9d8a1c1cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aaa33d1b36beafcc3addcfdd9d8a1c1cd">GPTIMER1_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40031fc0 )</td></tr>
<tr class="memdesc:aaa33d1b36beafcc3addcfdd9d8a1c1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM1 peripheral properties. <br /></td></tr>
<tr class="separator:aaa33d1b36beafcc3addcfdd9d8a1c1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5eb7d2370ff5da765ff33125ed6852"><td class="memItemLeft" align="right" valign="top"><a id="a7f5eb7d2370ff5da765ff33125ed6852"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7f5eb7d2370ff5da765ff33125ed6852">GPTIMER2_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032000 )</td></tr>
<tr class="memdesc:a7f5eb7d2370ff5da765ff33125ed6852"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 configuration. <br /></td></tr>
<tr class="separator:a7f5eb7d2370ff5da765ff33125ed6852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d86457bf0be1fa1db86d51e01dd313"><td class="memItemLeft" align="right" valign="top"><a id="a32d86457bf0be1fa1db86d51e01dd313"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a32d86457bf0be1fa1db86d51e01dd313">GPTIMER2_TAMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032004 )</td></tr>
<tr class="memdesc:a32d86457bf0be1fa1db86d51e01dd313"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A mode. <br /></td></tr>
<tr class="separator:a32d86457bf0be1fa1db86d51e01dd313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec12c90557065d2bcebd9999d232f02b"><td class="memItemLeft" align="right" valign="top"><a id="aec12c90557065d2bcebd9999d232f02b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aec12c90557065d2bcebd9999d232f02b">GPTIMER2_TBMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032008 )</td></tr>
<tr class="memdesc:aec12c90557065d2bcebd9999d232f02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B mode. <br /></td></tr>
<tr class="separator:aec12c90557065d2bcebd9999d232f02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0176e7eb10a3c8c1ad3fb9bedfdc1d50"><td class="memItemLeft" align="right" valign="top"><a id="a0176e7eb10a3c8c1ad3fb9bedfdc1d50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0176e7eb10a3c8c1ad3fb9bedfdc1d50">GPTIMER2_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003200c )</td></tr>
<tr class="memdesc:a0176e7eb10a3c8c1ad3fb9bedfdc1d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 control. <br /></td></tr>
<tr class="separator:a0176e7eb10a3c8c1ad3fb9bedfdc1d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a006a18b463ba2f4829b41990d7ade569"><td class="memItemLeft" align="right" valign="top"><a id="a006a18b463ba2f4829b41990d7ade569"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a006a18b463ba2f4829b41990d7ade569">GPTIMER2_SYNC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032010 )</td></tr>
<tr class="memdesc:a006a18b463ba2f4829b41990d7ade569"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 synchronize. <br /></td></tr>
<tr class="separator:a006a18b463ba2f4829b41990d7ade569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841efc0d0962a172bf086f9f07b3105c"><td class="memItemLeft" align="right" valign="top"><a id="a841efc0d0962a172bf086f9f07b3105c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a841efc0d0962a172bf086f9f07b3105c">GPTIMER2_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032018 )</td></tr>
<tr class="memdesc:a841efc0d0962a172bf086f9f07b3105c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 interrupt mask. <br /></td></tr>
<tr class="separator:a841efc0d0962a172bf086f9f07b3105c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca4d17132613366d0ba78912614f72a"><td class="memItemLeft" align="right" valign="top"><a id="a0ca4d17132613366d0ba78912614f72a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0ca4d17132613366d0ba78912614f72a">GPTIMER2_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003201c )</td></tr>
<tr class="memdesc:a0ca4d17132613366d0ba78912614f72a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 raw interrupt status. <br /></td></tr>
<tr class="separator:a0ca4d17132613366d0ba78912614f72a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1933598cfef09260de225495036fed"><td class="memItemLeft" align="right" valign="top"><a id="a3f1933598cfef09260de225495036fed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3f1933598cfef09260de225495036fed">GPTIMER2_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032020 )</td></tr>
<tr class="memdesc:a3f1933598cfef09260de225495036fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 masked interrupt status. <br /></td></tr>
<tr class="separator:a3f1933598cfef09260de225495036fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84a699260c8612be49db072750c3dcc"><td class="memItemLeft" align="right" valign="top"><a id="ac84a699260c8612be49db072750c3dcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac84a699260c8612be49db072750c3dcc">GPTIMER2_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032024 )</td></tr>
<tr class="memdesc:ac84a699260c8612be49db072750c3dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 interrupt clear. <br /></td></tr>
<tr class="separator:ac84a699260c8612be49db072750c3dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5833af6b03a4f441ea107ce5ef8f003a"><td class="memItemLeft" align="right" valign="top"><a id="a5833af6b03a4f441ea107ce5ef8f003a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5833af6b03a4f441ea107ce5ef8f003a">GPTIMER2_TAILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032028 )</td></tr>
<tr class="memdesc:a5833af6b03a4f441ea107ce5ef8f003a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A interval load. <br /></td></tr>
<tr class="separator:a5833af6b03a4f441ea107ce5ef8f003a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac289d4751559c21b53389a24028fca60"><td class="memItemLeft" align="right" valign="top"><a id="ac289d4751559c21b53389a24028fca60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac289d4751559c21b53389a24028fca60">GPTIMER2_TBILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003202c )</td></tr>
<tr class="memdesc:ac289d4751559c21b53389a24028fca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B interval load. <br /></td></tr>
<tr class="separator:ac289d4751559c21b53389a24028fca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a496ceef9d9a65ad934fca9228ff78f"><td class="memItemLeft" align="right" valign="top"><a id="a4a496ceef9d9a65ad934fca9228ff78f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4a496ceef9d9a65ad934fca9228ff78f">GPTIMER2_TAMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032030 )</td></tr>
<tr class="memdesc:a4a496ceef9d9a65ad934fca9228ff78f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A match. <br /></td></tr>
<tr class="separator:a4a496ceef9d9a65ad934fca9228ff78f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8621f0d52bf3317028883a94b3fa7549"><td class="memItemLeft" align="right" valign="top"><a id="a8621f0d52bf3317028883a94b3fa7549"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8621f0d52bf3317028883a94b3fa7549">GPTIMER2_TBMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032034 )</td></tr>
<tr class="memdesc:a8621f0d52bf3317028883a94b3fa7549"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B match. <br /></td></tr>
<tr class="separator:a8621f0d52bf3317028883a94b3fa7549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa332aca6cdf7105dbe77cb0ee2cc6224"><td class="memItemLeft" align="right" valign="top"><a id="aa332aca6cdf7105dbe77cb0ee2cc6224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa332aca6cdf7105dbe77cb0ee2cc6224">GPTIMER2_TAPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032038 )</td></tr>
<tr class="memdesc:aa332aca6cdf7105dbe77cb0ee2cc6224"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A prescale. <br /></td></tr>
<tr class="separator:aa332aca6cdf7105dbe77cb0ee2cc6224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65620e0cd569d7c75d0cc2980e777137"><td class="memItemLeft" align="right" valign="top"><a id="a65620e0cd569d7c75d0cc2980e777137"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a65620e0cd569d7c75d0cc2980e777137">GPTIMER2_TBPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003203c )</td></tr>
<tr class="memdesc:a65620e0cd569d7c75d0cc2980e777137"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B prescale. <br /></td></tr>
<tr class="separator:a65620e0cd569d7c75d0cc2980e777137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c655e845c2b9800297a6f906029ad97"><td class="memItemLeft" align="right" valign="top"><a id="a7c655e845c2b9800297a6f906029ad97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7c655e845c2b9800297a6f906029ad97">GPTIMER2_TAPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032040 )</td></tr>
<tr class="memdesc:a7c655e845c2b9800297a6f906029ad97"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A prescale match. <br /></td></tr>
<tr class="separator:a7c655e845c2b9800297a6f906029ad97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28328a6dcfed5bf95ad2e71090ea9e6"><td class="memItemLeft" align="right" valign="top"><a id="ad28328a6dcfed5bf95ad2e71090ea9e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad28328a6dcfed5bf95ad2e71090ea9e6">GPTIMER2_TBPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032044 )</td></tr>
<tr class="memdesc:ad28328a6dcfed5bf95ad2e71090ea9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B prescale match. <br /></td></tr>
<tr class="separator:ad28328a6dcfed5bf95ad2e71090ea9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f60ec76bad79e6197058fd23a25f3c"><td class="memItemLeft" align="right" valign="top"><a id="a83f60ec76bad79e6197058fd23a25f3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a83f60ec76bad79e6197058fd23a25f3c">GPTIMER2_TAR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032048 )</td></tr>
<tr class="memdesc:a83f60ec76bad79e6197058fd23a25f3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A. <br /></td></tr>
<tr class="separator:a83f60ec76bad79e6197058fd23a25f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6d712d48a3a92d1a622c954b1cd2f7"><td class="memItemLeft" align="right" valign="top"><a id="a2a6d712d48a3a92d1a622c954b1cd2f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2a6d712d48a3a92d1a622c954b1cd2f7">GPTIMER2_TBR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003204c )</td></tr>
<tr class="memdesc:a2a6d712d48a3a92d1a622c954b1cd2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B. <br /></td></tr>
<tr class="separator:a2a6d712d48a3a92d1a622c954b1cd2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19f4f48d320ba6c90cf31b956b846b9"><td class="memItemLeft" align="right" valign="top"><a id="ab19f4f48d320ba6c90cf31b956b846b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab19f4f48d320ba6c90cf31b956b846b9">GPTIMER2_TAV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032050 )</td></tr>
<tr class="memdesc:ab19f4f48d320ba6c90cf31b956b846b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A value. <br /></td></tr>
<tr class="separator:ab19f4f48d320ba6c90cf31b956b846b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d587868c8839ddeb2d092fd9f7ea529"><td class="memItemLeft" align="right" valign="top"><a id="a3d587868c8839ddeb2d092fd9f7ea529"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3d587868c8839ddeb2d092fd9f7ea529">GPTIMER2_TBV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032054 )</td></tr>
<tr class="memdesc:a3d587868c8839ddeb2d092fd9f7ea529"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B value. <br /></td></tr>
<tr class="separator:a3d587868c8839ddeb2d092fd9f7ea529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f31c8dc55b2065d741d6cc03809ddc"><td class="memItemLeft" align="right" valign="top"><a id="a89f31c8dc55b2065d741d6cc03809ddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a89f31c8dc55b2065d741d6cc03809ddc">GPTIMER2_TAPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003205c )</td></tr>
<tr class="memdesc:a89f31c8dc55b2065d741d6cc03809ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A prescale snapshot. <br /></td></tr>
<tr class="separator:a89f31c8dc55b2065d741d6cc03809ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9d9c372465749ba4bf4a30e126864f"><td class="memItemLeft" align="right" valign="top"><a id="a2d9d9c372465749ba4bf4a30e126864f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2d9d9c372465749ba4bf4a30e126864f">GPTIMER2_TBPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032060 )</td></tr>
<tr class="memdesc:a2d9d9c372465749ba4bf4a30e126864f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B prescale snapshot. <br /></td></tr>
<tr class="separator:a2d9d9c372465749ba4bf4a30e126864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f12d24a82d019698ca48dfc88a9bf55"><td class="memItemLeft" align="right" valign="top"><a id="a6f12d24a82d019698ca48dfc88a9bf55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6f12d24a82d019698ca48dfc88a9bf55">GPTIMER2_TAPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032064 )</td></tr>
<tr class="memdesc:a6f12d24a82d019698ca48dfc88a9bf55"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer A prescale value. <br /></td></tr>
<tr class="separator:a6f12d24a82d019698ca48dfc88a9bf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70926f20d6c3f4a7187913121dc6f318"><td class="memItemLeft" align="right" valign="top"><a id="a70926f20d6c3f4a7187913121dc6f318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a70926f20d6c3f4a7187913121dc6f318">GPTIMER2_TBPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032068 )</td></tr>
<tr class="memdesc:a70926f20d6c3f4a7187913121dc6f318"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 Timer B prescale value. <br /></td></tr>
<tr class="separator:a70926f20d6c3f4a7187913121dc6f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458a05a652941e847ac5cab686e47b3b"><td class="memItemLeft" align="right" valign="top"><a id="a458a05a652941e847ac5cab686e47b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a458a05a652941e847ac5cab686e47b3b">GPTIMER2_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40032fc0 )</td></tr>
<tr class="memdesc:a458a05a652941e847ac5cab686e47b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM2 peripheral properties. <br /></td></tr>
<tr class="separator:a458a05a652941e847ac5cab686e47b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc927f5153d5885d922fbd795861bb9"><td class="memItemLeft" align="right" valign="top"><a id="a0cc927f5153d5885d922fbd795861bb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0cc927f5153d5885d922fbd795861bb9">GPTIMER3_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033000 )</td></tr>
<tr class="memdesc:a0cc927f5153d5885d922fbd795861bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 configuration. <br /></td></tr>
<tr class="separator:a0cc927f5153d5885d922fbd795861bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a623265ce1692337ceafdde6eb6d10ca6"><td class="memItemLeft" align="right" valign="top"><a id="a623265ce1692337ceafdde6eb6d10ca6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a623265ce1692337ceafdde6eb6d10ca6">GPTIMER3_TAMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033004 )</td></tr>
<tr class="memdesc:a623265ce1692337ceafdde6eb6d10ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A mode. <br /></td></tr>
<tr class="separator:a623265ce1692337ceafdde6eb6d10ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79f5f11ca071be2afb40e8d434a8751"><td class="memItemLeft" align="right" valign="top"><a id="ad79f5f11ca071be2afb40e8d434a8751"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad79f5f11ca071be2afb40e8d434a8751">GPTIMER3_TBMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033008 )</td></tr>
<tr class="memdesc:ad79f5f11ca071be2afb40e8d434a8751"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B mode. <br /></td></tr>
<tr class="separator:ad79f5f11ca071be2afb40e8d434a8751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a388f4ad005a08412793eeae3d0039"><td class="memItemLeft" align="right" valign="top"><a id="ab0a388f4ad005a08412793eeae3d0039"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab0a388f4ad005a08412793eeae3d0039">GPTIMER3_CTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003300c )</td></tr>
<tr class="memdesc:ab0a388f4ad005a08412793eeae3d0039"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 control. <br /></td></tr>
<tr class="separator:ab0a388f4ad005a08412793eeae3d0039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382f4d3f820832af34d481c5577225ee"><td class="memItemLeft" align="right" valign="top"><a id="a382f4d3f820832af34d481c5577225ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a382f4d3f820832af34d481c5577225ee">GPTIMER3_SYNC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033010 )</td></tr>
<tr class="memdesc:a382f4d3f820832af34d481c5577225ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 synchronize. <br /></td></tr>
<tr class="separator:a382f4d3f820832af34d481c5577225ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287ced499e03ce54f725959e6379c734"><td class="memItemLeft" align="right" valign="top"><a id="a287ced499e03ce54f725959e6379c734"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a287ced499e03ce54f725959e6379c734">GPTIMER3_IMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033018 )</td></tr>
<tr class="memdesc:a287ced499e03ce54f725959e6379c734"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 interrupt mask. <br /></td></tr>
<tr class="separator:a287ced499e03ce54f725959e6379c734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f2f7c07875bf7b573f33225f242531"><td class="memItemLeft" align="right" valign="top"><a id="a48f2f7c07875bf7b573f33225f242531"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a48f2f7c07875bf7b573f33225f242531">GPTIMER3_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003301c )</td></tr>
<tr class="memdesc:a48f2f7c07875bf7b573f33225f242531"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 raw interrupt status. <br /></td></tr>
<tr class="separator:a48f2f7c07875bf7b573f33225f242531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a15c112775ceceeae4c66e2320a5239"><td class="memItemLeft" align="right" valign="top"><a id="a3a15c112775ceceeae4c66e2320a5239"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3a15c112775ceceeae4c66e2320a5239">GPTIMER3_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033020 )</td></tr>
<tr class="memdesc:a3a15c112775ceceeae4c66e2320a5239"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 masked interrupt status. <br /></td></tr>
<tr class="separator:a3a15c112775ceceeae4c66e2320a5239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f96a39f1d1b5aab5cbf3e0c3fca969"><td class="memItemLeft" align="right" valign="top"><a id="af1f96a39f1d1b5aab5cbf3e0c3fca969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af1f96a39f1d1b5aab5cbf3e0c3fca969">GPTIMER3_ICR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033024 )</td></tr>
<tr class="memdesc:af1f96a39f1d1b5aab5cbf3e0c3fca969"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 interrupt clear. <br /></td></tr>
<tr class="separator:af1f96a39f1d1b5aab5cbf3e0c3fca969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae183ebc329f6ed7189d62d92f852ee6d"><td class="memItemLeft" align="right" valign="top"><a id="ae183ebc329f6ed7189d62d92f852ee6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae183ebc329f6ed7189d62d92f852ee6d">GPTIMER3_TAILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033028 )</td></tr>
<tr class="memdesc:ae183ebc329f6ed7189d62d92f852ee6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A interval load. <br /></td></tr>
<tr class="separator:ae183ebc329f6ed7189d62d92f852ee6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a380739040286beb93e4f96a6f45933ad"><td class="memItemLeft" align="right" valign="top"><a id="a380739040286beb93e4f96a6f45933ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a380739040286beb93e4f96a6f45933ad">GPTIMER3_TBILR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003302c )</td></tr>
<tr class="memdesc:a380739040286beb93e4f96a6f45933ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B interval load. <br /></td></tr>
<tr class="separator:a380739040286beb93e4f96a6f45933ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199c203f7918e8c910d75a0023645aeb"><td class="memItemLeft" align="right" valign="top"><a id="a199c203f7918e8c910d75a0023645aeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a199c203f7918e8c910d75a0023645aeb">GPTIMER3_TAMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033030 )</td></tr>
<tr class="memdesc:a199c203f7918e8c910d75a0023645aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A match. <br /></td></tr>
<tr class="separator:a199c203f7918e8c910d75a0023645aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc8bf7aa5a2c16a89d876f4e44766dc"><td class="memItemLeft" align="right" valign="top"><a id="a9bc8bf7aa5a2c16a89d876f4e44766dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9bc8bf7aa5a2c16a89d876f4e44766dc">GPTIMER3_TBMATCHR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033034 )</td></tr>
<tr class="memdesc:a9bc8bf7aa5a2c16a89d876f4e44766dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B match. <br /></td></tr>
<tr class="separator:a9bc8bf7aa5a2c16a89d876f4e44766dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac81aacd451e32d188c3f30f2dd44126c"><td class="memItemLeft" align="right" valign="top"><a id="ac81aacd451e32d188c3f30f2dd44126c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac81aacd451e32d188c3f30f2dd44126c">GPTIMER3_TAPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033038 )</td></tr>
<tr class="memdesc:ac81aacd451e32d188c3f30f2dd44126c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A prescale. <br /></td></tr>
<tr class="separator:ac81aacd451e32d188c3f30f2dd44126c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fb59f6b7f609713d7268bb81dc03b5"><td class="memItemLeft" align="right" valign="top"><a id="ac1fb59f6b7f609713d7268bb81dc03b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac1fb59f6b7f609713d7268bb81dc03b5">GPTIMER3_TBPR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003303c )</td></tr>
<tr class="memdesc:ac1fb59f6b7f609713d7268bb81dc03b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B prescale. <br /></td></tr>
<tr class="separator:ac1fb59f6b7f609713d7268bb81dc03b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae001313c7fa96d70b9584e892ee3e588"><td class="memItemLeft" align="right" valign="top"><a id="ae001313c7fa96d70b9584e892ee3e588"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae001313c7fa96d70b9584e892ee3e588">GPTIMER3_TAPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033040 )</td></tr>
<tr class="memdesc:ae001313c7fa96d70b9584e892ee3e588"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A prescale match. <br /></td></tr>
<tr class="separator:ae001313c7fa96d70b9584e892ee3e588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fac65d6f8239b72b6e9bc5777c40f4"><td class="memItemLeft" align="right" valign="top"><a id="aa4fac65d6f8239b72b6e9bc5777c40f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa4fac65d6f8239b72b6e9bc5777c40f4">GPTIMER3_TBPMR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033044 )</td></tr>
<tr class="memdesc:aa4fac65d6f8239b72b6e9bc5777c40f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B prescale match. <br /></td></tr>
<tr class="separator:aa4fac65d6f8239b72b6e9bc5777c40f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7a3c7b02785567fda9054246e126a6"><td class="memItemLeft" align="right" valign="top"><a id="ace7a3c7b02785567fda9054246e126a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ace7a3c7b02785567fda9054246e126a6">GPTIMER3_TAR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033048 )</td></tr>
<tr class="memdesc:ace7a3c7b02785567fda9054246e126a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A. <br /></td></tr>
<tr class="separator:ace7a3c7b02785567fda9054246e126a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d8336d9db321b61b76c89bb5f82dc0"><td class="memItemLeft" align="right" valign="top"><a id="a72d8336d9db321b61b76c89bb5f82dc0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a72d8336d9db321b61b76c89bb5f82dc0">GPTIMER3_TBR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003304c )</td></tr>
<tr class="memdesc:a72d8336d9db321b61b76c89bb5f82dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B. <br /></td></tr>
<tr class="separator:a72d8336d9db321b61b76c89bb5f82dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fe6c2afc87baa1abb3874760c75446"><td class="memItemLeft" align="right" valign="top"><a id="a52fe6c2afc87baa1abb3874760c75446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a52fe6c2afc87baa1abb3874760c75446">GPTIMER3_TAV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033050 )</td></tr>
<tr class="memdesc:a52fe6c2afc87baa1abb3874760c75446"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A value. <br /></td></tr>
<tr class="separator:a52fe6c2afc87baa1abb3874760c75446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0db5a52c12fd95dbcdd30c2c8e8ef9"><td class="memItemLeft" align="right" valign="top"><a id="aca0db5a52c12fd95dbcdd30c2c8e8ef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aca0db5a52c12fd95dbcdd30c2c8e8ef9">GPTIMER3_TBV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033054 )</td></tr>
<tr class="memdesc:aca0db5a52c12fd95dbcdd30c2c8e8ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B value. <br /></td></tr>
<tr class="separator:aca0db5a52c12fd95dbcdd30c2c8e8ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9536a0b628ad7375948d2be2b816b6"><td class="memItemLeft" align="right" valign="top"><a id="a6b9536a0b628ad7375948d2be2b816b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6b9536a0b628ad7375948d2be2b816b6">GPTIMER3_TAPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4003305c )</td></tr>
<tr class="memdesc:a6b9536a0b628ad7375948d2be2b816b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A prescale snapshot. <br /></td></tr>
<tr class="separator:a6b9536a0b628ad7375948d2be2b816b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dab0df05abd6e7f019e00c466aa10"><td class="memItemLeft" align="right" valign="top"><a id="a876dab0df05abd6e7f019e00c466aa10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a876dab0df05abd6e7f019e00c466aa10">GPTIMER3_TBPS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033060 )</td></tr>
<tr class="memdesc:a876dab0df05abd6e7f019e00c466aa10"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B prescale snapshot. <br /></td></tr>
<tr class="separator:a876dab0df05abd6e7f019e00c466aa10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd08493856c085a23deb1d20c21e6f7"><td class="memItemLeft" align="right" valign="top"><a id="abcd08493856c085a23deb1d20c21e6f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abcd08493856c085a23deb1d20c21e6f7">GPTIMER3_TAPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033064 )</td></tr>
<tr class="memdesc:abcd08493856c085a23deb1d20c21e6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer A prescale value. <br /></td></tr>
<tr class="separator:abcd08493856c085a23deb1d20c21e6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c277fd15918b6df8eec57888e8a352"><td class="memItemLeft" align="right" valign="top"><a id="a37c277fd15918b6df8eec57888e8a352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a37c277fd15918b6df8eec57888e8a352">GPTIMER3_TBPV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033068 )</td></tr>
<tr class="memdesc:a37c277fd15918b6df8eec57888e8a352"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 Timer B prescale value. <br /></td></tr>
<tr class="separator:a37c277fd15918b6df8eec57888e8a352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa259f77c02d98f507ad7a99e52a3c82c"><td class="memItemLeft" align="right" valign="top"><a id="aa259f77c02d98f507ad7a99e52a3c82c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa259f77c02d98f507ad7a99e52a3c82c">GPTIMER3_PP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40033fc0 )</td></tr>
<tr class="memdesc:aa259f77c02d98f507ad7a99e52a3c82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPTM3 peripheral properties. <br /></td></tr>
<tr class="separator:aa259f77c02d98f507ad7a99e52a3c82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d9f21b530afc737850344ac90359f6"><td class="memItemLeft" align="right" valign="top"><a id="ae6d9f21b530afc737850344ac90359f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae6d9f21b530afc737850344ac90359f6">RFCORE_FFSM_SRCRESMASK0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088580 )</td></tr>
<tr class="memdesc:ae6d9f21b530afc737850344ac90359f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching result. <br /></td></tr>
<tr class="separator:ae6d9f21b530afc737850344ac90359f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ada8d56f23316ad544eee4e98f718a"><td class="memItemLeft" align="right" valign="top"><a id="ae9ada8d56f23316ad544eee4e98f718a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae9ada8d56f23316ad544eee4e98f718a">RFCORE_FFSM_SRCRESMASK1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088584 )</td></tr>
<tr class="memdesc:ae9ada8d56f23316ad544eee4e98f718a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching result. <br /></td></tr>
<tr class="separator:ae9ada8d56f23316ad544eee4e98f718a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc8f6742f4e90a155a1d310ed6323e3"><td class="memItemLeft" align="right" valign="top"><a id="a0dc8f6742f4e90a155a1d310ed6323e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0dc8f6742f4e90a155a1d310ed6323e3">RFCORE_FFSM_SRCRESMASK2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088588 )</td></tr>
<tr class="memdesc:a0dc8f6742f4e90a155a1d310ed6323e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching result. <br /></td></tr>
<tr class="separator:a0dc8f6742f4e90a155a1d310ed6323e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6187372f763e739b82af436fe74c4cbd"><td class="memItemLeft" align="right" valign="top"><a id="a6187372f763e739b82af436fe74c4cbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6187372f763e739b82af436fe74c4cbd">RFCORE_FFSM_SRCRESINDEX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008858c )</td></tr>
<tr class="memdesc:a6187372f763e739b82af436fe74c4cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching result. <br /></td></tr>
<tr class="separator:a6187372f763e739b82af436fe74c4cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b3a2120c54cab0e525162d6db49342"><td class="memItemLeft" align="right" valign="top"><a id="a88b3a2120c54cab0e525162d6db49342"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a88b3a2120c54cab0e525162d6db49342">RFCORE_FFSM_SRCEXTPENDEN0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088590 )</td></tr>
<tr class="memdesc:a88b3a2120c54cab0e525162d6db49342"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:a88b3a2120c54cab0e525162d6db49342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45b7874212ae416d7f4b8213008c4c2"><td class="memItemLeft" align="right" valign="top"><a id="aa45b7874212ae416d7f4b8213008c4c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa45b7874212ae416d7f4b8213008c4c2">RFCORE_FFSM_SRCEXTPENDEN1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088594 )</td></tr>
<tr class="memdesc:aa45b7874212ae416d7f4b8213008c4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:aa45b7874212ae416d7f4b8213008c4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10eea7053ccde8b1dd1cb5e646a30e1e"><td class="memItemLeft" align="right" valign="top"><a id="a10eea7053ccde8b1dd1cb5e646a30e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a10eea7053ccde8b1dd1cb5e646a30e1e">RFCORE_FFSM_SRCEXTPENDEN2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088598 )</td></tr>
<tr class="memdesc:a10eea7053ccde8b1dd1cb5e646a30e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:a10eea7053ccde8b1dd1cb5e646a30e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1d431346c21961e8b7472cd4347149"><td class="memItemLeft" align="right" valign="top"><a id="a2f1d431346c21961e8b7472cd4347149"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2f1d431346c21961e8b7472cd4347149">RFCORE_FFSM_SRCSHORTPENDEN0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008859c )</td></tr>
<tr class="memdesc:a2f1d431346c21961e8b7472cd4347149"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:a2f1d431346c21961e8b7472cd4347149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecd8a612b69cf166b3fcf7b131b14e5"><td class="memItemLeft" align="right" valign="top"><a id="adecd8a612b69cf166b3fcf7b131b14e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adecd8a612b69cf166b3fcf7b131b14e5">RFCORE_FFSM_SRCSHORTPENDEN1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885a0 )</td></tr>
<tr class="memdesc:adecd8a612b69cf166b3fcf7b131b14e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:adecd8a612b69cf166b3fcf7b131b14e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f115276124678123618454fee32fca4"><td class="memItemLeft" align="right" valign="top"><a id="a7f115276124678123618454fee32fca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7f115276124678123618454fee32fca4">RFCORE_FFSM_SRCSHORTPENDEN2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885a4 )</td></tr>
<tr class="memdesc:a7f115276124678123618454fee32fca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching control. <br /></td></tr>
<tr class="separator:a7f115276124678123618454fee32fca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737923cafe8c3d374e3ee01bfdf57f26"><td class="memItemLeft" align="right" valign="top"><a id="a737923cafe8c3d374e3ee01bfdf57f26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a737923cafe8c3d374e3ee01bfdf57f26">RFCORE_FFSM_EXT_ADDR0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885a8 )</td></tr>
<tr class="memdesc:a737923cafe8c3d374e3ee01bfdf57f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a737923cafe8c3d374e3ee01bfdf57f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f8c7315ab2035371e30a0214af115c"><td class="memItemLeft" align="right" valign="top"><a id="a11f8c7315ab2035371e30a0214af115c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a11f8c7315ab2035371e30a0214af115c">RFCORE_FFSM_EXT_ADDR1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885ac )</td></tr>
<tr class="memdesc:a11f8c7315ab2035371e30a0214af115c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a11f8c7315ab2035371e30a0214af115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4388fb0aef8ff6742d371b5fa879ff71"><td class="memItemLeft" align="right" valign="top"><a id="a4388fb0aef8ff6742d371b5fa879ff71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4388fb0aef8ff6742d371b5fa879ff71">RFCORE_FFSM_EXT_ADDR2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885b0 )</td></tr>
<tr class="memdesc:a4388fb0aef8ff6742d371b5fa879ff71"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a4388fb0aef8ff6742d371b5fa879ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad5a7db6b555955dcdd8f075770d3f1"><td class="memItemLeft" align="right" valign="top"><a id="a8ad5a7db6b555955dcdd8f075770d3f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8ad5a7db6b555955dcdd8f075770d3f1">RFCORE_FFSM_EXT_ADDR3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885b4 )</td></tr>
<tr class="memdesc:a8ad5a7db6b555955dcdd8f075770d3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a8ad5a7db6b555955dcdd8f075770d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c60f9eca7ff19bd5457a566b5eef7d"><td class="memItemLeft" align="right" valign="top"><a id="a17c60f9eca7ff19bd5457a566b5eef7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a17c60f9eca7ff19bd5457a566b5eef7d">RFCORE_FFSM_EXT_ADDR4</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885b8 )</td></tr>
<tr class="memdesc:a17c60f9eca7ff19bd5457a566b5eef7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a17c60f9eca7ff19bd5457a566b5eef7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e721bc00d2f0e02774598fe4b9db74c"><td class="memItemLeft" align="right" valign="top"><a id="a6e721bc00d2f0e02774598fe4b9db74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6e721bc00d2f0e02774598fe4b9db74c">RFCORE_FFSM_EXT_ADDR5</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885bc )</td></tr>
<tr class="memdesc:a6e721bc00d2f0e02774598fe4b9db74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a6e721bc00d2f0e02774598fe4b9db74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="memItemLeft" align="right" valign="top"><a id="a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d">RFCORE_FFSM_EXT_ADDR6</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885c0 )</td></tr>
<tr class="memdesc:a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a921ce2bd9e0ae3e16c1f7dc6fc2ccc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a614b6b7cf0ac8b066501150454703017"><td class="memItemLeft" align="right" valign="top"><a id="a614b6b7cf0ac8b066501150454703017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a614b6b7cf0ac8b066501150454703017">RFCORE_FFSM_EXT_ADDR7</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885c4 )</td></tr>
<tr class="memdesc:a614b6b7cf0ac8b066501150454703017"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a614b6b7cf0ac8b066501150454703017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02476d7a783c06b23c87e4f0370d24cd"><td class="memItemLeft" align="right" valign="top"><a id="a02476d7a783c06b23c87e4f0370d24cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a02476d7a783c06b23c87e4f0370d24cd">RFCORE_FFSM_PAN_ID0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885c8 )</td></tr>
<tr class="memdesc:a02476d7a783c06b23c87e4f0370d24cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:a02476d7a783c06b23c87e4f0370d24cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55da6cdb07ef47041669c199f23d3f2"><td class="memItemLeft" align="right" valign="top"><a id="aa55da6cdb07ef47041669c199f23d3f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa55da6cdb07ef47041669c199f23d3f2">RFCORE_FFSM_PAN_ID1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885cc )</td></tr>
<tr class="memdesc:aa55da6cdb07ef47041669c199f23d3f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:aa55da6cdb07ef47041669c199f23d3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2a0f8720d6f52f92fedb3c65b9247d"><td class="memItemLeft" align="right" valign="top"><a id="acf2a0f8720d6f52f92fedb3c65b9247d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acf2a0f8720d6f52f92fedb3c65b9247d">RFCORE_FFSM_SHORT_ADDR0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885d0 )</td></tr>
<tr class="memdesc:acf2a0f8720d6f52f92fedb3c65b9247d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:acf2a0f8720d6f52f92fedb3c65b9247d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3668cb0963850e1e598ecb50974e0ad"><td class="memItemLeft" align="right" valign="top"><a id="ab3668cb0963850e1e598ecb50974e0ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab3668cb0963850e1e598ecb50974e0ad">RFCORE_FFSM_SHORT_ADDR1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400885d4 )</td></tr>
<tr class="memdesc:ab3668cb0963850e1e598ecb50974e0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Local address information. <br /></td></tr>
<tr class="separator:ab3668cb0963850e1e598ecb50974e0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="memItemLeft" align="right" valign="top"><a id="a31ef0a5a7f0cfe4bf0f972c5c507ff16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a31ef0a5a7f0cfe4bf0f972c5c507ff16">RFCORE_XREG_FRMFILT0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088600 )</td></tr>
<tr class="memdesc:a31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Frame Filter 0. <br /></td></tr>
<tr class="separator:a31ef0a5a7f0cfe4bf0f972c5c507ff16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86abb0fdd4213ac73e6a8789738af9d8"><td class="memItemLeft" align="right" valign="top"><a id="a86abb0fdd4213ac73e6a8789738af9d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a86abb0fdd4213ac73e6a8789738af9d8">RFCORE_XREG_FRMFILT1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088604 )</td></tr>
<tr class="memdesc:a86abb0fdd4213ac73e6a8789738af9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Frame Filter 1. <br /></td></tr>
<tr class="separator:a86abb0fdd4213ac73e6a8789738af9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e90d4b8d2247cf67d995d883042ffe"><td class="memItemLeft" align="right" valign="top"><a id="a26e90d4b8d2247cf67d995d883042ffe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a26e90d4b8d2247cf67d995d883042ffe">RFCORE_XREG_SRCMATCH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088608 )</td></tr>
<tr class="memdesc:a26e90d4b8d2247cf67d995d883042ffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Source address matching and pending bits. <br /></td></tr>
<tr class="separator:a26e90d4b8d2247cf67d995d883042ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06337444367f4f56a133c94e3f453c6c"><td class="memItemLeft" align="right" valign="top"><a id="a06337444367f4f56a133c94e3f453c6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a06337444367f4f56a133c94e3f453c6c">RFCORE_XREG_SRCSHORTEN0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008860c )</td></tr>
<tr class="memdesc:a06337444367f4f56a133c94e3f453c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Short address matching. <br /></td></tr>
<tr class="separator:a06337444367f4f56a133c94e3f453c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0de6f991dca5f40e7f11a7a16259b91"><td class="memItemLeft" align="right" valign="top"><a id="aa0de6f991dca5f40e7f11a7a16259b91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa0de6f991dca5f40e7f11a7a16259b91">RFCORE_XREG_SRCSHORTEN1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088610 )</td></tr>
<tr class="memdesc:aa0de6f991dca5f40e7f11a7a16259b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Short address matching. <br /></td></tr>
<tr class="separator:aa0de6f991dca5f40e7f11a7a16259b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb8cfb753829624c921d8bf045edff3"><td class="memItemLeft" align="right" valign="top"><a id="a1eb8cfb753829624c921d8bf045edff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1eb8cfb753829624c921d8bf045edff3">RFCORE_XREG_SRCSHORTEN2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088614 )</td></tr>
<tr class="memdesc:a1eb8cfb753829624c921d8bf045edff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Short address matching. <br /></td></tr>
<tr class="separator:a1eb8cfb753829624c921d8bf045edff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3192d6e610b1dcc5794fb059806767cb"><td class="memItemLeft" align="right" valign="top"><a id="a3192d6e610b1dcc5794fb059806767cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3192d6e610b1dcc5794fb059806767cb">RFCORE_XREG_SRCEXTEN0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088618 )</td></tr>
<tr class="memdesc:a3192d6e610b1dcc5794fb059806767cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Extended address matching. <br /></td></tr>
<tr class="separator:a3192d6e610b1dcc5794fb059806767cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a4bc951e4ebd28ed9b17a1db032962"><td class="memItemLeft" align="right" valign="top"><a id="a64a4bc951e4ebd28ed9b17a1db032962"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a64a4bc951e4ebd28ed9b17a1db032962">RFCORE_XREG_SRCEXTEN1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008861c )</td></tr>
<tr class="memdesc:a64a4bc951e4ebd28ed9b17a1db032962"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Extended address matching. <br /></td></tr>
<tr class="separator:a64a4bc951e4ebd28ed9b17a1db032962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee0663475de028edc71fd1c4120d00a"><td class="memItemLeft" align="right" valign="top"><a id="acee0663475de028edc71fd1c4120d00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acee0663475de028edc71fd1c4120d00a">RFCORE_XREG_SRCEXTEN2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088620 )</td></tr>
<tr class="memdesc:acee0663475de028edc71fd1c4120d00a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Extended address matching. <br /></td></tr>
<tr class="separator:acee0663475de028edc71fd1c4120d00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f19febb9c08a3a6433185307040db05"><td class="memItemLeft" align="right" valign="top"><a id="a1f19febb9c08a3a6433185307040db05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1f19febb9c08a3a6433185307040db05">RFCORE_XREG_FRMCTRL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088624 )</td></tr>
<tr class="memdesc:a1f19febb9c08a3a6433185307040db05"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Frame handling. <br /></td></tr>
<tr class="separator:a1f19febb9c08a3a6433185307040db05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391d6837e2fd27192af075840ff32af3"><td class="memItemLeft" align="right" valign="top"><a id="a391d6837e2fd27192af075840ff32af3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a391d6837e2fd27192af075840ff32af3">RFCORE_XREG_FRMCTRL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088628 )</td></tr>
<tr class="memdesc:a391d6837e2fd27192af075840ff32af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Frame handling. <br /></td></tr>
<tr class="separator:a391d6837e2fd27192af075840ff32af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58280b38f880924a25d0154b373a955"><td class="memItemLeft" align="right" valign="top"><a id="ac58280b38f880924a25d0154b373a955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac58280b38f880924a25d0154b373a955">RFCORE_XREG_RXENABLE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008862c )</td></tr>
<tr class="memdesc:ac58280b38f880924a25d0154b373a955"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX enabling. <br /></td></tr>
<tr class="separator:ac58280b38f880924a25d0154b373a955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4487f6ca0ae010d0ce4b8978255d543"><td class="memItemLeft" align="right" valign="top"><a id="ae4487f6ca0ae010d0ce4b8978255d543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae4487f6ca0ae010d0ce4b8978255d543">RFCORE_XREG_RXMASKSET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088630 )</td></tr>
<tr class="memdesc:ae4487f6ca0ae010d0ce4b8978255d543"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX enabling. <br /></td></tr>
<tr class="separator:ae4487f6ca0ae010d0ce4b8978255d543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bee370e2d074806ab1802b5ce0335c"><td class="memItemLeft" align="right" valign="top"><a id="a15bee370e2d074806ab1802b5ce0335c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a15bee370e2d074806ab1802b5ce0335c">RFCORE_XREG_RXMASKCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088634 )</td></tr>
<tr class="memdesc:a15bee370e2d074806ab1802b5ce0335c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX disabling. <br /></td></tr>
<tr class="separator:a15bee370e2d074806ab1802b5ce0335c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77cd38507bd8f43091803b851ae66036"><td class="memItemLeft" align="right" valign="top"><a id="a77cd38507bd8f43091803b851ae66036"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a77cd38507bd8f43091803b851ae66036">RFCORE_XREG_FREQTUNE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088638 )</td></tr>
<tr class="memdesc:a77cd38507bd8f43091803b851ae66036"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Crystal oscillator frequency tuning. <br /></td></tr>
<tr class="separator:a77cd38507bd8f43091803b851ae66036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adecf5df0d5f7cfc92feef994f9a4120b"><td class="memItemLeft" align="right" valign="top"><a id="adecf5df0d5f7cfc92feef994f9a4120b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adecf5df0d5f7cfc92feef994f9a4120b">RFCORE_XREG_FREQCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008863c )</td></tr>
<tr class="memdesc:adecf5df0d5f7cfc92feef994f9a4120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Controls the RF frequency. <br /></td></tr>
<tr class="separator:adecf5df0d5f7cfc92feef994f9a4120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a880dd39551de613879973619a46d0"><td class="memItemLeft" align="right" valign="top"><a id="a58a880dd39551de613879973619a46d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a58a880dd39551de613879973619a46d0">RFCORE_XREG_TXPOWER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088640 )</td></tr>
<tr class="memdesc:a58a880dd39551de613879973619a46d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Controls the output power. <br /></td></tr>
<tr class="separator:a58a880dd39551de613879973619a46d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff550c84ea593fed2d42a1f19417f64a"><td class="memItemLeft" align="right" valign="top"><a id="aff550c84ea593fed2d42a1f19417f64a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aff550c84ea593fed2d42a1f19417f64a">RFCORE_XREG_TXCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088644 )</td></tr>
<tr class="memdesc:aff550c84ea593fed2d42a1f19417f64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Controls the TX settings. <br /></td></tr>
<tr class="separator:aff550c84ea593fed2d42a1f19417f64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b3c3a5dbac42b428f44f58db92340e"><td class="memItemLeft" align="right" valign="top"><a id="a41b3c3a5dbac42b428f44f58db92340e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a41b3c3a5dbac42b428f44f58db92340e">RFCORE_XREG_FSMSTAT0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088648 )</td></tr>
<tr class="memdesc:a41b3c3a5dbac42b428f44f58db92340e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Radio status register. <br /></td></tr>
<tr class="separator:a41b3c3a5dbac42b428f44f58db92340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2045a8c5399b1b8e0aa41f1d699b26e6"><td class="memItemLeft" align="right" valign="top"><a id="a2045a8c5399b1b8e0aa41f1d699b26e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2045a8c5399b1b8e0aa41f1d699b26e6">RFCORE_XREG_FSMSTAT1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008864c )</td></tr>
<tr class="memdesc:a2045a8c5399b1b8e0aa41f1d699b26e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Radio status register. <br /></td></tr>
<tr class="separator:a2045a8c5399b1b8e0aa41f1d699b26e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfec4e049e89bf2d57eacc9904d48f3"><td class="memItemLeft" align="right" valign="top"><a id="abbfec4e049e89bf2d57eacc9904d48f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abbfec4e049e89bf2d57eacc9904d48f3">RFCORE_XREG_FIFOPCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088650 )</td></tr>
<tr class="memdesc:abbfec4e049e89bf2d57eacc9904d48f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF FIFOP threshold. <br /></td></tr>
<tr class="separator:abbfec4e049e89bf2d57eacc9904d48f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c453b53d07012a3dae3eef0e0fe6142"><td class="memItemLeft" align="right" valign="top"><a id="a4c453b53d07012a3dae3eef0e0fe6142"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4c453b53d07012a3dae3eef0e0fe6142">RFCORE_XREG_FSMCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088654 )</td></tr>
<tr class="memdesc:a4c453b53d07012a3dae3eef0e0fe6142"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF FSM options. <br /></td></tr>
<tr class="separator:a4c453b53d07012a3dae3eef0e0fe6142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a095f60721d5941bb8701f467d7d3a6f1"><td class="memItemLeft" align="right" valign="top"><a id="a095f60721d5941bb8701f467d7d3a6f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a095f60721d5941bb8701f467d7d3a6f1">RFCORE_XREG_CCACTRL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088658 )</td></tr>
<tr class="memdesc:a095f60721d5941bb8701f467d7d3a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CCA threshold. <br /></td></tr>
<tr class="separator:a095f60721d5941bb8701f467d7d3a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92aa92dad0414bdd4f7c9957a60a2e5"><td class="memItemLeft" align="right" valign="top"><a id="ae92aa92dad0414bdd4f7c9957a60a2e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae92aa92dad0414bdd4f7c9957a60a2e5">RFCORE_XREG_CCACTRL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008865c )</td></tr>
<tr class="memdesc:ae92aa92dad0414bdd4f7c9957a60a2e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Other CCA Options. <br /></td></tr>
<tr class="separator:ae92aa92dad0414bdd4f7c9957a60a2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd522d091195f88bcfe1e3142b3cdc3"><td class="memItemLeft" align="right" valign="top"><a id="a9cd522d091195f88bcfe1e3142b3cdc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9cd522d091195f88bcfe1e3142b3cdc3">RFCORE_XREG_RSSI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088660 )</td></tr>
<tr class="memdesc:a9cd522d091195f88bcfe1e3142b3cdc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RSSI status register. <br /></td></tr>
<tr class="separator:a9cd522d091195f88bcfe1e3142b3cdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed8a4b7b4522109c785cfdcb0d01714"><td class="memItemLeft" align="right" valign="top"><a id="a5ed8a4b7b4522109c785cfdcb0d01714"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5ed8a4b7b4522109c785cfdcb0d01714">RFCORE_XREG_RSSISTAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088664 )</td></tr>
<tr class="memdesc:a5ed8a4b7b4522109c785cfdcb0d01714"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RSSI valid status register. <br /></td></tr>
<tr class="separator:a5ed8a4b7b4522109c785cfdcb0d01714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e30f08bf6df04d0040d3c1e1e429d9"><td class="memItemLeft" align="right" valign="top"><a id="a94e30f08bf6df04d0040d3c1e1e429d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a94e30f08bf6df04d0040d3c1e1e429d9">RFCORE_XREG_RXFIRST</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088668 )</td></tr>
<tr class="memdesc:a94e30f08bf6df04d0040d3c1e1e429d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF First byte in RX FIFO. <br /></td></tr>
<tr class="separator:a94e30f08bf6df04d0040d3c1e1e429d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab477ad037017f0ea13e86e8923f24351"><td class="memItemLeft" align="right" valign="top"><a id="ab477ad037017f0ea13e86e8923f24351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab477ad037017f0ea13e86e8923f24351">RFCORE_XREG_RXFIFOCNT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008866c )</td></tr>
<tr class="memdesc:ab477ad037017f0ea13e86e8923f24351"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Number of bytes in RX FIFO. <br /></td></tr>
<tr class="separator:ab477ad037017f0ea13e86e8923f24351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f4eb3b16475f5f19619f0d7560ed0d"><td class="memItemLeft" align="right" valign="top"><a id="a98f4eb3b16475f5f19619f0d7560ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a98f4eb3b16475f5f19619f0d7560ed0d">RFCORE_XREG_TXFIFOCNT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088670 )</td></tr>
<tr class="memdesc:a98f4eb3b16475f5f19619f0d7560ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Number of bytes in TX FIFO. <br /></td></tr>
<tr class="separator:a98f4eb3b16475f5f19619f0d7560ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ce71a61cc9c47a55b2f6940b06f27a"><td class="memItemLeft" align="right" valign="top"><a id="a59ce71a61cc9c47a55b2f6940b06f27a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a59ce71a61cc9c47a55b2f6940b06f27a">RFCORE_XREG_RXFIRST_PTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088674 )</td></tr>
<tr class="memdesc:a59ce71a61cc9c47a55b2f6940b06f27a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX FIFO pointer. <br /></td></tr>
<tr class="separator:a59ce71a61cc9c47a55b2f6940b06f27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fe5237421483b9d0818dbef93926a1"><td class="memItemLeft" align="right" valign="top"><a id="a68fe5237421483b9d0818dbef93926a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a68fe5237421483b9d0818dbef93926a1">RFCORE_XREG_RXLAST_PTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088678 )</td></tr>
<tr class="memdesc:a68fe5237421483b9d0818dbef93926a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX FIFO pointer. <br /></td></tr>
<tr class="separator:a68fe5237421483b9d0818dbef93926a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80894f38fa94e90faea4d82bb32b9f9"><td class="memItemLeft" align="right" valign="top"><a id="ae80894f38fa94e90faea4d82bb32b9f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae80894f38fa94e90faea4d82bb32b9f9">RFCORE_XREG_RXP1_PTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008867c )</td></tr>
<tr class="memdesc:ae80894f38fa94e90faea4d82bb32b9f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF RX FIFO pointer. <br /></td></tr>
<tr class="separator:ae80894f38fa94e90faea4d82bb32b9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404555f18693175508a4905c4e34f798"><td class="memItemLeft" align="right" valign="top"><a id="a404555f18693175508a4905c4e34f798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a404555f18693175508a4905c4e34f798">RFCORE_XREG_TXFIRST_PTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088684 )</td></tr>
<tr class="memdesc:a404555f18693175508a4905c4e34f798"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF TX FIFO pointer. <br /></td></tr>
<tr class="separator:a404555f18693175508a4905c4e34f798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a579ee93408bddb7ac1a70e6b5059c4f2"><td class="memItemLeft" align="right" valign="top"><a id="a579ee93408bddb7ac1a70e6b5059c4f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a579ee93408bddb7ac1a70e6b5059c4f2">RFCORE_XREG_TXLAST_PTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088688 )</td></tr>
<tr class="memdesc:a579ee93408bddb7ac1a70e6b5059c4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF TX FIFO pointer. <br /></td></tr>
<tr class="separator:a579ee93408bddb7ac1a70e6b5059c4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9022d650f1bf2e3992a20ea9a6c2fed1"><td class="memItemLeft" align="right" valign="top"><a id="a9022d650f1bf2e3992a20ea9a6c2fed1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9022d650f1bf2e3992a20ea9a6c2fed1">RFCORE_XREG_RFIRQM0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008868c )</td></tr>
<tr class="memdesc:a9022d650f1bf2e3992a20ea9a6c2fed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt masks. <br /></td></tr>
<tr class="separator:a9022d650f1bf2e3992a20ea9a6c2fed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5f6e6c268fa975cb4bf9f653ddb457"><td class="memItemLeft" align="right" valign="top"><a id="adc5f6e6c268fa975cb4bf9f653ddb457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adc5f6e6c268fa975cb4bf9f653ddb457">RFCORE_XREG_RFIRQM1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088690 )</td></tr>
<tr class="memdesc:adc5f6e6c268fa975cb4bf9f653ddb457"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt masks. <br /></td></tr>
<tr class="separator:adc5f6e6c268fa975cb4bf9f653ddb457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="memItemLeft" align="right" valign="top"><a id="a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d">RFCORE_XREG_RFERRM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088694 )</td></tr>
<tr class="memdesc:a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt mask. <br /></td></tr>
<tr class="separator:a5279cb2a1fd2bf0dc7c3f0a7bbc7d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b3e1715cb249be01705c3cf00f37f9"><td class="memItemLeft" align="right" valign="top"><a id="af7b3e1715cb249be01705c3cf00f37f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af7b3e1715cb249be01705c3cf00f37f9">RFCORE_XREG_RFRND</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008869c )</td></tr>
<tr class="memdesc:af7b3e1715cb249be01705c3cf00f37f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Random data. <br /></td></tr>
<tr class="separator:af7b3e1715cb249be01705c3cf00f37f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdadf12afb5815009faaa8d2fc1b945"><td class="memItemLeft" align="right" valign="top"><a id="aebdadf12afb5815009faaa8d2fc1b945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aebdadf12afb5815009faaa8d2fc1b945">RFCORE_XREG_MDMCTRL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886a0 )</td></tr>
<tr class="memdesc:aebdadf12afb5815009faaa8d2fc1b945"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Controls modem. <br /></td></tr>
<tr class="separator:aebdadf12afb5815009faaa8d2fc1b945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874877010ed3a7577c1b4a912ee5c31e"><td class="memItemLeft" align="right" valign="top"><a id="a874877010ed3a7577c1b4a912ee5c31e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a874877010ed3a7577c1b4a912ee5c31e">RFCORE_XREG_MDMCTRL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886a4 )</td></tr>
<tr class="memdesc:a874877010ed3a7577c1b4a912ee5c31e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Controls modem. <br /></td></tr>
<tr class="separator:a874877010ed3a7577c1b4a912ee5c31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e2a2cfd0d39120e50db43bb6c5d252"><td class="memItemLeft" align="right" valign="top"><a id="a90e2a2cfd0d39120e50db43bb6c5d252"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a90e2a2cfd0d39120e50db43bb6c5d252">RFCORE_XREG_FREQEST</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886a8 )</td></tr>
<tr class="memdesc:a90e2a2cfd0d39120e50db43bb6c5d252"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Estimated RF frequency offset. <br /></td></tr>
<tr class="separator:a90e2a2cfd0d39120e50db43bb6c5d252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01662a86a6417dafd03fab3c3d9ec0f"><td class="memItemLeft" align="right" valign="top"><a id="ab01662a86a6417dafd03fab3c3d9ec0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab01662a86a6417dafd03fab3c3d9ec0f">RFCORE_XREG_RXCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886ac )</td></tr>
<tr class="memdesc:ab01662a86a6417dafd03fab3c3d9ec0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune receive section. <br /></td></tr>
<tr class="separator:ab01662a86a6417dafd03fab3c3d9ec0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6706429e220e976b2251971719b7f721"><td class="memItemLeft" align="right" valign="top"><a id="a6706429e220e976b2251971719b7f721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6706429e220e976b2251971719b7f721">RFCORE_XREG_FSCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886b0 )</td></tr>
<tr class="memdesc:a6706429e220e976b2251971719b7f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune frequency synthesizer. <br /></td></tr>
<tr class="separator:a6706429e220e976b2251971719b7f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1a446e5d762dc3c0eec50d95095fe3"><td class="memItemLeft" align="right" valign="top"><a id="acc1a446e5d762dc3c0eec50d95095fe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acc1a446e5d762dc3c0eec50d95095fe3">RFCORE_XREG_FSCAL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886b4 )</td></tr>
<tr class="memdesc:acc1a446e5d762dc3c0eec50d95095fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune frequency calibration. <br /></td></tr>
<tr class="separator:acc1a446e5d762dc3c0eec50d95095fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb70776ce4ed8f84c19f52f782182f4"><td class="memItemLeft" align="right" valign="top"><a id="affb70776ce4ed8f84c19f52f782182f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#affb70776ce4ed8f84c19f52f782182f4">RFCORE_XREG_FSCAL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886b8 )</td></tr>
<tr class="memdesc:affb70776ce4ed8f84c19f52f782182f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune frequency calibration. <br /></td></tr>
<tr class="separator:affb70776ce4ed8f84c19f52f782182f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68186b22fa64908d68729b76c6afb412"><td class="memItemLeft" align="right" valign="top"><a id="a68186b22fa64908d68729b76c6afb412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a68186b22fa64908d68729b76c6afb412">RFCORE_XREG_FSCAL2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886bc )</td></tr>
<tr class="memdesc:a68186b22fa64908d68729b76c6afb412"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune frequency calibration. <br /></td></tr>
<tr class="separator:a68186b22fa64908d68729b76c6afb412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7efabc4eb66334153f9d36dd7930f9"><td class="memItemLeft" align="right" valign="top"><a id="aac7efabc4eb66334153f9d36dd7930f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aac7efabc4eb66334153f9d36dd7930f9">RFCORE_XREG_FSCAL3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886c0 )</td></tr>
<tr class="memdesc:aac7efabc4eb66334153f9d36dd7930f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tune frequency calibration. <br /></td></tr>
<tr class="separator:aac7efabc4eb66334153f9d36dd7930f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27f7b95d227a92fb9e5cc274bf032545"><td class="memItemLeft" align="right" valign="top"><a id="a27f7b95d227a92fb9e5cc274bf032545"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a27f7b95d227a92fb9e5cc274bf032545">RFCORE_XREG_AGCCTRL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886c4 )</td></tr>
<tr class="memdesc:a27f7b95d227a92fb9e5cc274bf032545"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF AGC dynamic range control. <br /></td></tr>
<tr class="separator:a27f7b95d227a92fb9e5cc274bf032545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5df330a9a1289aae7cd08d4cd46e246"><td class="memItemLeft" align="right" valign="top"><a id="aa5df330a9a1289aae7cd08d4cd46e246"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa5df330a9a1289aae7cd08d4cd46e246">RFCORE_XREG_AGCCTRL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886c8 )</td></tr>
<tr class="memdesc:aa5df330a9a1289aae7cd08d4cd46e246"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF AGC reference level. <br /></td></tr>
<tr class="separator:aa5df330a9a1289aae7cd08d4cd46e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda34ae222ad3a7d2450fc2937a0e77f"><td class="memItemLeft" align="right" valign="top"><a id="aeda34ae222ad3a7d2450fc2937a0e77f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aeda34ae222ad3a7d2450fc2937a0e77f">RFCORE_XREG_AGCCTRL2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886cc )</td></tr>
<tr class="memdesc:aeda34ae222ad3a7d2450fc2937a0e77f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF AGC gain override. <br /></td></tr>
<tr class="separator:aeda34ae222ad3a7d2450fc2937a0e77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a917153bd86a351dd8d78d10743255c94"><td class="memItemLeft" align="right" valign="top"><a id="a917153bd86a351dd8d78d10743255c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a917153bd86a351dd8d78d10743255c94">RFCORE_XREG_AGCCTRL3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886d0 )</td></tr>
<tr class="memdesc:a917153bd86a351dd8d78d10743255c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF AGC control. <br /></td></tr>
<tr class="separator:a917153bd86a351dd8d78d10743255c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac054507aebfe82027eab25af6c3e0430"><td class="memItemLeft" align="right" valign="top"><a id="ac054507aebfe82027eab25af6c3e0430"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac054507aebfe82027eab25af6c3e0430">RFCORE_XREG_ADCTEST0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886d4 )</td></tr>
<tr class="memdesc:ac054507aebfe82027eab25af6c3e0430"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF ADC tuning. <br /></td></tr>
<tr class="separator:ac054507aebfe82027eab25af6c3e0430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bf5cf11578852271e2719a1dfac01e"><td class="memItemLeft" align="right" valign="top"><a id="aa7bf5cf11578852271e2719a1dfac01e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa7bf5cf11578852271e2719a1dfac01e">RFCORE_XREG_ADCTEST1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886d8 )</td></tr>
<tr class="memdesc:aa7bf5cf11578852271e2719a1dfac01e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF ADC tuning. <br /></td></tr>
<tr class="separator:aa7bf5cf11578852271e2719a1dfac01e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be03acbbd2bbde59c7629c24d832446"><td class="memItemLeft" align="right" valign="top"><a id="a4be03acbbd2bbde59c7629c24d832446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4be03acbbd2bbde59c7629c24d832446">RFCORE_XREG_ADCTEST2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886dc )</td></tr>
<tr class="memdesc:a4be03acbbd2bbde59c7629c24d832446"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF ADC tuning. <br /></td></tr>
<tr class="separator:a4be03acbbd2bbde59c7629c24d832446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38714a24ab56ad4fe6d6df3c6332029c"><td class="memItemLeft" align="right" valign="top"><a id="a38714a24ab56ad4fe6d6df3c6332029c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a38714a24ab56ad4fe6d6df3c6332029c">RFCORE_XREG_MDMTEST0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886e0 )</td></tr>
<tr class="memdesc:a38714a24ab56ad4fe6d6df3c6332029c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Test register for modem. <br /></td></tr>
<tr class="separator:a38714a24ab56ad4fe6d6df3c6332029c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a5733604e89796880044189b44f319"><td class="memItemLeft" align="right" valign="top"><a id="a66a5733604e89796880044189b44f319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a66a5733604e89796880044189b44f319">RFCORE_XREG_MDMTEST1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886e4 )</td></tr>
<tr class="memdesc:a66a5733604e89796880044189b44f319"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Test Register for Modem. <br /></td></tr>
<tr class="separator:a66a5733604e89796880044189b44f319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9cd91f5f18f73d91a28ab45553c1ed"><td class="memItemLeft" align="right" valign="top"><a id="a0b9cd91f5f18f73d91a28ab45553c1ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0b9cd91f5f18f73d91a28ab45553c1ed">RFCORE_XREG_DACTEST0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886e8 )</td></tr>
<tr class="memdesc:a0b9cd91f5f18f73d91a28ab45553c1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF DAC override value. <br /></td></tr>
<tr class="separator:a0b9cd91f5f18f73d91a28ab45553c1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefe6d307778718245e143aa1fe0cf94"><td class="memItemLeft" align="right" valign="top"><a id="adefe6d307778718245e143aa1fe0cf94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adefe6d307778718245e143aa1fe0cf94">RFCORE_XREG_DACTEST1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886ec )</td></tr>
<tr class="memdesc:adefe6d307778718245e143aa1fe0cf94"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF DAC override value. <br /></td></tr>
<tr class="separator:adefe6d307778718245e143aa1fe0cf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab156ba30660af311cab51fe0d1c8d896"><td class="memItemLeft" align="right" valign="top"><a id="ab156ba30660af311cab51fe0d1c8d896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab156ba30660af311cab51fe0d1c8d896">RFCORE_XREG_DACTEST2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886f0 )</td></tr>
<tr class="memdesc:ab156ba30660af311cab51fe0d1c8d896"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF DAC test setting. <br /></td></tr>
<tr class="separator:ab156ba30660af311cab51fe0d1c8d896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49900504dc87f15104f2fb4bb9b777d4"><td class="memItemLeft" align="right" valign="top"><a id="a49900504dc87f15104f2fb4bb9b777d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a49900504dc87f15104f2fb4bb9b777d4">RFCORE_XREG_ATEST</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886f4 )</td></tr>
<tr class="memdesc:a49900504dc87f15104f2fb4bb9b777d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Analog test control. <br /></td></tr>
<tr class="separator:a49900504dc87f15104f2fb4bb9b777d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d0f6b289799ab16e9c1fee8e6788f9"><td class="memItemLeft" align="right" valign="top"><a id="a81d0f6b289799ab16e9c1fee8e6788f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a81d0f6b289799ab16e9c1fee8e6788f9">RFCORE_XREG_PTEST0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886f8 )</td></tr>
<tr class="memdesc:a81d0f6b289799ab16e9c1fee8e6788f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Override power-down register. <br /></td></tr>
<tr class="separator:a81d0f6b289799ab16e9c1fee8e6788f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea903164148930f0f449bd4b29da7cc"><td class="memItemLeft" align="right" valign="top"><a id="a1ea903164148930f0f449bd4b29da7cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1ea903164148930f0f449bd4b29da7cc">RFCORE_XREG_PTEST1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400886fc )</td></tr>
<tr class="memdesc:a1ea903164148930f0f449bd4b29da7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Override power-down register. <br /></td></tr>
<tr class="separator:a1ea903164148930f0f449bd4b29da7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0ab625d3c6705693b50b1990b781ac"><td class="memItemLeft" align="right" valign="top"><a id="a3a0ab625d3c6705693b50b1990b781ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3a0ab625d3c6705693b50b1990b781ac">RFCORE_XREG_CSPCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088780 )</td></tr>
<tr class="memdesc:a3a0ab625d3c6705693b50b1990b781ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP control bit. <br /></td></tr>
<tr class="separator:a3a0ab625d3c6705693b50b1990b781ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeff2d4b63d0e4307ba0894201db28b1"><td class="memItemLeft" align="right" valign="top"><a id="aaeff2d4b63d0e4307ba0894201db28b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aaeff2d4b63d0e4307ba0894201db28b1">RFCORE_XREG_CSPSTAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088784 )</td></tr>
<tr class="memdesc:aaeff2d4b63d0e4307ba0894201db28b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP status register. <br /></td></tr>
<tr class="separator:aaeff2d4b63d0e4307ba0894201db28b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada53baa77e6a247068db8a23cb4c6c2c"><td class="memItemLeft" align="right" valign="top"><a id="ada53baa77e6a247068db8a23cb4c6c2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ada53baa77e6a247068db8a23cb4c6c2c">RFCORE_XREG_CSPX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088788 )</td></tr>
<tr class="memdesc:ada53baa77e6a247068db8a23cb4c6c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP X data register. <br /></td></tr>
<tr class="separator:ada53baa77e6a247068db8a23cb4c6c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecfb1d2fa18d7c88172aafd64e3023e8"><td class="memItemLeft" align="right" valign="top"><a id="aecfb1d2fa18d7c88172aafd64e3023e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aecfb1d2fa18d7c88172aafd64e3023e8">RFCORE_XREG_CSPY</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008878c )</td></tr>
<tr class="memdesc:aecfb1d2fa18d7c88172aafd64e3023e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP Y data register. <br /></td></tr>
<tr class="separator:aecfb1d2fa18d7c88172aafd64e3023e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6bb1b43920f0fc0b3967baa2f8d981"><td class="memItemLeft" align="right" valign="top"><a id="a5a6bb1b43920f0fc0b3967baa2f8d981"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5a6bb1b43920f0fc0b3967baa2f8d981">RFCORE_XREG_CSPZ</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088790 )</td></tr>
<tr class="memdesc:a5a6bb1b43920f0fc0b3967baa2f8d981"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP Z data register. <br /></td></tr>
<tr class="separator:a5a6bb1b43920f0fc0b3967baa2f8d981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0331fda85ad98658e5afda239dcd82f3"><td class="memItemLeft" align="right" valign="top"><a id="a0331fda85ad98658e5afda239dcd82f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0331fda85ad98658e5afda239dcd82f3">RFCORE_XREG_CSPT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088794 )</td></tr>
<tr class="memdesc:a0331fda85ad98658e5afda239dcd82f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSP T data register. <br /></td></tr>
<tr class="separator:a0331fda85ad98658e5afda239dcd82f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286a05768add4cf10de28892d7e8bf8e"><td class="memItemLeft" align="right" valign="top"><a id="a286a05768add4cf10de28892d7e8bf8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a286a05768add4cf10de28892d7e8bf8e">RFCORE_XREG_RFC_OBS_CTRL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400887ac )</td></tr>
<tr class="memdesc:a286a05768add4cf10de28892d7e8bf8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:a286a05768add4cf10de28892d7e8bf8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9086fdde66e58ef4b24b3a77623f3637"><td class="memItemLeft" align="right" valign="top"><a id="a9086fdde66e58ef4b24b3a77623f3637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9086fdde66e58ef4b24b3a77623f3637">RFCORE_XREG_RFC_OBS_CTRL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400887b0 )</td></tr>
<tr class="memdesc:a9086fdde66e58ef4b24b3a77623f3637"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:a9086fdde66e58ef4b24b3a77623f3637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70f4ed9571b45e567248b2452d3ce64"><td class="memItemLeft" align="right" valign="top"><a id="ab70f4ed9571b45e567248b2452d3ce64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab70f4ed9571b45e567248b2452d3ce64">RFCORE_XREG_RFC_OBS_CTRL2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400887b4 )</td></tr>
<tr class="memdesc:ab70f4ed9571b45e567248b2452d3ce64"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF observation mux control. <br /></td></tr>
<tr class="separator:ab70f4ed9571b45e567248b2452d3ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bdbb78e0fd80a55419ce3990c60a90"><td class="memItemLeft" align="right" valign="top"><a id="af3bdbb78e0fd80a55419ce3990c60a90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af3bdbb78e0fd80a55419ce3990c60a90">RFCORE_XREG_TXFILTCFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400887e8 )</td></tr>
<tr class="memdesc:af3bdbb78e0fd80a55419ce3990c60a90"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF TX filter configuration. <br /></td></tr>
<tr class="separator:af3bdbb78e0fd80a55419ce3990c60a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d2e3b364feb66810e05604013d3c74"><td class="memItemLeft" align="right" valign="top"><a id="af7d2e3b364feb66810e05604013d3c74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af7d2e3b364feb66810e05604013d3c74">RFCORE_SFR_MTCSPCFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088800 )</td></tr>
<tr class="memdesc:af7d2e3b364feb66810e05604013d3c74"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer event configuration. <br /></td></tr>
<tr class="separator:af7d2e3b364feb66810e05604013d3c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefd47d68b68c367b3eb32b74a0d267c"><td class="memItemLeft" align="right" valign="top"><a id="adefd47d68b68c367b3eb32b74a0d267c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adefd47d68b68c367b3eb32b74a0d267c">RFCORE_SFR_MTCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088804 )</td></tr>
<tr class="memdesc:adefd47d68b68c367b3eb32b74a0d267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer control register. <br /></td></tr>
<tr class="separator:adefd47d68b68c367b3eb32b74a0d267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memItemLeft" align="right" valign="top"><a id="ac6c0354a5d2304bb4662eeccbe4a8abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac6c0354a5d2304bb4662eeccbe4a8abc">RFCORE_SFR_MTIRQM</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088808 )</td></tr>
<tr class="memdesc:ac6c0354a5d2304bb4662eeccbe4a8abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer interrupt mask. <br /></td></tr>
<tr class="separator:ac6c0354a5d2304bb4662eeccbe4a8abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memItemLeft" align="right" valign="top"><a id="a8697e7ab14383eb6bf2235e2d3d0cb26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8697e7ab14383eb6bf2235e2d3d0cb26">RFCORE_SFR_MTIRQF</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008880c )</td></tr>
<tr class="memdesc:a8697e7ab14383eb6bf2235e2d3d0cb26"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer interrupt flags. <br /></td></tr>
<tr class="separator:a8697e7ab14383eb6bf2235e2d3d0cb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0fb28396a5e85a7df1dc88355536ac"><td class="memItemLeft" align="right" valign="top"><a id="a5a0fb28396a5e85a7df1dc88355536ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5a0fb28396a5e85a7df1dc88355536ac">RFCORE_SFR_MTMSEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088810 )</td></tr>
<tr class="memdesc:a5a0fb28396a5e85a7df1dc88355536ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplex select. <br /></td></tr>
<tr class="separator:a5a0fb28396a5e85a7df1dc88355536ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667789e2b309a91d8ae5e66aff8602be"><td class="memItemLeft" align="right" valign="top"><a id="a667789e2b309a91d8ae5e66aff8602be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a667789e2b309a91d8ae5e66aff8602be">RFCORE_SFR_MTM0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088814 )</td></tr>
<tr class="memdesc:a667789e2b309a91d8ae5e66aff8602be"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplexed register 0. <br /></td></tr>
<tr class="separator:a667789e2b309a91d8ae5e66aff8602be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a067f77bd69709cfba10d0114558a7190"><td class="memItemLeft" align="right" valign="top"><a id="a067f77bd69709cfba10d0114558a7190"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a067f77bd69709cfba10d0114558a7190">RFCORE_SFR_MTM1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088818 )</td></tr>
<tr class="memdesc:a067f77bd69709cfba10d0114558a7190"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplexed register 1. <br /></td></tr>
<tr class="separator:a067f77bd69709cfba10d0114558a7190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f3f5949ecc6c25cc45b40711217cdff"><td class="memItemLeft" align="right" valign="top"><a id="a5f3f5949ecc6c25cc45b40711217cdff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5f3f5949ecc6c25cc45b40711217cdff">RFCORE_SFR_MTMOVF2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008881c )</td></tr>
<tr class="memdesc:a5f3f5949ecc6c25cc45b40711217cdff"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplexed overflow register 2. <br /></td></tr>
<tr class="separator:a5f3f5949ecc6c25cc45b40711217cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82bfbef302b9bb16c5adb7451e231955"><td class="memItemLeft" align="right" valign="top"><a id="a82bfbef302b9bb16c5adb7451e231955"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a82bfbef302b9bb16c5adb7451e231955">RFCORE_SFR_MTMOVF1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088820 )</td></tr>
<tr class="memdesc:a82bfbef302b9bb16c5adb7451e231955"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplexed overflow register 1. <br /></td></tr>
<tr class="separator:a82bfbef302b9bb16c5adb7451e231955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ace540b5a8cd409f018b5438c8b28a0"><td class="memItemLeft" align="right" valign="top"><a id="a7ace540b5a8cd409f018b5438c8b28a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7ace540b5a8cd409f018b5438c8b28a0">RFCORE_SFR_MTMOVF0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088824 )</td></tr>
<tr class="memdesc:a7ace540b5a8cd409f018b5438c8b28a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF MAC Timer multiplexed overflow register 0. <br /></td></tr>
<tr class="separator:a7ace540b5a8cd409f018b5438c8b28a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa3bf635632eca7337a3d2551ca67d2"><td class="memItemLeft" align="right" valign="top"><a id="abfa3bf635632eca7337a3d2551ca67d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abfa3bf635632eca7337a3d2551ca67d2">RFCORE_SFR_RFDATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088828 )</td></tr>
<tr class="memdesc:abfa3bf635632eca7337a3d2551ca67d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF Tx/Rx FIFO. <br /></td></tr>
<tr class="separator:abfa3bf635632eca7337a3d2551ca67d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d44e15cf123daf981d17c41b1674b6"><td class="memItemLeft" align="right" valign="top"><a id="ab9d44e15cf123daf981d17c41b1674b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab9d44e15cf123daf981d17c41b1674b6">RFCORE_SFR_RFERRF</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008882c )</td></tr>
<tr class="memdesc:ab9d44e15cf123daf981d17c41b1674b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF error interrupt flags. <br /></td></tr>
<tr class="separator:ab9d44e15cf123daf981d17c41b1674b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2a1b183bc37b5c94d888cb6183a66a"><td class="memItemLeft" align="right" valign="top"><a id="acb2a1b183bc37b5c94d888cb6183a66a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acb2a1b183bc37b5c94d888cb6183a66a">RFCORE_SFR_RFIRQF1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088830 )</td></tr>
<tr class="memdesc:acb2a1b183bc37b5c94d888cb6183a66a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:acb2a1b183bc37b5c94d888cb6183a66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19560392ce1d533cf1d79a14b79edb8"><td class="memItemLeft" align="right" valign="top"><a id="ad19560392ce1d533cf1d79a14b79edb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad19560392ce1d533cf1d79a14b79edb8">RFCORE_SFR_RFIRQF0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088834 )</td></tr>
<tr class="memdesc:ad19560392ce1d533cf1d79a14b79edb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF interrupt flags. <br /></td></tr>
<tr class="separator:ad19560392ce1d533cf1d79a14b79edb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40673ad35ff0b698efa9fd9d137dacd2"><td class="memItemLeft" align="right" valign="top"><a id="a40673ad35ff0b698efa9fd9d137dacd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a40673ad35ff0b698efa9fd9d137dacd2">RFCORE_SFR_RFST</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40088838 )</td></tr>
<tr class="memdesc:a40673ad35ff0b698efa9fd9d137dacd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RF CSMA-CA/strobe processor. <br /></td></tr>
<tr class="separator:a40673ad35ff0b698efa9fd9d137dacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c2ad4379cf37dc2e2ec8f86ae1a6fa"><td class="memItemLeft" align="right" valign="top"><a id="ae9c2ad4379cf37dc2e2ec8f86ae1a6fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae9c2ad4379cf37dc2e2ec8f86ae1a6fa">USB_ADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089000 )</td></tr>
<tr class="memdesc:ae9c2ad4379cf37dc2e2ec8f86ae1a6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Function address. <br /></td></tr>
<tr class="separator:ae9c2ad4379cf37dc2e2ec8f86ae1a6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4988880763f2cd9c364fb09ca4676519"><td class="memItemLeft" align="right" valign="top"><a id="a4988880763f2cd9c364fb09ca4676519"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4988880763f2cd9c364fb09ca4676519">USB_POW</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089004 )</td></tr>
<tr class="memdesc:a4988880763f2cd9c364fb09ca4676519"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Power management and control register. <br /></td></tr>
<tr class="separator:a4988880763f2cd9c364fb09ca4676519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a994a5652b6fc96c66fdfc388eb98791b"><td class="memItemLeft" align="right" valign="top"><a id="a994a5652b6fc96c66fdfc388eb98791b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a994a5652b6fc96c66fdfc388eb98791b">USB_IIF</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089008 )</td></tr>
<tr class="memdesc:a994a5652b6fc96c66fdfc388eb98791b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt flags for endpoint 0 and IN endpoints 1-5. <br /></td></tr>
<tr class="separator:a994a5652b6fc96c66fdfc388eb98791b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8beaab6c22b385650ccd911b44e185dd"><td class="memItemLeft" align="right" valign="top"><a id="a8beaab6c22b385650ccd911b44e185dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8beaab6c22b385650ccd911b44e185dd">USB_OIF</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089010 )</td></tr>
<tr class="memdesc:a8beaab6c22b385650ccd911b44e185dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt flags for OUT endpoints 1-5. <br /></td></tr>
<tr class="separator:a8beaab6c22b385650ccd911b44e185dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75798cb967f54c7c7c2aee491e02af67"><td class="memItemLeft" align="right" valign="top"><a id="a75798cb967f54c7c7c2aee491e02af67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a75798cb967f54c7c7c2aee491e02af67">USB_CIF</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089018 )</td></tr>
<tr class="memdesc:a75798cb967f54c7c7c2aee491e02af67"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Common USB interrupt flags. <br /></td></tr>
<tr class="separator:a75798cb967f54c7c7c2aee491e02af67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fcf66012513ff99c037c20d734e42f1"><td class="memItemLeft" align="right" valign="top"><a id="a5fcf66012513ff99c037c20d734e42f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5fcf66012513ff99c037c20d734e42f1">USB_IIE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008901c )</td></tr>
<tr class="memdesc:a5fcf66012513ff99c037c20d734e42f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt enable mask for IN endpoints 1-5 and endpoint 0. <br /></td></tr>
<tr class="separator:a5fcf66012513ff99c037c20d734e42f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6421d87ce42d2dc40bd5d6d71a2f99"><td class="memItemLeft" align="right" valign="top"><a id="aec6421d87ce42d2dc40bd5d6d71a2f99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aec6421d87ce42d2dc40bd5d6d71a2f99">USB_OIE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089024 )</td></tr>
<tr class="memdesc:aec6421d87ce42d2dc40bd5d6d71a2f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Interrupt enable mask for OUT endpoints 1-5. <br /></td></tr>
<tr class="separator:aec6421d87ce42d2dc40bd5d6d71a2f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec21d9ef3090d1efc5e69fb313cb8b65"><td class="memItemLeft" align="right" valign="top"><a id="aec21d9ef3090d1efc5e69fb313cb8b65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aec21d9ef3090d1efc5e69fb313cb8b65">USB_CIE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008902c )</td></tr>
<tr class="memdesc:aec21d9ef3090d1efc5e69fb313cb8b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Common USB interrupt enable mask. <br /></td></tr>
<tr class="separator:aec21d9ef3090d1efc5e69fb313cb8b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de101d76d215d4e898d757f9ef37a5f"><td class="memItemLeft" align="right" valign="top"><a id="a6de101d76d215d4e898d757f9ef37a5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6de101d76d215d4e898d757f9ef37a5f">USB_FRML</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089030 )</td></tr>
<tr class="memdesc:a6de101d76d215d4e898d757f9ef37a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Frame number (low byte) <br /></td></tr>
<tr class="separator:a6de101d76d215d4e898d757f9ef37a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f386742e3b20b7ef3c30e7a9ed0274c"><td class="memItemLeft" align="right" valign="top"><a id="a4f386742e3b20b7ef3c30e7a9ed0274c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4f386742e3b20b7ef3c30e7a9ed0274c">USB_FRMH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089034 )</td></tr>
<tr class="memdesc:a4f386742e3b20b7ef3c30e7a9ed0274c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Frame number (high byte) <br /></td></tr>
<tr class="separator:a4f386742e3b20b7ef3c30e7a9ed0274c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344399dcdfb15a83b5a477929e7ac854"><td class="memItemLeft" align="right" valign="top"><a id="a344399dcdfb15a83b5a477929e7ac854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a344399dcdfb15a83b5a477929e7ac854">USB_INDEX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089038 )</td></tr>
<tr class="memdesc:a344399dcdfb15a83b5a477929e7ac854"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Index register for selecting the endpoint status and control registers. <br /></td></tr>
<tr class="separator:a344399dcdfb15a83b5a477929e7ac854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7bdc25df3717d2745df3eebec6fad57"><td class="memItemLeft" align="right" valign="top"><a id="ab7bdc25df3717d2745df3eebec6fad57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab7bdc25df3717d2745df3eebec6fad57">USB_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008903c )</td></tr>
<tr class="memdesc:ab7bdc25df3717d2745df3eebec6fad57"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB USB peripheral control register. <br /></td></tr>
<tr class="separator:ab7bdc25df3717d2745df3eebec6fad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07a144e497e47b09110977e48c157a7"><td class="memItemLeft" align="right" valign="top"><a id="ac07a144e497e47b09110977e48c157a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac07a144e497e47b09110977e48c157a7">USB_MAXI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089040 )</td></tr>
<tr class="memdesc:ac07a144e497e47b09110977e48c157a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:ac07a144e497e47b09110977e48c157a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28c4ef7dc1bc1f0d9751d00f4ebe6484"><td class="memItemLeft" align="right" valign="top"><a id="a28c4ef7dc1bc1f0d9751d00f4ebe6484"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a28c4ef7dc1bc1f0d9751d00f4ebe6484">USB_CS0_CSIL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089044 )</td></tr>
<tr class="memdesc:a28c4ef7dc1bc1f0d9751d00f4ebe6484"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:a28c4ef7dc1bc1f0d9751d00f4ebe6484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627bca441154676e7989ccfb1a10d109"><td class="memItemLeft" align="right" valign="top"><a id="a627bca441154676e7989ccfb1a10d109"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a627bca441154676e7989ccfb1a10d109">USB_CSIH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089048 )</td></tr>
<tr class="memdesc:a627bca441154676e7989ccfb1a10d109"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:a627bca441154676e7989ccfb1a10d109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b385ea95ed13522a55bc8509a48ec1"><td class="memItemLeft" align="right" valign="top"><a id="ad4b385ea95ed13522a55bc8509a48ec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad4b385ea95ed13522a55bc8509a48ec1">USB_MAXO</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008904c )</td></tr>
<tr class="memdesc:ad4b385ea95ed13522a55bc8509a48ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:ad4b385ea95ed13522a55bc8509a48ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cfb71cba62d1140a86cfd9427b0d40"><td class="memItemLeft" align="right" valign="top"><a id="a06cfb71cba62d1140a86cfd9427b0d40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a06cfb71cba62d1140a86cfd9427b0d40">USB_CSOL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089050 )</td></tr>
<tr class="memdesc:a06cfb71cba62d1140a86cfd9427b0d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:a06cfb71cba62d1140a86cfd9427b0d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb11c9e893f8602e842e74e68a791a70"><td class="memItemLeft" align="right" valign="top"><a id="aeb11c9e893f8602e842e74e68a791a70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aeb11c9e893f8602e842e74e68a791a70">USB_CSOH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089054 )</td></tr>
<tr class="memdesc:aeb11c9e893f8602e842e74e68a791a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:aeb11c9e893f8602e842e74e68a791a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d50585417bfa74fd7544644aa36aff"><td class="memItemLeft" align="right" valign="top"><a id="a82d50585417bfa74fd7544644aa36aff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a82d50585417bfa74fd7544644aa36aff">USB_CNT0_CNTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089058 )</td></tr>
<tr class="memdesc:a82d50585417bfa74fd7544644aa36aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:a82d50585417bfa74fd7544644aa36aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb387ebbc00d77fae1f356bba83b0a5"><td class="memItemLeft" align="right" valign="top"><a id="abdb387ebbc00d77fae1f356bba83b0a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abdb387ebbc00d77fae1f356bba83b0a5">USB_CNTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008905c )</td></tr>
<tr class="memdesc:abdb387ebbc00d77fae1f356bba83b0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Indexed register: <br /></td></tr>
<tr class="separator:abdb387ebbc00d77fae1f356bba83b0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66279c70e49b42b595a4425564c38376"><td class="memItemLeft" align="right" valign="top"><a id="a66279c70e49b42b595a4425564c38376"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a66279c70e49b42b595a4425564c38376">USB_F0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089080 )</td></tr>
<tr class="memdesc:a66279c70e49b42b595a4425564c38376"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB Endpoint 0 FIFO. <br /></td></tr>
<tr class="separator:a66279c70e49b42b595a4425564c38376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d995bb12eec811c8f3b40d188916c5"><td class="memItemLeft" align="right" valign="top"><a id="a80d995bb12eec811c8f3b40d188916c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a80d995bb12eec811c8f3b40d188916c5">USB_F1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089088 )</td></tr>
<tr class="memdesc:a80d995bb12eec811c8f3b40d188916c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB IN/OUT endpoint 1 FIFO. <br /></td></tr>
<tr class="separator:a80d995bb12eec811c8f3b40d188916c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa612adb879a9540a0c8bf1e508d5f87"><td class="memItemLeft" align="right" valign="top"><a id="afa612adb879a9540a0c8bf1e508d5f87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afa612adb879a9540a0c8bf1e508d5f87">USB_F2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089090 )</td></tr>
<tr class="memdesc:afa612adb879a9540a0c8bf1e508d5f87"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB IN/OUT endpoint 2 FIFO. <br /></td></tr>
<tr class="separator:afa612adb879a9540a0c8bf1e508d5f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afaf023c760bf5d27503690ceff1e10"><td class="memItemLeft" align="right" valign="top"><a id="a4afaf023c760bf5d27503690ceff1e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4afaf023c760bf5d27503690ceff1e10">USB_F3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40089098 )</td></tr>
<tr class="memdesc:a4afaf023c760bf5d27503690ceff1e10"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB IN/OUT endpoint 3 FIFO. <br /></td></tr>
<tr class="separator:a4afaf023c760bf5d27503690ceff1e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6900f6a801ce1b37ddba1f30e1bd59"><td class="memItemLeft" align="right" valign="top"><a id="a2a6900f6a801ce1b37ddba1f30e1bd59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2a6900f6a801ce1b37ddba1f30e1bd59">USB_F4</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400890a0 )</td></tr>
<tr class="memdesc:a2a6900f6a801ce1b37ddba1f30e1bd59"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB IN/OUT endpoint 4 FIFO. <br /></td></tr>
<tr class="separator:a2a6900f6a801ce1b37ddba1f30e1bd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85da88ed5549fe040757b31e736d542a"><td class="memItemLeft" align="right" valign="top"><a id="a85da88ed5549fe040757b31e736d542a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a85da88ed5549fe040757b31e736d542a">USB_F5</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400890a8 )</td></tr>
<tr class="memdesc:a85da88ed5549fe040757b31e736d542a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB IN/OUT endpoint 5 FIFO. <br /></td></tr>
<tr class="separator:a85da88ed5549fe040757b31e736d542a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4ce3cc69738f9613cfb3c983693dd6"><td class="memItemLeft" align="right" valign="top"><a id="a7e4ce3cc69738f9613cfb3c983693dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7e4ce3cc69738f9613cfb3c983693dd6">AES_DMAC_CH0_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b000 )</td></tr>
<tr class="memdesc:a7e4ce3cc69738f9613cfb3c983693dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel control. <br /></td></tr>
<tr class="separator:a7e4ce3cc69738f9613cfb3c983693dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b3f5b8c5f71a76382624b9851ccb25"><td class="memItemLeft" align="right" valign="top"><a id="a98b3f5b8c5f71a76382624b9851ccb25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a98b3f5b8c5f71a76382624b9851ccb25">AES_DMAC_CH0_EXTADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b004 )</td></tr>
<tr class="memdesc:a98b3f5b8c5f71a76382624b9851ccb25"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel external address. <br /></td></tr>
<tr class="separator:a98b3f5b8c5f71a76382624b9851ccb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b4b5cb97904c508e858880a0673b36"><td class="memItemLeft" align="right" valign="top"><a id="af1b4b5cb97904c508e858880a0673b36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af1b4b5cb97904c508e858880a0673b36">AES_DMAC_CH0_DMALENGTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b00c )</td></tr>
<tr class="memdesc:af1b4b5cb97904c508e858880a0673b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel DMA length. <br /></td></tr>
<tr class="separator:af1b4b5cb97904c508e858880a0673b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab969a1cb06182f4bd75dacbb3b43c1f9"><td class="memItemLeft" align="right" valign="top"><a id="ab969a1cb06182f4bd75dacbb3b43c1f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab969a1cb06182f4bd75dacbb3b43c1f9">AES_DMAC_STATUS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b018 )</td></tr>
<tr class="memdesc:ab969a1cb06182f4bd75dacbb3b43c1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC status. <br /></td></tr>
<tr class="separator:ab969a1cb06182f4bd75dacbb3b43c1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f846077daff96b2a6c9c3c4eec732f1"><td class="memItemLeft" align="right" valign="top"><a id="a4f846077daff96b2a6c9c3c4eec732f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4f846077daff96b2a6c9c3c4eec732f1">AES_DMAC_SWRES</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b01c )</td></tr>
<tr class="memdesc:a4f846077daff96b2a6c9c3c4eec732f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC software reset register. <br /></td></tr>
<tr class="separator:a4f846077daff96b2a6c9c3c4eec732f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1585207cc605d2b94bcfeb3d03838894"><td class="memItemLeft" align="right" valign="top"><a id="a1585207cc605d2b94bcfeb3d03838894"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1585207cc605d2b94bcfeb3d03838894">AES_DMAC_CH1_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b020 )</td></tr>
<tr class="memdesc:a1585207cc605d2b94bcfeb3d03838894"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel control. <br /></td></tr>
<tr class="separator:a1585207cc605d2b94bcfeb3d03838894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa480c1ba65ce658fb60441bfc0383ed"><td class="memItemLeft" align="right" valign="top"><a id="aaa480c1ba65ce658fb60441bfc0383ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aaa480c1ba65ce658fb60441bfc0383ed">AES_DMAC_CH1_EXTADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b024 )</td></tr>
<tr class="memdesc:aaa480c1ba65ce658fb60441bfc0383ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel external address. <br /></td></tr>
<tr class="separator:aaa480c1ba65ce658fb60441bfc0383ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a309dba66062fb5b947e2eed543bcc895"><td class="memItemLeft" align="right" valign="top"><a id="a309dba66062fb5b947e2eed543bcc895"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a309dba66062fb5b947e2eed543bcc895">AES_DMAC_CH1_DMALENGTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b02c )</td></tr>
<tr class="memdesc:a309dba66062fb5b947e2eed543bcc895"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Channel DMA length. <br /></td></tr>
<tr class="separator:a309dba66062fb5b947e2eed543bcc895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75fbe38078e0fdc2d72876a0b472f54e"><td class="memItemLeft" align="right" valign="top"><a id="a75fbe38078e0fdc2d72876a0b472f54e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a75fbe38078e0fdc2d72876a0b472f54e">AES_DMAC_MST_RUNPARAMS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b078 )</td></tr>
<tr class="memdesc:a75fbe38078e0fdc2d72876a0b472f54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC master run-time parameters. <br /></td></tr>
<tr class="separator:a75fbe38078e0fdc2d72876a0b472f54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb84195e3c913a90b761d3990d08764c"><td class="memItemLeft" align="right" valign="top"><a id="abb84195e3c913a90b761d3990d08764c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abb84195e3c913a90b761d3990d08764c">AES_DMAC_PERSR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b07c )</td></tr>
<tr class="memdesc:abb84195e3c913a90b761d3990d08764c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC port error raw status register. <br /></td></tr>
<tr class="separator:abb84195e3c913a90b761d3990d08764c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a662766ebadb6e9783bd9c5f8576cb32c"><td class="memItemLeft" align="right" valign="top"><a id="a662766ebadb6e9783bd9c5f8576cb32c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a662766ebadb6e9783bd9c5f8576cb32c">AES_DMAC_OPTIONS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b0f8 )</td></tr>
<tr class="memdesc:a662766ebadb6e9783bd9c5f8576cb32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC options register. <br /></td></tr>
<tr class="separator:a662766ebadb6e9783bd9c5f8576cb32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b36d9ba4f21ffd1af70147dcff50ed"><td class="memItemLeft" align="right" valign="top"><a id="ab5b36d9ba4f21ffd1af70147dcff50ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab5b36d9ba4f21ffd1af70147dcff50ed">AES_DMAC_VERSION</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b0fc )</td></tr>
<tr class="memdesc:ab5b36d9ba4f21ffd1af70147dcff50ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES DMAC version register. <br /></td></tr>
<tr class="separator:ab5b36d9ba4f21ffd1af70147dcff50ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86edf17a2d206ffd9f35206f555f35d"><td class="memItemLeft" align="right" valign="top"><a id="af86edf17a2d206ffd9f35206f555f35d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af86edf17a2d206ffd9f35206f555f35d">AES_KEY_STORE_WRITE_AREA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b400 )</td></tr>
<tr class="memdesc:af86edf17a2d206ffd9f35206f555f35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Key store write area register. <br /></td></tr>
<tr class="separator:af86edf17a2d206ffd9f35206f555f35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0842b5ba8c609c08f5a0e383ddd33e"><td class="memItemLeft" align="right" valign="top"><a id="a4e0842b5ba8c609c08f5a0e383ddd33e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4e0842b5ba8c609c08f5a0e383ddd33e">AES_KEY_STORE_WRITTEN_AREA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b404 )</td></tr>
<tr class="memdesc:a4e0842b5ba8c609c08f5a0e383ddd33e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Key store written area register. <br /></td></tr>
<tr class="separator:a4e0842b5ba8c609c08f5a0e383ddd33e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345b2bc6427d7d4244f96d897aa9a892"><td class="memItemLeft" align="right" valign="top"><a id="a345b2bc6427d7d4244f96d897aa9a892"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a345b2bc6427d7d4244f96d897aa9a892">AES_KEY_STORE_SIZE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b408 )</td></tr>
<tr class="memdesc:a345b2bc6427d7d4244f96d897aa9a892"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Key store size register. <br /></td></tr>
<tr class="separator:a345b2bc6427d7d4244f96d897aa9a892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa0e913acf34cff0178552fa8328c8c"><td class="memItemLeft" align="right" valign="top"><a id="a9fa0e913acf34cff0178552fa8328c8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9fa0e913acf34cff0178552fa8328c8c">AES_KEY_STORE_READ_AREA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b40c )</td></tr>
<tr class="memdesc:a9fa0e913acf34cff0178552fa8328c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Key store read area register. <br /></td></tr>
<tr class="separator:a9fa0e913acf34cff0178552fa8328c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5539c80b90502d427ed0f46e5715fe5d"><td class="memItemLeft" align="right" valign="top"><a id="a5539c80b90502d427ed0f46e5715fe5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5539c80b90502d427ed0f46e5715fe5d">AES_AES_KEY2_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b500 )</td></tr>
<tr class="memdesc:a5539c80b90502d427ed0f46e5715fe5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY2_0 / AES_GHASH_H_IN_0. <br /></td></tr>
<tr class="separator:a5539c80b90502d427ed0f46e5715fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5811ee2a69feafbba086e5293209ab24"><td class="memItemLeft" align="right" valign="top"><a id="a5811ee2a69feafbba086e5293209ab24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5811ee2a69feafbba086e5293209ab24">AES_AES_KEY2_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b504 )</td></tr>
<tr class="memdesc:a5811ee2a69feafbba086e5293209ab24"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY2_1 / AES_GHASH_H_IN_1. <br /></td></tr>
<tr class="separator:a5811ee2a69feafbba086e5293209ab24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de3400919a34388d34e95aa8b05e5f2"><td class="memItemLeft" align="right" valign="top"><a id="a2de3400919a34388d34e95aa8b05e5f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2de3400919a34388d34e95aa8b05e5f2">AES_AES_KEY2_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b508 )</td></tr>
<tr class="memdesc:a2de3400919a34388d34e95aa8b05e5f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY2_2 / AES_GHASH_H_IN_2. <br /></td></tr>
<tr class="separator:a2de3400919a34388d34e95aa8b05e5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9874cacd5b9c802294961ad408a0e03"><td class="memItemLeft" align="right" valign="top"><a id="ad9874cacd5b9c802294961ad408a0e03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad9874cacd5b9c802294961ad408a0e03">AES_AES_KEY2_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b50c )</td></tr>
<tr class="memdesc:ad9874cacd5b9c802294961ad408a0e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY2_3 / AES_GHASH_H_IN_3. <br /></td></tr>
<tr class="separator:ad9874cacd5b9c802294961ad408a0e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ea6c3a4838a98a6c35b053348248cc"><td class="memItemLeft" align="right" valign="top"><a id="a05ea6c3a4838a98a6c35b053348248cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a05ea6c3a4838a98a6c35b053348248cc">AES_AES_KEY3_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b510 )</td></tr>
<tr class="memdesc:a05ea6c3a4838a98a6c35b053348248cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY3_0 / AES_KEY2_4. <br /></td></tr>
<tr class="separator:a05ea6c3a4838a98a6c35b053348248cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7486e10bade7798c049fc48a92efa2e9"><td class="memItemLeft" align="right" valign="top"><a id="a7486e10bade7798c049fc48a92efa2e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7486e10bade7798c049fc48a92efa2e9">AES_AES_KEY3_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b514 )</td></tr>
<tr class="memdesc:a7486e10bade7798c049fc48a92efa2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY3_1 / AES_KEY2_5. <br /></td></tr>
<tr class="separator:a7486e10bade7798c049fc48a92efa2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbc93834b6402f9dfb9e83b7b0fd39c"><td class="memItemLeft" align="right" valign="top"><a id="a2cbc93834b6402f9dfb9e83b7b0fd39c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2cbc93834b6402f9dfb9e83b7b0fd39c">AES_AES_KEY3_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b518 )</td></tr>
<tr class="memdesc:a2cbc93834b6402f9dfb9e83b7b0fd39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY3_2 / AES_KEY2_6. <br /></td></tr>
<tr class="separator:a2cbc93834b6402f9dfb9e83b7b0fd39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b961ee2518c612665652895d8caa44"><td class="memItemLeft" align="right" valign="top"><a id="a87b961ee2518c612665652895d8caa44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a87b961ee2518c612665652895d8caa44">AES_AES_KEY3_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b51c )</td></tr>
<tr class="memdesc:a87b961ee2518c612665652895d8caa44"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES_KEY3_3 / AES_KEY2_7. <br /></td></tr>
<tr class="separator:a87b961ee2518c612665652895d8caa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f962b8c61ab1f69d8c26be505c827d"><td class="memItemLeft" align="right" valign="top"><a id="a03f962b8c61ab1f69d8c26be505c827d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a03f962b8c61ab1f69d8c26be505c827d">AES_AES_IV_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b540 )</td></tr>
<tr class="memdesc:a03f962b8c61ab1f69d8c26be505c827d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES initialization vector registers. <br /></td></tr>
<tr class="separator:a03f962b8c61ab1f69d8c26be505c827d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdbc43b5e3e1f1d4f4b5b0fd6927655"><td class="memItemLeft" align="right" valign="top"><a id="afbdbc43b5e3e1f1d4f4b5b0fd6927655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afbdbc43b5e3e1f1d4f4b5b0fd6927655">AES_AES_IV_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b544 )</td></tr>
<tr class="memdesc:afbdbc43b5e3e1f1d4f4b5b0fd6927655"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES initialization vector registers. <br /></td></tr>
<tr class="separator:afbdbc43b5e3e1f1d4f4b5b0fd6927655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86674710ae0558d9a6edbcff301e7a87"><td class="memItemLeft" align="right" valign="top"><a id="a86674710ae0558d9a6edbcff301e7a87"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a86674710ae0558d9a6edbcff301e7a87">AES_AES_IV_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b548 )</td></tr>
<tr class="memdesc:a86674710ae0558d9a6edbcff301e7a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES initialization vector registers. <br /></td></tr>
<tr class="separator:a86674710ae0558d9a6edbcff301e7a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31061c6ef1e3fb616cbb26fc29ed3697"><td class="memItemLeft" align="right" valign="top"><a id="a31061c6ef1e3fb616cbb26fc29ed3697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a31061c6ef1e3fb616cbb26fc29ed3697">AES_AES_IV_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b54c )</td></tr>
<tr class="memdesc:a31061c6ef1e3fb616cbb26fc29ed3697"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES initialization vector registers. <br /></td></tr>
<tr class="separator:a31061c6ef1e3fb616cbb26fc29ed3697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411c87960d24c7b97292edfe724c84f2"><td class="memItemLeft" align="right" valign="top"><a id="a411c87960d24c7b97292edfe724c84f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a411c87960d24c7b97292edfe724c84f2">AES_AES_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b550 )</td></tr>
<tr class="memdesc:a411c87960d24c7b97292edfe724c84f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES input/output buffer control and mode register. <br /></td></tr>
<tr class="separator:a411c87960d24c7b97292edfe724c84f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e5b8032c51ac21414761c8f433bd80"><td class="memItemLeft" align="right" valign="top"><a id="ad2e5b8032c51ac21414761c8f433bd80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad2e5b8032c51ac21414761c8f433bd80">AES_AES_C_LENGTH_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b554 )</td></tr>
<tr class="memdesc:ad2e5b8032c51ac21414761c8f433bd80"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES crypto length registers (LSW) <br /></td></tr>
<tr class="separator:ad2e5b8032c51ac21414761c8f433bd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab82a244142d0d8fc2d8f802bea9c45a9"><td class="memItemLeft" align="right" valign="top"><a id="ab82a244142d0d8fc2d8f802bea9c45a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab82a244142d0d8fc2d8f802bea9c45a9">AES_AES_C_LENGTH_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b558 )</td></tr>
<tr class="memdesc:ab82a244142d0d8fc2d8f802bea9c45a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES crypto length registers (MSW) <br /></td></tr>
<tr class="separator:ab82a244142d0d8fc2d8f802bea9c45a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d034e3c646e75bf20a967e6680a6b79"><td class="memItemLeft" align="right" valign="top"><a id="a6d034e3c646e75bf20a967e6680a6b79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6d034e3c646e75bf20a967e6680a6b79">AES_AES_AUTH_LENGTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b55c )</td></tr>
<tr class="memdesc:a6d034e3c646e75bf20a967e6680a6b79"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Authentication length register. <br /></td></tr>
<tr class="separator:a6d034e3c646e75bf20a967e6680a6b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db17de863ec51812690f3df63eb435c"><td class="memItemLeft" align="right" valign="top"><a id="a7db17de863ec51812690f3df63eb435c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7db17de863ec51812690f3df63eb435c">AES_AES_DATA_IN_OUT_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b560 )</td></tr>
<tr class="memdesc:a7db17de863ec51812690f3df63eb435c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Data input/output registers. <br /></td></tr>
<tr class="separator:a7db17de863ec51812690f3df63eb435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac748290a82c579f409f58b911e6c53ce"><td class="memItemLeft" align="right" valign="top"><a id="ac748290a82c579f409f58b911e6c53ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac748290a82c579f409f58b911e6c53ce">AES_AES_DATA_IN_OUT_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b564 )</td></tr>
<tr class="memdesc:ac748290a82c579f409f58b911e6c53ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Data Input/Output Registers. <br /></td></tr>
<tr class="separator:ac748290a82c579f409f58b911e6c53ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b6ff5ba6c001c7971d16151ea4044f"><td class="memItemLeft" align="right" valign="top"><a id="aa5b6ff5ba6c001c7971d16151ea4044f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa5b6ff5ba6c001c7971d16151ea4044f">AES_AES_DATA_IN_OUT_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b568 )</td></tr>
<tr class="memdesc:aa5b6ff5ba6c001c7971d16151ea4044f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Data Input/Output Registers. <br /></td></tr>
<tr class="separator:aa5b6ff5ba6c001c7971d16151ea4044f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b11dcc7f99be86616e9f7dce7b0bdeb"><td class="memItemLeft" align="right" valign="top"><a id="a6b11dcc7f99be86616e9f7dce7b0bdeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6b11dcc7f99be86616e9f7dce7b0bdeb">AES_AES_DATA_IN_OUT_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b56c )</td></tr>
<tr class="memdesc:a6b11dcc7f99be86616e9f7dce7b0bdeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Data Input/Output Registers. <br /></td></tr>
<tr class="separator:a6b11dcc7f99be86616e9f7dce7b0bdeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55a126f6f1e903c7bd0e7862cdc890b"><td class="memItemLeft" align="right" valign="top"><a id="ac55a126f6f1e903c7bd0e7862cdc890b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac55a126f6f1e903c7bd0e7862cdc890b">AES_AES_TAG_OUT_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b570 )</td></tr>
<tr class="memdesc:ac55a126f6f1e903c7bd0e7862cdc890b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES TAG register 0. <br /></td></tr>
<tr class="separator:ac55a126f6f1e903c7bd0e7862cdc890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88470ea9bacc6444eb8988db44ff4790"><td class="memItemLeft" align="right" valign="top"><a id="a88470ea9bacc6444eb8988db44ff4790"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a88470ea9bacc6444eb8988db44ff4790">AES_AES_TAG_OUT_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b574 )</td></tr>
<tr class="memdesc:a88470ea9bacc6444eb8988db44ff4790"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES TAG register 1. <br /></td></tr>
<tr class="separator:a88470ea9bacc6444eb8988db44ff4790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb79608f57ad3a7faa07217de13fe0d"><td class="memItemLeft" align="right" valign="top"><a id="a2bb79608f57ad3a7faa07217de13fe0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2bb79608f57ad3a7faa07217de13fe0d">AES_AES_TAG_OUT_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b578 )</td></tr>
<tr class="memdesc:a2bb79608f57ad3a7faa07217de13fe0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES TAG register 2. <br /></td></tr>
<tr class="separator:a2bb79608f57ad3a7faa07217de13fe0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6c250aca5089346bc7a7fc3b9b996a"><td class="memItemLeft" align="right" valign="top"><a id="aca6c250aca5089346bc7a7fc3b9b996a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aca6c250aca5089346bc7a7fc3b9b996a">AES_AES_TAG_OUT_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b57c )</td></tr>
<tr class="memdesc:aca6c250aca5089346bc7a7fc3b9b996a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES TAG register 3. <br /></td></tr>
<tr class="separator:aca6c250aca5089346bc7a7fc3b9b996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae964d64ba3320ae560258bcffb7a0c"><td class="memItemLeft" align="right" valign="top"><a id="a3ae964d64ba3320ae560258bcffb7a0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3ae964d64ba3320ae560258bcffb7a0c">AES_HASH_DATA_IN_0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b600 )</td></tr>
<tr class="memdesc:a3ae964d64ba3320ae560258bcffb7a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 0. <br /></td></tr>
<tr class="separator:a3ae964d64ba3320ae560258bcffb7a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d759aeffe2fb4627cfc04b18ae50ad"><td class="memItemLeft" align="right" valign="top"><a id="af5d759aeffe2fb4627cfc04b18ae50ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af5d759aeffe2fb4627cfc04b18ae50ad">AES_HASH_DATA_IN_1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b604 )</td></tr>
<tr class="memdesc:af5d759aeffe2fb4627cfc04b18ae50ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 1. <br /></td></tr>
<tr class="separator:af5d759aeffe2fb4627cfc04b18ae50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c53f5329f06b20146d1f3e5039a764a"><td class="memItemLeft" align="right" valign="top"><a id="a9c53f5329f06b20146d1f3e5039a764a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9c53f5329f06b20146d1f3e5039a764a">AES_HASH_DATA_IN_2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b608 )</td></tr>
<tr class="memdesc:a9c53f5329f06b20146d1f3e5039a764a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 2. <br /></td></tr>
<tr class="separator:a9c53f5329f06b20146d1f3e5039a764a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d4810777db44c910ea38f8ee5051175"><td class="memItemLeft" align="right" valign="top"><a id="a8d4810777db44c910ea38f8ee5051175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8d4810777db44c910ea38f8ee5051175">AES_HASH_DATA_IN_3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b60c )</td></tr>
<tr class="memdesc:a8d4810777db44c910ea38f8ee5051175"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 3. <br /></td></tr>
<tr class="separator:a8d4810777db44c910ea38f8ee5051175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26afb0c69cf3a1963a076d0f57479147"><td class="memItemLeft" align="right" valign="top"><a id="a26afb0c69cf3a1963a076d0f57479147"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a26afb0c69cf3a1963a076d0f57479147">AES_HASH_DATA_IN_4</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b610 )</td></tr>
<tr class="memdesc:a26afb0c69cf3a1963a076d0f57479147"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 4. <br /></td></tr>
<tr class="separator:a26afb0c69cf3a1963a076d0f57479147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e65de63df1f1e69197a8b0558ba191"><td class="memItemLeft" align="right" valign="top"><a id="a80e65de63df1f1e69197a8b0558ba191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a80e65de63df1f1e69197a8b0558ba191">AES_HASH_DATA_IN_5</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b614 )</td></tr>
<tr class="memdesc:a80e65de63df1f1e69197a8b0558ba191"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 5. <br /></td></tr>
<tr class="separator:a80e65de63df1f1e69197a8b0558ba191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4685659fde011270d00a14c9ab3690c6"><td class="memItemLeft" align="right" valign="top"><a id="a4685659fde011270d00a14c9ab3690c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4685659fde011270d00a14c9ab3690c6">AES_HASH_DATA_IN_6</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b618 )</td></tr>
<tr class="memdesc:a4685659fde011270d00a14c9ab3690c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 6. <br /></td></tr>
<tr class="separator:a4685659fde011270d00a14c9ab3690c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bb733fdc622c660e29848742695763"><td class="memItemLeft" align="right" valign="top"><a id="a28bb733fdc622c660e29848742695763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a28bb733fdc622c660e29848742695763">AES_HASH_DATA_IN_7</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b61c )</td></tr>
<tr class="memdesc:a28bb733fdc622c660e29848742695763"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 7. <br /></td></tr>
<tr class="separator:a28bb733fdc622c660e29848742695763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5bc93fd2fea3605b82343536e9a9e8e"><td class="memItemLeft" align="right" valign="top"><a id="ac5bc93fd2fea3605b82343536e9a9e8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac5bc93fd2fea3605b82343536e9a9e8e">AES_HASH_DATA_IN_8</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b620 )</td></tr>
<tr class="memdesc:ac5bc93fd2fea3605b82343536e9a9e8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 8. <br /></td></tr>
<tr class="separator:ac5bc93fd2fea3605b82343536e9a9e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958a3e4fd1464b947460d02aaccf10f2"><td class="memItemLeft" align="right" valign="top"><a id="a958a3e4fd1464b947460d02aaccf10f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a958a3e4fd1464b947460d02aaccf10f2">AES_HASH_DATA_IN_9</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b624 )</td></tr>
<tr class="memdesc:a958a3e4fd1464b947460d02aaccf10f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 9. <br /></td></tr>
<tr class="separator:a958a3e4fd1464b947460d02aaccf10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ee8fd976998a9284ddc4b0041b2fc2"><td class="memItemLeft" align="right" valign="top"><a id="af8ee8fd976998a9284ddc4b0041b2fc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af8ee8fd976998a9284ddc4b0041b2fc2">AES_HASH_DATA_IN_10</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b628 )</td></tr>
<tr class="memdesc:af8ee8fd976998a9284ddc4b0041b2fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 10. <br /></td></tr>
<tr class="separator:af8ee8fd976998a9284ddc4b0041b2fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ab5e410e72dce3b783f74fa88096a0"><td class="memItemLeft" align="right" valign="top"><a id="a22ab5e410e72dce3b783f74fa88096a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a22ab5e410e72dce3b783f74fa88096a0">AES_HASH_DATA_IN_11</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b62c )</td></tr>
<tr class="memdesc:a22ab5e410e72dce3b783f74fa88096a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 11. <br /></td></tr>
<tr class="separator:a22ab5e410e72dce3b783f74fa88096a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0997d0ca4ea7231b1d4642a9202884ef"><td class="memItemLeft" align="right" valign="top"><a id="a0997d0ca4ea7231b1d4642a9202884ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0997d0ca4ea7231b1d4642a9202884ef">AES_HASH_DATA_IN_12</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b630 )</td></tr>
<tr class="memdesc:a0997d0ca4ea7231b1d4642a9202884ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 12. <br /></td></tr>
<tr class="separator:a0997d0ca4ea7231b1d4642a9202884ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d509b9eea6da08cceb017f7d9922ac"><td class="memItemLeft" align="right" valign="top"><a id="a30d509b9eea6da08cceb017f7d9922ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a30d509b9eea6da08cceb017f7d9922ac">AES_HASH_DATA_IN_13</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b634 )</td></tr>
<tr class="memdesc:a30d509b9eea6da08cceb017f7d9922ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 13. <br /></td></tr>
<tr class="separator:a30d509b9eea6da08cceb017f7d9922ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7acc74095b0242272fc562abff171e"><td class="memItemLeft" align="right" valign="top"><a id="abf7acc74095b0242272fc562abff171e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abf7acc74095b0242272fc562abff171e">AES_HASH_DATA_IN_14</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b638 )</td></tr>
<tr class="memdesc:abf7acc74095b0242272fc562abff171e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 14. <br /></td></tr>
<tr class="separator:abf7acc74095b0242272fc562abff171e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f020b5f3ef85dc0f56f51fb281046b9"><td class="memItemLeft" align="right" valign="top"><a id="a4f020b5f3ef85dc0f56f51fb281046b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4f020b5f3ef85dc0f56f51fb281046b9">AES_HASH_DATA_IN_15</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b63c )</td></tr>
<tr class="memdesc:a4f020b5f3ef85dc0f56f51fb281046b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES HASH data input register 15. <br /></td></tr>
<tr class="separator:a4f020b5f3ef85dc0f56f51fb281046b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae895128ccb6f4fbdd5074e29ac269df2"><td class="memItemLeft" align="right" valign="top"><a id="ae895128ccb6f4fbdd5074e29ac269df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae895128ccb6f4fbdd5074e29ac269df2">AES_HASH_IO_BUF_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b640 )</td></tr>
<tr class="memdesc:ae895128ccb6f4fbdd5074e29ac269df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Input/output buffer control and status register. <br /></td></tr>
<tr class="separator:ae895128ccb6f4fbdd5074e29ac269df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea817e296313b7885a11a1af3817432c"><td class="memItemLeft" align="right" valign="top"><a id="aea817e296313b7885a11a1af3817432c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aea817e296313b7885a11a1af3817432c">AES_HASH_MODE_IN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b644 )</td></tr>
<tr class="memdesc:aea817e296313b7885a11a1af3817432c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash mode register. <br /></td></tr>
<tr class="separator:aea817e296313b7885a11a1af3817432c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df77297af6447d61c5be4efebbb79ed"><td class="memItemLeft" align="right" valign="top"><a id="a6df77297af6447d61c5be4efebbb79ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6df77297af6447d61c5be4efebbb79ed">AES_HASH_LENGTH_IN_L</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b648 )</td></tr>
<tr class="memdesc:a6df77297af6447d61c5be4efebbb79ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash length register. <br /></td></tr>
<tr class="separator:a6df77297af6447d61c5be4efebbb79ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb83e0e2a9232133c8857de0a7fcd3b"><td class="memItemLeft" align="right" valign="top"><a id="a8cb83e0e2a9232133c8857de0a7fcd3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8cb83e0e2a9232133c8857de0a7fcd3b">AES_HASH_LENGTH_IN_H</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b64c )</td></tr>
<tr class="memdesc:a8cb83e0e2a9232133c8857de0a7fcd3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash length register. <br /></td></tr>
<tr class="separator:a8cb83e0e2a9232133c8857de0a7fcd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7971a14ad241d7aecdc19c1af659d499"><td class="memItemLeft" align="right" valign="top"><a id="a7971a14ad241d7aecdc19c1af659d499"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7971a14ad241d7aecdc19c1af659d499">AES_HASH_DIGEST_A</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b650 )</td></tr>
<tr class="memdesc:a7971a14ad241d7aecdc19c1af659d499"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:a7971a14ad241d7aecdc19c1af659d499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77aa8a83b92bd42621af26c255f512b"><td class="memItemLeft" align="right" valign="top"><a id="af77aa8a83b92bd42621af26c255f512b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af77aa8a83b92bd42621af26c255f512b">AES_HASH_DIGEST_B</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b654 )</td></tr>
<tr class="memdesc:af77aa8a83b92bd42621af26c255f512b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:af77aa8a83b92bd42621af26c255f512b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e46981d30f902c5f6aa4e3b9b7d807"><td class="memItemLeft" align="right" valign="top"><a id="a14e46981d30f902c5f6aa4e3b9b7d807"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a14e46981d30f902c5f6aa4e3b9b7d807">AES_HASH_DIGEST_C</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b658 )</td></tr>
<tr class="memdesc:a14e46981d30f902c5f6aa4e3b9b7d807"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:a14e46981d30f902c5f6aa4e3b9b7d807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611f02a72e79d64542c6eb327268c19e"><td class="memItemLeft" align="right" valign="top"><a id="a611f02a72e79d64542c6eb327268c19e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a611f02a72e79d64542c6eb327268c19e">AES_HASH_DIGEST_D</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b65c )</td></tr>
<tr class="memdesc:a611f02a72e79d64542c6eb327268c19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:a611f02a72e79d64542c6eb327268c19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630fe438da60d0b066747429974e0c76"><td class="memItemLeft" align="right" valign="top"><a id="a630fe438da60d0b066747429974e0c76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a630fe438da60d0b066747429974e0c76">AES_HASH_DIGEST_E</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b660 )</td></tr>
<tr class="memdesc:a630fe438da60d0b066747429974e0c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:a630fe438da60d0b066747429974e0c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d35321dd7c95d10975a9adbabec967"><td class="memItemLeft" align="right" valign="top"><a id="ad8d35321dd7c95d10975a9adbabec967"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad8d35321dd7c95d10975a9adbabec967">AES_HASH_DIGEST_F</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b664 )</td></tr>
<tr class="memdesc:ad8d35321dd7c95d10975a9adbabec967"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:ad8d35321dd7c95d10975a9adbabec967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03d7e1d67f3a563b8eddc8b2d844c4f"><td class="memItemLeft" align="right" valign="top"><a id="ab03d7e1d67f3a563b8eddc8b2d844c4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab03d7e1d67f3a563b8eddc8b2d844c4f">AES_HASH_DIGEST_G</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b668 )</td></tr>
<tr class="memdesc:ab03d7e1d67f3a563b8eddc8b2d844c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:ab03d7e1d67f3a563b8eddc8b2d844c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e76f4c99bd4eb8f88c774e2f8b1e96"><td class="memItemLeft" align="right" valign="top"><a id="a82e76f4c99bd4eb8f88c774e2f8b1e96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a82e76f4c99bd4eb8f88c774e2f8b1e96">AES_HASH_DIGEST_H</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b66c )</td></tr>
<tr class="memdesc:a82e76f4c99bd4eb8f88c774e2f8b1e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Hash digest registers. <br /></td></tr>
<tr class="separator:a82e76f4c99bd4eb8f88c774e2f8b1e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0ea4f02041127355536bf0392bd663"><td class="memItemLeft" align="right" valign="top"><a id="aec0ea4f02041127355536bf0392bd663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aec0ea4f02041127355536bf0392bd663">AES_CTRL_ALG_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b700 )</td></tr>
<tr class="memdesc:aec0ea4f02041127355536bf0392bd663"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Algorithm select. <br /></td></tr>
<tr class="separator:aec0ea4f02041127355536bf0392bd663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34f8f62ec1c1dbe0d79fb50d53c9a07"><td class="memItemLeft" align="right" valign="top"><a id="af34f8f62ec1c1dbe0d79fb50d53c9a07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af34f8f62ec1c1dbe0d79fb50d53c9a07">AES_CTRL_PROT_EN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b704 )</td></tr>
<tr class="memdesc:af34f8f62ec1c1dbe0d79fb50d53c9a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Master PROT privileged access enable. <br /></td></tr>
<tr class="separator:af34f8f62ec1c1dbe0d79fb50d53c9a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a459716b82a9f8a0ee0d8fda4f56945"><td class="memItemLeft" align="right" valign="top"><a id="a1a459716b82a9f8a0ee0d8fda4f56945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1a459716b82a9f8a0ee0d8fda4f56945">AES_CTRL_SW_RESET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b740 )</td></tr>
<tr class="memdesc:a1a459716b82a9f8a0ee0d8fda4f56945"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Software reset. <br /></td></tr>
<tr class="separator:a1a459716b82a9f8a0ee0d8fda4f56945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b8d8538964aa3a59f842ebda5c564b"><td class="memItemLeft" align="right" valign="top"><a id="a22b8d8538964aa3a59f842ebda5c564b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a22b8d8538964aa3a59f842ebda5c564b">AES_CTRL_INT_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b780 )</td></tr>
<tr class="memdesc:a22b8d8538964aa3a59f842ebda5c564b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Interrupt configuration. <br /></td></tr>
<tr class="separator:a22b8d8538964aa3a59f842ebda5c564b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af224887e654152d4112cc31ff783fb75"><td class="memItemLeft" align="right" valign="top"><a id="af224887e654152d4112cc31ff783fb75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af224887e654152d4112cc31ff783fb75">AES_CTRL_INT_EN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b784 )</td></tr>
<tr class="memdesc:af224887e654152d4112cc31ff783fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Interrupt enable. <br /></td></tr>
<tr class="separator:af224887e654152d4112cc31ff783fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a56e6820c6a18485c02cf6bb1f9625"><td class="memItemLeft" align="right" valign="top"><a id="a03a56e6820c6a18485c02cf6bb1f9625"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a03a56e6820c6a18485c02cf6bb1f9625">AES_CTRL_INT_CLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b788 )</td></tr>
<tr class="memdesc:a03a56e6820c6a18485c02cf6bb1f9625"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Interrupt clear. <br /></td></tr>
<tr class="separator:a03a56e6820c6a18485c02cf6bb1f9625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d062f20c88fa1006618c258f30ada1"><td class="memItemLeft" align="right" valign="top"><a id="ae6d062f20c88fa1006618c258f30ada1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae6d062f20c88fa1006618c258f30ada1">AES_CTRL_INT_SET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b78c )</td></tr>
<tr class="memdesc:ae6d062f20c88fa1006618c258f30ada1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Interrupt set. <br /></td></tr>
<tr class="separator:ae6d062f20c88fa1006618c258f30ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af19292a95a899c21871181024fd8be6f"><td class="memItemLeft" align="right" valign="top"><a id="af19292a95a899c21871181024fd8be6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af19292a95a899c21871181024fd8be6f">AES_CTRL_INT_STAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b790 )</td></tr>
<tr class="memdesc:af19292a95a899c21871181024fd8be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Interrupt status. <br /></td></tr>
<tr class="separator:af19292a95a899c21871181024fd8be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce3693dd7f8ae28372e2271012b1d24"><td class="memItemLeft" align="right" valign="top"><a id="a0ce3693dd7f8ae28372e2271012b1d24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0ce3693dd7f8ae28372e2271012b1d24">AES_CTRL_OPTIONS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b7f8 )</td></tr>
<tr class="memdesc:a0ce3693dd7f8ae28372e2271012b1d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Options register. <br /></td></tr>
<tr class="separator:a0ce3693dd7f8ae28372e2271012b1d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe36f8c8a67585cc6208ee5308ce55fd"><td class="memItemLeft" align="right" valign="top"><a id="afe36f8c8a67585cc6208ee5308ce55fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afe36f8c8a67585cc6208ee5308ce55fd">AES_CTRL_VERSION</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4008b7fc )</td></tr>
<tr class="memdesc:afe36f8c8a67585cc6208ee5308ce55fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AES Version register. <br /></td></tr>
<tr class="separator:afe36f8c8a67585cc6208ee5308ce55fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec7e803249f9701e6ea5bc825ab1cb20"><td class="memItemLeft" align="right" valign="top"><a id="aec7e803249f9701e6ea5bc825ab1cb20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aec7e803249f9701e6ea5bc825ab1cb20">SYS_CTRL_CLOCK_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2000 )</td></tr>
<tr class="memdesc:aec7e803249f9701e6ea5bc825ab1cb20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:aec7e803249f9701e6ea5bc825ab1cb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc09c8601139a2dbad037e04ae72d660"><td class="memItemLeft" align="right" valign="top"><a id="abc09c8601139a2dbad037e04ae72d660"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abc09c8601139a2dbad037e04ae72d660">SYS_CTRL_CLOCK_STA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2004 )</td></tr>
<tr class="memdesc:abc09c8601139a2dbad037e04ae72d660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:abc09c8601139a2dbad037e04ae72d660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e039d4145b7c4228977efee4c58ed8"><td class="memItemLeft" align="right" valign="top"><a id="a91e039d4145b7c4228977efee4c58ed8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a91e039d4145b7c4228977efee4c58ed8">SYS_CTRL_RCGCGPT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2008 )</td></tr>
<tr class="memdesc:a91e039d4145b7c4228977efee4c58ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a91e039d4145b7c4228977efee4c58ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fb7d7b907086acb91af0151bb50e65"><td class="memItemLeft" align="right" valign="top"><a id="a87fb7d7b907086acb91af0151bb50e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a87fb7d7b907086acb91af0151bb50e65">SYS_CTRL_SCGCGPT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d200c )</td></tr>
<tr class="memdesc:a87fb7d7b907086acb91af0151bb50e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a87fb7d7b907086acb91af0151bb50e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414509ceee0f35d8874c89c3d28d8cc4"><td class="memItemLeft" align="right" valign="top"><a id="a414509ceee0f35d8874c89c3d28d8cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a414509ceee0f35d8874c89c3d28d8cc4">SYS_CTRL_DCGCGPT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2010 )</td></tr>
<tr class="memdesc:a414509ceee0f35d8874c89c3d28d8cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a414509ceee0f35d8874c89c3d28d8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3621e13d9d733dea912082fc417edb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae3621e13d9d733dea912082fc417edb9">SYS_CTRL_SRGPT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2014 )</td></tr>
<tr class="memdesc:ae3621e13d9d733dea912082fc417edb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for GPT[3:0].  <a href="#ae3621e13d9d733dea912082fc417edb9">More...</a><br /></td></tr>
<tr class="separator:ae3621e13d9d733dea912082fc417edb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a08bc42bcc2fb49e2f7331e7aae309"><td class="memItemLeft" align="right" valign="top"><a id="a12a08bc42bcc2fb49e2f7331e7aae309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a12a08bc42bcc2fb49e2f7331e7aae309">SYS_CTRL_RCGCSSI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2018 )</td></tr>
<tr class="memdesc:a12a08bc42bcc2fb49e2f7331e7aae309"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a12a08bc42bcc2fb49e2f7331e7aae309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="memItemLeft" align="right" valign="top"><a id="ae89ebc6f8b6a2ae75c854c1c51de9f4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae89ebc6f8b6a2ae75c854c1c51de9f4a">SYS_CTRL_SCGCSSI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d201c )</td></tr>
<tr class="memdesc:ae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is insSleep mode. <br /></td></tr>
<tr class="separator:ae89ebc6f8b6a2ae75c854c1c51de9f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd74ed880b2cabf57655e2004175aba"><td class="memItemLeft" align="right" valign="top"><a id="a3bd74ed880b2cabf57655e2004175aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3bd74ed880b2cabf57655e2004175aba">SYS_CTRL_DCGCSSI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2020 )</td></tr>
<tr class="memdesc:a3bd74ed880b2cabf57655e2004175aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a3bd74ed880b2cabf57655e2004175aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad579fd0fc85798f56a3807105e836bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad579fd0fc85798f56a3807105e836bde">SYS_CTRL_SRSSI</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2024 )</td></tr>
<tr class="memdesc:ad579fd0fc85798f56a3807105e836bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for SSI[1:0].  <a href="#ad579fd0fc85798f56a3807105e836bde">More...</a><br /></td></tr>
<tr class="separator:ad579fd0fc85798f56a3807105e836bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49888d552d8d92bc37bf67791a90c8c2"><td class="memItemLeft" align="right" valign="top"><a id="a49888d552d8d92bc37bf67791a90c8c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a49888d552d8d92bc37bf67791a90c8c2">SYS_CTRL_RCGCUART</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2028 )</td></tr>
<tr class="memdesc:a49888d552d8d92bc37bf67791a90c8c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a49888d552d8d92bc37bf67791a90c8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c51f3ab2a9f43014005864335da13f6"><td class="memItemLeft" align="right" valign="top"><a id="a6c51f3ab2a9f43014005864335da13f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6c51f3ab2a9f43014005864335da13f6">SYS_CTRL_SCGCUART</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d202c )</td></tr>
<tr class="memdesc:a6c51f3ab2a9f43014005864335da13f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a6c51f3ab2a9f43014005864335da13f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b083019259a0e54808ee709d7abd8e7"><td class="memItemLeft" align="right" valign="top"><a id="a9b083019259a0e54808ee709d7abd8e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9b083019259a0e54808ee709d7abd8e7">SYS_CTRL_DCGCUART</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2030 )</td></tr>
<tr class="memdesc:a9b083019259a0e54808ee709d7abd8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a9b083019259a0e54808ee709d7abd8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590409462f239db0ea82e5af01f1844e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a590409462f239db0ea82e5af01f1844e">SYS_CTRL_SRUART</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2034 )</td></tr>
<tr class="memdesc:a590409462f239db0ea82e5af01f1844e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for UART[1:0].  <a href="#a590409462f239db0ea82e5af01f1844e">More...</a><br /></td></tr>
<tr class="separator:a590409462f239db0ea82e5af01f1844e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7899c85ff26a7e293e35edfd34f6171f"><td class="memItemLeft" align="right" valign="top"><a id="a7899c85ff26a7e293e35edfd34f6171f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7899c85ff26a7e293e35edfd34f6171f">SYS_CTRL_RCGCI2C</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2038 )</td></tr>
<tr class="memdesc:a7899c85ff26a7e293e35edfd34f6171f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a7899c85ff26a7e293e35edfd34f6171f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414f8818ab3b41c03e842d3952413f71"><td class="memItemLeft" align="right" valign="top"><a id="a414f8818ab3b41c03e842d3952413f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a414f8818ab3b41c03e842d3952413f71">SYS_CTRL_SCGCI2C</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d203c )</td></tr>
<tr class="memdesc:a414f8818ab3b41c03e842d3952413f71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a414f8818ab3b41c03e842d3952413f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c266aa9b46f013714dca39928dbbfb6"><td class="memItemLeft" align="right" valign="top"><a id="a0c266aa9b46f013714dca39928dbbfb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0c266aa9b46f013714dca39928dbbfb6">SYS_CTRL_DCGCI2C</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2040 )</td></tr>
<tr class="memdesc:a0c266aa9b46f013714dca39928dbbfb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a0c266aa9b46f013714dca39928dbbfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a19b9a3d6a4e8188ad70e8c09a1c1222f">SYS_CTRL_SRI2C</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2044 )</td></tr>
<tr class="memdesc:a19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for I2C.  <a href="#a19b9a3d6a4e8188ad70e8c09a1c1222f">More...</a><br /></td></tr>
<tr class="separator:a19b9a3d6a4e8188ad70e8c09a1c1222f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4003b529ddb450e56bcfeba428653e05"><td class="memItemLeft" align="right" valign="top"><a id="a4003b529ddb450e56bcfeba428653e05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4003b529ddb450e56bcfeba428653e05">SYS_CTRL_RCGCSEC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2048 )</td></tr>
<tr class="memdesc:a4003b529ddb450e56bcfeba428653e05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a4003b529ddb450e56bcfeba428653e05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7935d792e397ad4558a8197957f0058a"><td class="memItemLeft" align="right" valign="top"><a id="a7935d792e397ad4558a8197957f0058a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7935d792e397ad4558a8197957f0058a">SYS_CTRL_SCGCSEC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d204c )</td></tr>
<tr class="memdesc:a7935d792e397ad4558a8197957f0058a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a7935d792e397ad4558a8197957f0058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="memItemLeft" align="right" valign="top"><a id="aa87920ba6ce2b5f46d39a3ff2b3ad51b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa87920ba6ce2b5f46d39a3ff2b3ad51b">SYS_CTRL_DCGCSEC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2050 )</td></tr>
<tr class="memdesc:aa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aa87920ba6ce2b5f46d39a3ff2b3ad51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c042fd8cbdde872858499ddb8e4710b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1c042fd8cbdde872858499ddb8e4710b">SYS_CTRL_SRSEC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2054 )</td></tr>
<tr class="memdesc:a1c042fd8cbdde872858499ddb8e4710b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for the security module.  <a href="#a1c042fd8cbdde872858499ddb8e4710b">More...</a><br /></td></tr>
<tr class="separator:a1c042fd8cbdde872858499ddb8e4710b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dc8e37206d5bcd4f14030401136453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad5dc8e37206d5bcd4f14030401136453">SYS_CTRL_PMCTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2058 )</td></tr>
<tr class="memdesc:ad5dc8e37206d5bcd4f14030401136453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode.  <a href="#ad5dc8e37206d5bcd4f14030401136453">More...</a><br /></td></tr>
<tr class="separator:ad5dc8e37206d5bcd4f14030401136453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48b6870784dfd6f35306a8d2860fb8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad48b6870784dfd6f35306a8d2860fb8c">SYS_CTRL_SRCRC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d205c )</td></tr>
<tr class="memdesc:ad48b6870784dfd6f35306a8d2860fb8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC on state retention.  <a href="#ad48b6870784dfd6f35306a8d2860fb8c">More...</a><br /></td></tr>
<tr class="separator:ad48b6870784dfd6f35306a8d2860fb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b004cdff4297e0f137caa26824e9c79"><td class="memItemLeft" align="right" valign="top"><a id="a7b004cdff4297e0f137caa26824e9c79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7b004cdff4297e0f137caa26824e9c79">SYS_CTRL_PWRDBG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2074 )</td></tr>
<tr class="memdesc:a7b004cdff4297e0f137caa26824e9c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power debug register. <br /></td></tr>
<tr class="separator:a7b004cdff4297e0f137caa26824e9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08159b026ae1af7d3b45ee0dcc216956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a08159b026ae1af7d3b45ee0dcc216956">SYS_CTRL_CLD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2080 )</td></tr>
<tr class="memdesc:a08159b026ae1af7d3b45ee0dcc216956"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls the clock loss detection feature.  <a href="#a08159b026ae1af7d3b45ee0dcc216956">More...</a><br /></td></tr>
<tr class="separator:a08159b026ae1af7d3b45ee0dcc216956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619e888d1ab591b40cece0405f19a7d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a619e888d1ab591b40cece0405f19a7d0">SYS_CTRL_IWE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2094 )</td></tr>
<tr class="memdesc:a619e888d1ab591b40cece0405f19a7d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls interrupt wake-up.  <a href="#a619e888d1ab591b40cece0405f19a7d0">More...</a><br /></td></tr>
<tr class="separator:a619e888d1ab591b40cece0405f19a7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d81285c35df70165104e2a66aed95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a98d81285c35df70165104e2a66aed95f">SYS_CTRL_I_MAP</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2098 )</td></tr>
<tr class="memdesc:a98d81285c35df70165104e2a66aed95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register selects which interrupt map to be used.  <a href="#a98d81285c35df70165104e2a66aed95f">More...</a><br /></td></tr>
<tr class="separator:a98d81285c35df70165104e2a66aed95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b515b51d8a3ad25410d0939b38b012"><td class="memItemLeft" align="right" valign="top"><a id="a51b515b51d8a3ad25410d0939b38b012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a51b515b51d8a3ad25410d0939b38b012">SYS_CTRL_RCGCRFC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d20a8 )</td></tr>
<tr class="memdesc:a51b515b51d8a3ad25410d0939b38b012"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a51b515b51d8a3ad25410d0939b38b012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca05562ddfeb77539b2a6c9532dcbdd6"><td class="memItemLeft" align="right" valign="top"><a id="aca05562ddfeb77539b2a6c9532dcbdd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aca05562ddfeb77539b2a6c9532dcbdd6">SYS_CTRL_SCGCRFC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d20ac )</td></tr>
<tr class="memdesc:aca05562ddfeb77539b2a6c9532dcbdd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:aca05562ddfeb77539b2a6c9532dcbdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02dcb9c944d752d47fcd6fe81b6c489b"><td class="memItemLeft" align="right" valign="top"><a id="a02dcb9c944d752d47fcd6fe81b6c489b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a02dcb9c944d752d47fcd6fe81b6c489b">SYS_CTRL_DCGCRFC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d20b0 )</td></tr>
<tr class="memdesc:a02dcb9c944d752d47fcd6fe81b6c489b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a02dcb9c944d752d47fcd6fe81b6c489b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1adf4bbf8d1cf5137ab35c893b6eddf9">SYS_CTRL_EMUOVR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d20b4 )</td></tr>
<tr class="memdesc:a1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the emulator override controls for power mode and peripheral clock gate.  <a href="#a1adf4bbf8d1cf5137ab35c893b6eddf9">More...</a><br /></td></tr>
<tr class="separator:a1adf4bbf8d1cf5137ab35c893b6eddf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f332b82b6a35499e753608c316d780"><td class="memItemLeft" align="right" valign="top"><a id="a25f332b82b6a35499e753608c316d780"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a25f332b82b6a35499e753608c316d780">FLASH_CTRL_FCTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d3008 )</td></tr>
<tr class="memdesc:a25f332b82b6a35499e753608c316d780"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control. <br /></td></tr>
<tr class="separator:a25f332b82b6a35499e753608c316d780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc8efab5a191d86d0b639dcfc7144aa"><td class="memItemLeft" align="right" valign="top"><a id="aefc8efab5a191d86d0b639dcfc7144aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aefc8efab5a191d86d0b639dcfc7144aa">FLASH_CTRL_FADDR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d300c )</td></tr>
<tr class="memdesc:aefc8efab5a191d86d0b639dcfc7144aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash address. <br /></td></tr>
<tr class="separator:aefc8efab5a191d86d0b639dcfc7144aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f112e1d2d47b3d32955788ef75e33c5"><td class="memItemLeft" align="right" valign="top"><a id="a9f112e1d2d47b3d32955788ef75e33c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9f112e1d2d47b3d32955788ef75e33c5">FLASH_CTRL_FWDATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d3010 )</td></tr>
<tr class="memdesc:a9f112e1d2d47b3d32955788ef75e33c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash data. <br /></td></tr>
<tr class="separator:a9f112e1d2d47b3d32955788ef75e33c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b5f8b43cf9c0154f2bbd4df5434a89"><td class="memItemLeft" align="right" valign="top"><a id="a24b5f8b43cf9c0154f2bbd4df5434a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a24b5f8b43cf9c0154f2bbd4df5434a89">FLASH_CTRL_DIECFG0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d3014 )</td></tr>
<tr class="memdesc:a24b5f8b43cf9c0154f2bbd4df5434a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Die Configuration 0. <br /></td></tr>
<tr class="separator:a24b5f8b43cf9c0154f2bbd4df5434a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a57fbb1d043079ea462a5c0f6cf0bc"><td class="memItemLeft" align="right" valign="top"><a id="a37a57fbb1d043079ea462a5c0f6cf0bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a37a57fbb1d043079ea462a5c0f6cf0bc">FLASH_CTRL_DIECFG1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d3018 )</td></tr>
<tr class="memdesc:a37a57fbb1d043079ea462a5c0f6cf0bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Die Configuration 1. <br /></td></tr>
<tr class="separator:a37a57fbb1d043079ea462a5c0f6cf0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c91da929c79747b65707ac6194d32b5"><td class="memItemLeft" align="right" valign="top"><a id="a8c91da929c79747b65707ac6194d32b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8c91da929c79747b65707ac6194d32b5">FLASH_CTRL_DIECFG2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d301c )</td></tr>
<tr class="memdesc:a8c91da929c79747b65707ac6194d32b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Die Configuration 2. <br /></td></tr>
<tr class="separator:a8c91da929c79747b65707ac6194d32b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a225be6aa1ea4a879071844059e361f"><td class="memItemLeft" align="right" valign="top"><a id="a4a225be6aa1ea4a879071844059e361f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4a225be6aa1ea4a879071844059e361f">IOC_PA0_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4000 )</td></tr>
<tr class="memdesc:a4a225be6aa1ea4a879071844059e361f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA0. <br /></td></tr>
<tr class="separator:a4a225be6aa1ea4a879071844059e361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288adb5272f64cf2ec7fea9b9c5de026"><td class="memItemLeft" align="right" valign="top"><a id="a288adb5272f64cf2ec7fea9b9c5de026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a288adb5272f64cf2ec7fea9b9c5de026">IOC_PA1_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4004 )</td></tr>
<tr class="memdesc:a288adb5272f64cf2ec7fea9b9c5de026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA1. <br /></td></tr>
<tr class="separator:a288adb5272f64cf2ec7fea9b9c5de026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdee5ec43f064da92433fce30ec451ca"><td class="memItemLeft" align="right" valign="top"><a id="abdee5ec43f064da92433fce30ec451ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abdee5ec43f064da92433fce30ec451ca">IOC_PA2_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4008 )</td></tr>
<tr class="memdesc:abdee5ec43f064da92433fce30ec451ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA2. <br /></td></tr>
<tr class="separator:abdee5ec43f064da92433fce30ec451ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454b5d40ba1abc89bc3fc42288f5812f"><td class="memItemLeft" align="right" valign="top"><a id="a454b5d40ba1abc89bc3fc42288f5812f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a454b5d40ba1abc89bc3fc42288f5812f">IOC_PA3_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d400c )</td></tr>
<tr class="memdesc:a454b5d40ba1abc89bc3fc42288f5812f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA3. <br /></td></tr>
<tr class="separator:a454b5d40ba1abc89bc3fc42288f5812f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9af156479ac0011ae8c309e4a9028d"><td class="memItemLeft" align="right" valign="top"><a id="a2e9af156479ac0011ae8c309e4a9028d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2e9af156479ac0011ae8c309e4a9028d">IOC_PA4_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4010 )</td></tr>
<tr class="memdesc:a2e9af156479ac0011ae8c309e4a9028d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA4. <br /></td></tr>
<tr class="separator:a2e9af156479ac0011ae8c309e4a9028d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad743f4fee0616e29d8246b00ce588910"><td class="memItemLeft" align="right" valign="top"><a id="ad743f4fee0616e29d8246b00ce588910"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad743f4fee0616e29d8246b00ce588910">IOC_PA5_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4014 )</td></tr>
<tr class="memdesc:ad743f4fee0616e29d8246b00ce588910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA5. <br /></td></tr>
<tr class="separator:ad743f4fee0616e29d8246b00ce588910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53fe54df77e332b5a923686172e4bb3"><td class="memItemLeft" align="right" valign="top"><a id="ae53fe54df77e332b5a923686172e4bb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae53fe54df77e332b5a923686172e4bb3">IOC_PA6_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4018 )</td></tr>
<tr class="memdesc:ae53fe54df77e332b5a923686172e4bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA6. <br /></td></tr>
<tr class="separator:ae53fe54df77e332b5a923686172e4bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34fbee07695a57a517b58537ee1531c"><td class="memItemLeft" align="right" valign="top"><a id="aa34fbee07695a57a517b58537ee1531c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa34fbee07695a57a517b58537ee1531c">IOC_PA7_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d401c )</td></tr>
<tr class="memdesc:aa34fbee07695a57a517b58537ee1531c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PA7. <br /></td></tr>
<tr class="separator:aa34fbee07695a57a517b58537ee1531c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94d6dc9edeec1c41c3f85c3b0adaa54"><td class="memItemLeft" align="right" valign="top"><a id="ad94d6dc9edeec1c41c3f85c3b0adaa54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad94d6dc9edeec1c41c3f85c3b0adaa54">IOC_PB0_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4020 )</td></tr>
<tr class="memdesc:ad94d6dc9edeec1c41c3f85c3b0adaa54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB0. <br /></td></tr>
<tr class="separator:ad94d6dc9edeec1c41c3f85c3b0adaa54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7855362a007bc0303aef7d0b8d5aa2b3"><td class="memItemLeft" align="right" valign="top"><a id="a7855362a007bc0303aef7d0b8d5aa2b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7855362a007bc0303aef7d0b8d5aa2b3">IOC_PB1_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4024 )</td></tr>
<tr class="memdesc:a7855362a007bc0303aef7d0b8d5aa2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB1. <br /></td></tr>
<tr class="separator:a7855362a007bc0303aef7d0b8d5aa2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c1e938110b14a69208c688fb90d837"><td class="memItemLeft" align="right" valign="top"><a id="ae9c1e938110b14a69208c688fb90d837"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae9c1e938110b14a69208c688fb90d837">IOC_PB2_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4028 )</td></tr>
<tr class="memdesc:ae9c1e938110b14a69208c688fb90d837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB2. <br /></td></tr>
<tr class="separator:ae9c1e938110b14a69208c688fb90d837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ec824353e049a9020454249193e195"><td class="memItemLeft" align="right" valign="top"><a id="a19ec824353e049a9020454249193e195"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a19ec824353e049a9020454249193e195">IOC_PB3_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d402c )</td></tr>
<tr class="memdesc:a19ec824353e049a9020454249193e195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB3. <br /></td></tr>
<tr class="separator:a19ec824353e049a9020454249193e195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ca6bad06b3e63d41d8014c6610fe53"><td class="memItemLeft" align="right" valign="top"><a id="a65ca6bad06b3e63d41d8014c6610fe53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a65ca6bad06b3e63d41d8014c6610fe53">IOC_PB4_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4030 )</td></tr>
<tr class="memdesc:a65ca6bad06b3e63d41d8014c6610fe53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB4. <br /></td></tr>
<tr class="separator:a65ca6bad06b3e63d41d8014c6610fe53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf56451373e6af05db31be2483cec6a"><td class="memItemLeft" align="right" valign="top"><a id="a9bf56451373e6af05db31be2483cec6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9bf56451373e6af05db31be2483cec6a">IOC_PB5_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4034 )</td></tr>
<tr class="memdesc:a9bf56451373e6af05db31be2483cec6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB5. <br /></td></tr>
<tr class="separator:a9bf56451373e6af05db31be2483cec6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81da193a397a4d6e20a4a2e05c1b80fb"><td class="memItemLeft" align="right" valign="top"><a id="a81da193a397a4d6e20a4a2e05c1b80fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a81da193a397a4d6e20a4a2e05c1b80fb">IOC_PB6_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4038 )</td></tr>
<tr class="memdesc:a81da193a397a4d6e20a4a2e05c1b80fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB6. <br /></td></tr>
<tr class="separator:a81da193a397a4d6e20a4a2e05c1b80fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683b3d4e34aef1b4b1fa6cc4195844a2"><td class="memItemLeft" align="right" valign="top"><a id="a683b3d4e34aef1b4b1fa6cc4195844a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a683b3d4e34aef1b4b1fa6cc4195844a2">IOC_PB7_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d403c )</td></tr>
<tr class="memdesc:a683b3d4e34aef1b4b1fa6cc4195844a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PB7. <br /></td></tr>
<tr class="separator:a683b3d4e34aef1b4b1fa6cc4195844a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb2bef66f3bea4e1039e43c5acc7e51"><td class="memItemLeft" align="right" valign="top"><a id="aceb2bef66f3bea4e1039e43c5acc7e51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aceb2bef66f3bea4e1039e43c5acc7e51">IOC_PC0_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4040 )</td></tr>
<tr class="memdesc:aceb2bef66f3bea4e1039e43c5acc7e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC0. <br /></td></tr>
<tr class="separator:aceb2bef66f3bea4e1039e43c5acc7e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d01e9c23772a5a599c75bf82ad36404"><td class="memItemLeft" align="right" valign="top"><a id="a2d01e9c23772a5a599c75bf82ad36404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2d01e9c23772a5a599c75bf82ad36404">IOC_PC1_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4044 )</td></tr>
<tr class="memdesc:a2d01e9c23772a5a599c75bf82ad36404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC1. <br /></td></tr>
<tr class="separator:a2d01e9c23772a5a599c75bf82ad36404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae846ebdc3768ff9efbbab09b47af9544"><td class="memItemLeft" align="right" valign="top"><a id="ae846ebdc3768ff9efbbab09b47af9544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae846ebdc3768ff9efbbab09b47af9544">IOC_PC2_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4048 )</td></tr>
<tr class="memdesc:ae846ebdc3768ff9efbbab09b47af9544"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC2. <br /></td></tr>
<tr class="separator:ae846ebdc3768ff9efbbab09b47af9544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6da3bc751cd77ba95c2d746640776647"><td class="memItemLeft" align="right" valign="top"><a id="a6da3bc751cd77ba95c2d746640776647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6da3bc751cd77ba95c2d746640776647">IOC_PC3_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d404c )</td></tr>
<tr class="memdesc:a6da3bc751cd77ba95c2d746640776647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC3. <br /></td></tr>
<tr class="separator:a6da3bc751cd77ba95c2d746640776647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815afef7833b22a4e9dd2614cb3f0081"><td class="memItemLeft" align="right" valign="top"><a id="a815afef7833b22a4e9dd2614cb3f0081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a815afef7833b22a4e9dd2614cb3f0081">IOC_PC4_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4050 )</td></tr>
<tr class="memdesc:a815afef7833b22a4e9dd2614cb3f0081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC4. <br /></td></tr>
<tr class="separator:a815afef7833b22a4e9dd2614cb3f0081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002116ab62cbf06c0eb4042044a930ec"><td class="memItemLeft" align="right" valign="top"><a id="a002116ab62cbf06c0eb4042044a930ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a002116ab62cbf06c0eb4042044a930ec">IOC_PC5_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4054 )</td></tr>
<tr class="memdesc:a002116ab62cbf06c0eb4042044a930ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC5. <br /></td></tr>
<tr class="separator:a002116ab62cbf06c0eb4042044a930ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6c05e8206e6623c4299da1445085a1"><td class="memItemLeft" align="right" valign="top"><a id="a8c6c05e8206e6623c4299da1445085a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8c6c05e8206e6623c4299da1445085a1">IOC_PC6_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4058 )</td></tr>
<tr class="memdesc:a8c6c05e8206e6623c4299da1445085a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC6. <br /></td></tr>
<tr class="separator:a8c6c05e8206e6623c4299da1445085a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1623cf6937e3eb4139f17e0bf19ae6df"><td class="memItemLeft" align="right" valign="top"><a id="a1623cf6937e3eb4139f17e0bf19ae6df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1623cf6937e3eb4139f17e0bf19ae6df">IOC_PC7_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d405c )</td></tr>
<tr class="memdesc:a1623cf6937e3eb4139f17e0bf19ae6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PC7. <br /></td></tr>
<tr class="separator:a1623cf6937e3eb4139f17e0bf19ae6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71dddff47aaec71f556bb4b084a74d36"><td class="memItemLeft" align="right" valign="top"><a id="a71dddff47aaec71f556bb4b084a74d36"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a71dddff47aaec71f556bb4b084a74d36">IOC_PD0_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4060 )</td></tr>
<tr class="memdesc:a71dddff47aaec71f556bb4b084a74d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD0. <br /></td></tr>
<tr class="separator:a71dddff47aaec71f556bb4b084a74d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d1cd0d8598a586050879307b72bdcb7"><td class="memItemLeft" align="right" valign="top"><a id="a1d1cd0d8598a586050879307b72bdcb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1d1cd0d8598a586050879307b72bdcb7">IOC_PD1_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4064 )</td></tr>
<tr class="memdesc:a1d1cd0d8598a586050879307b72bdcb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD1. <br /></td></tr>
<tr class="separator:a1d1cd0d8598a586050879307b72bdcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa592790d6456118004b1da51bcc56576"><td class="memItemLeft" align="right" valign="top"><a id="aa592790d6456118004b1da51bcc56576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa592790d6456118004b1da51bcc56576">IOC_PD2_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4068 )</td></tr>
<tr class="memdesc:aa592790d6456118004b1da51bcc56576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD2. <br /></td></tr>
<tr class="separator:aa592790d6456118004b1da51bcc56576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83a1fc5ce0eb62f6e90efcb1a3a2ee8"><td class="memItemLeft" align="right" valign="top"><a id="ab83a1fc5ce0eb62f6e90efcb1a3a2ee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab83a1fc5ce0eb62f6e90efcb1a3a2ee8">IOC_PD3_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d406c )</td></tr>
<tr class="memdesc:ab83a1fc5ce0eb62f6e90efcb1a3a2ee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD3. <br /></td></tr>
<tr class="separator:ab83a1fc5ce0eb62f6e90efcb1a3a2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde5f8e7528cbc3bce13bcfd4abcd752"><td class="memItemLeft" align="right" valign="top"><a id="acde5f8e7528cbc3bce13bcfd4abcd752"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acde5f8e7528cbc3bce13bcfd4abcd752">IOC_PD4_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4070 )</td></tr>
<tr class="memdesc:acde5f8e7528cbc3bce13bcfd4abcd752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD4. <br /></td></tr>
<tr class="separator:acde5f8e7528cbc3bce13bcfd4abcd752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04bd9bc31762590fc15bf93a0cf829a"><td class="memItemLeft" align="right" valign="top"><a id="aa04bd9bc31762590fc15bf93a0cf829a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa04bd9bc31762590fc15bf93a0cf829a">IOC_PD5_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4074 )</td></tr>
<tr class="memdesc:aa04bd9bc31762590fc15bf93a0cf829a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD5. <br /></td></tr>
<tr class="separator:aa04bd9bc31762590fc15bf93a0cf829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbfb210c3ce120d50606d23528cac8b"><td class="memItemLeft" align="right" valign="top"><a id="a2bbfb210c3ce120d50606d23528cac8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2bbfb210c3ce120d50606d23528cac8b">IOC_PD6_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4078 )</td></tr>
<tr class="memdesc:a2bbfb210c3ce120d50606d23528cac8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD6. <br /></td></tr>
<tr class="separator:a2bbfb210c3ce120d50606d23528cac8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684e5a015a453c6e8eb91141fb5cbcb6"><td class="memItemLeft" align="right" valign="top"><a id="a684e5a015a453c6e8eb91141fb5cbcb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a684e5a015a453c6e8eb91141fb5cbcb6">IOC_PD7_SEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d407c )</td></tr>
<tr class="memdesc:a684e5a015a453c6e8eb91141fb5cbcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral select control for PD7. <br /></td></tr>
<tr class="separator:a684e5a015a453c6e8eb91141fb5cbcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf220f7add10de4d72ed3139cdff6a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acf220f7add10de4d72ed3139cdff6a1a">IOC_PA0_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4080 )</td></tr>
<tr class="memdesc:acf220f7add10de4d72ed3139cdff6a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA0.  <a href="#acf220f7add10de4d72ed3139cdff6a1a">More...</a><br /></td></tr>
<tr class="separator:acf220f7add10de4d72ed3139cdff6a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d714b1e577994e3e4d3fe42d3346d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0d714b1e577994e3e4d3fe42d3346d97">IOC_PA1_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4084 )</td></tr>
<tr class="memdesc:a0d714b1e577994e3e4d3fe42d3346d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA1.  <a href="#a0d714b1e577994e3e4d3fe42d3346d97">More...</a><br /></td></tr>
<tr class="separator:a0d714b1e577994e3e4d3fe42d3346d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ab1c81b1a2171d2e2b70487e6891b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a28ab1c81b1a2171d2e2b70487e6891b6">IOC_PA2_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4088 )</td></tr>
<tr class="memdesc:a28ab1c81b1a2171d2e2b70487e6891b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA2.  <a href="#a28ab1c81b1a2171d2e2b70487e6891b6">More...</a><br /></td></tr>
<tr class="separator:a28ab1c81b1a2171d2e2b70487e6891b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea0e5c130fba779bd58dad624956085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2ea0e5c130fba779bd58dad624956085">IOC_PA3_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d408c )</td></tr>
<tr class="memdesc:a2ea0e5c130fba779bd58dad624956085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA3.  <a href="#a2ea0e5c130fba779bd58dad624956085">More...</a><br /></td></tr>
<tr class="separator:a2ea0e5c130fba779bd58dad624956085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3bd20996a8182d4f7ed9329f0d61cfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae3bd20996a8182d4f7ed9329f0d61cfc">IOC_PA4_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4090 )</td></tr>
<tr class="memdesc:ae3bd20996a8182d4f7ed9329f0d61cfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA4.  <a href="#ae3bd20996a8182d4f7ed9329f0d61cfc">More...</a><br /></td></tr>
<tr class="separator:ae3bd20996a8182d4f7ed9329f0d61cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43c074ec2f560135ddd8bbc365c0e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa43c074ec2f560135ddd8bbc365c0e4e">IOC_PA5_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4094 )</td></tr>
<tr class="memdesc:aa43c074ec2f560135ddd8bbc365c0e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA5.  <a href="#aa43c074ec2f560135ddd8bbc365c0e4e">More...</a><br /></td></tr>
<tr class="separator:aa43c074ec2f560135ddd8bbc365c0e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568518cbea2be373bbbcfedab4fe8922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a568518cbea2be373bbbcfedab4fe8922">IOC_PA6_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4098 )</td></tr>
<tr class="memdesc:a568518cbea2be373bbbcfedab4fe8922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA6.  <a href="#a568518cbea2be373bbbcfedab4fe8922">More...</a><br /></td></tr>
<tr class="separator:a568518cbea2be373bbbcfedab4fe8922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896ebb4eef7d37821b5aff7b37616020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a896ebb4eef7d37821b5aff7b37616020">IOC_PA7_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d409c )</td></tr>
<tr class="memdesc:a896ebb4eef7d37821b5aff7b37616020"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PA7.  <a href="#a896ebb4eef7d37821b5aff7b37616020">More...</a><br /></td></tr>
<tr class="separator:a896ebb4eef7d37821b5aff7b37616020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4672478a51a0189ededa7e99d15ff949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4672478a51a0189ededa7e99d15ff949">IOC_PB0_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a0 )</td></tr>
<tr class="memdesc:a4672478a51a0189ededa7e99d15ff949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB0.  <a href="#a4672478a51a0189ededa7e99d15ff949">More...</a><br /></td></tr>
<tr class="separator:a4672478a51a0189ededa7e99d15ff949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8226976bfcfa1633e79a3d3208ca18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1f8226976bfcfa1633e79a3d3208ca18">IOC_PB1_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a4 )</td></tr>
<tr class="memdesc:a1f8226976bfcfa1633e79a3d3208ca18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB1.  <a href="#a1f8226976bfcfa1633e79a3d3208ca18">More...</a><br /></td></tr>
<tr class="separator:a1f8226976bfcfa1633e79a3d3208ca18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b693b8b3dd6d8288be2c2cd61d5fb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6b693b8b3dd6d8288be2c2cd61d5fb36">IOC_PB2_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a8 )</td></tr>
<tr class="memdesc:a6b693b8b3dd6d8288be2c2cd61d5fb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB2.  <a href="#a6b693b8b3dd6d8288be2c2cd61d5fb36">More...</a><br /></td></tr>
<tr class="separator:a6b693b8b3dd6d8288be2c2cd61d5fb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9106141318136dda7a5f439d96d881f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9106141318136dda7a5f439d96d881f2">IOC_PB3_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40ac )</td></tr>
<tr class="memdesc:a9106141318136dda7a5f439d96d881f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB3.  <a href="#a9106141318136dda7a5f439d96d881f2">More...</a><br /></td></tr>
<tr class="separator:a9106141318136dda7a5f439d96d881f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10025ed81891c416bd5dd734075cbc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a10025ed81891c416bd5dd734075cbc6b">IOC_PB4_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b0 )</td></tr>
<tr class="memdesc:a10025ed81891c416bd5dd734075cbc6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB4.  <a href="#a10025ed81891c416bd5dd734075cbc6b">More...</a><br /></td></tr>
<tr class="separator:a10025ed81891c416bd5dd734075cbc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06364db5148a318ecee07afc86fe3284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a06364db5148a318ecee07afc86fe3284">IOC_PB5_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b4 )</td></tr>
<tr class="memdesc:a06364db5148a318ecee07afc86fe3284"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB5.  <a href="#a06364db5148a318ecee07afc86fe3284">More...</a><br /></td></tr>
<tr class="separator:a06364db5148a318ecee07afc86fe3284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995584f81c3b33c8436edd712a0f4131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a995584f81c3b33c8436edd712a0f4131">IOC_PB6_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b8 )</td></tr>
<tr class="memdesc:a995584f81c3b33c8436edd712a0f4131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB6.  <a href="#a995584f81c3b33c8436edd712a0f4131">More...</a><br /></td></tr>
<tr class="separator:a995584f81c3b33c8436edd712a0f4131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0333ffbe0b28d4bcd80a3d822956162"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa0333ffbe0b28d4bcd80a3d822956162">IOC_PB7_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40bc )</td></tr>
<tr class="memdesc:aa0333ffbe0b28d4bcd80a3d822956162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PB7.  <a href="#aa0333ffbe0b28d4bcd80a3d822956162">More...</a><br /></td></tr>
<tr class="separator:aa0333ffbe0b28d4bcd80a3d822956162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05abf47bc2e44a13e788cca4c7c5506c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a05abf47bc2e44a13e788cca4c7c5506c">IOC_PC0_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c0 )</td></tr>
<tr class="memdesc:a05abf47bc2e44a13e788cca4c7c5506c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC0.  <a href="#a05abf47bc2e44a13e788cca4c7c5506c">More...</a><br /></td></tr>
<tr class="separator:a05abf47bc2e44a13e788cca4c7c5506c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0167c87b747a5b851a19fa1f52df8da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0167c87b747a5b851a19fa1f52df8da3">IOC_PC1_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c4 )</td></tr>
<tr class="memdesc:a0167c87b747a5b851a19fa1f52df8da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC1.  <a href="#a0167c87b747a5b851a19fa1f52df8da3">More...</a><br /></td></tr>
<tr class="separator:a0167c87b747a5b851a19fa1f52df8da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50725b6bf83aac1a94a1c8179f0f922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab50725b6bf83aac1a94a1c8179f0f922">IOC_PC2_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c8 )</td></tr>
<tr class="memdesc:ab50725b6bf83aac1a94a1c8179f0f922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC2.  <a href="#ab50725b6bf83aac1a94a1c8179f0f922">More...</a><br /></td></tr>
<tr class="separator:ab50725b6bf83aac1a94a1c8179f0f922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6441ca11038b6a65d53ff1c8728dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4a6441ca11038b6a65d53ff1c8728dda">IOC_PC3_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40cc )</td></tr>
<tr class="memdesc:a4a6441ca11038b6a65d53ff1c8728dda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC3.  <a href="#a4a6441ca11038b6a65d53ff1c8728dda">More...</a><br /></td></tr>
<tr class="separator:a4a6441ca11038b6a65d53ff1c8728dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4ca4b12987bf07e1937d2cc134b1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9e4ca4b12987bf07e1937d2cc134b1c5">IOC_PC4_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d0 )</td></tr>
<tr class="memdesc:a9e4ca4b12987bf07e1937d2cc134b1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC4.  <a href="#a9e4ca4b12987bf07e1937d2cc134b1c5">More...</a><br /></td></tr>
<tr class="separator:a9e4ca4b12987bf07e1937d2cc134b1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d642924ac66c9342c878a10da507f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8d642924ac66c9342c878a10da507f1e">IOC_PC5_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d4 )</td></tr>
<tr class="memdesc:a8d642924ac66c9342c878a10da507f1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC5.  <a href="#a8d642924ac66c9342c878a10da507f1e">More...</a><br /></td></tr>
<tr class="separator:a8d642924ac66c9342c878a10da507f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff26af00dacbd0e658f00c2726bfe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2ff26af00dacbd0e658f00c2726bfe2f">IOC_PC6_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d8 )</td></tr>
<tr class="memdesc:a2ff26af00dacbd0e658f00c2726bfe2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC6.  <a href="#a2ff26af00dacbd0e658f00c2726bfe2f">More...</a><br /></td></tr>
<tr class="separator:a2ff26af00dacbd0e658f00c2726bfe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2822a43f36b417f17df6053e53cbcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af2822a43f36b417f17df6053e53cbcef">IOC_PC7_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40dc )</td></tr>
<tr class="memdesc:af2822a43f36b417f17df6053e53cbcef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PC7.  <a href="#af2822a43f36b417f17df6053e53cbcef">More...</a><br /></td></tr>
<tr class="separator:af2822a43f36b417f17df6053e53cbcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53071b1f12c2da14eafac3ae4fa6de66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a53071b1f12c2da14eafac3ae4fa6de66">IOC_PD0_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e0 )</td></tr>
<tr class="memdesc:a53071b1f12c2da14eafac3ae4fa6de66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD0.  <a href="#a53071b1f12c2da14eafac3ae4fa6de66">More...</a><br /></td></tr>
<tr class="separator:a53071b1f12c2da14eafac3ae4fa6de66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8f891d4c9255ea7b04a8d7c2e93352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0a8f891d4c9255ea7b04a8d7c2e93352">IOC_PD1_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e4 )</td></tr>
<tr class="memdesc:a0a8f891d4c9255ea7b04a8d7c2e93352"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD1.  <a href="#a0a8f891d4c9255ea7b04a8d7c2e93352">More...</a><br /></td></tr>
<tr class="separator:a0a8f891d4c9255ea7b04a8d7c2e93352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b18a24570ed5262ed06845885351b3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7b18a24570ed5262ed06845885351b3d">IOC_PD2_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e8 )</td></tr>
<tr class="memdesc:a7b18a24570ed5262ed06845885351b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD2.  <a href="#a7b18a24570ed5262ed06845885351b3d">More...</a><br /></td></tr>
<tr class="separator:a7b18a24570ed5262ed06845885351b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44cd622f3fe366f2d6038582091b32dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a44cd622f3fe366f2d6038582091b32dd">IOC_PD3_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40ec )</td></tr>
<tr class="memdesc:a44cd622f3fe366f2d6038582091b32dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD3.  <a href="#a44cd622f3fe366f2d6038582091b32dd">More...</a><br /></td></tr>
<tr class="separator:a44cd622f3fe366f2d6038582091b32dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced534c45567e5dd17f1106c43e900b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aced534c45567e5dd17f1106c43e900b8">IOC_PD4_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f0 )</td></tr>
<tr class="memdesc:aced534c45567e5dd17f1106c43e900b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD4.  <a href="#aced534c45567e5dd17f1106c43e900b8">More...</a><br /></td></tr>
<tr class="separator:aced534c45567e5dd17f1106c43e900b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b00c038dfeb4c69388ac2ef831fffd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4b00c038dfeb4c69388ac2ef831fffd0">IOC_PD5_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f4 )</td></tr>
<tr class="memdesc:a4b00c038dfeb4c69388ac2ef831fffd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD5.  <a href="#a4b00c038dfeb4c69388ac2ef831fffd0">More...</a><br /></td></tr>
<tr class="separator:a4b00c038dfeb4c69388ac2ef831fffd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da8e09a15886a92e2e0828e598f778e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3da8e09a15886a92e2e0828e598f778e">IOC_PD6_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f8 )</td></tr>
<tr class="memdesc:a3da8e09a15886a92e2e0828e598f778e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD6.  <a href="#a3da8e09a15886a92e2e0828e598f778e">More...</a><br /></td></tr>
<tr class="separator:a3da8e09a15886a92e2e0828e598f778e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78e87c118d546706e052648d20ac7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab78e87c118d546706e052648d20ac7e5">IOC_PD7_OVER</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40fc )</td></tr>
<tr class="memdesc:ab78e87c118d546706e052648d20ac7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override configuration register for PD7.  <a href="#ab78e87c118d546706e052648d20ac7e5">More...</a><br /></td></tr>
<tr class="separator:ab78e87c118d546706e052648d20ac7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a54269193c1ab1998cea67eaee60d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4a54269193c1ab1998cea67eaee60d69">IOC_UARTRXD_UART0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4100 )</td></tr>
<tr class="memdesc:a4a54269193c1ab1998cea67eaee60d69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for UART0 RX.  <a href="#a4a54269193c1ab1998cea67eaee60d69">More...</a><br /></td></tr>
<tr class="separator:a4a54269193c1ab1998cea67eaee60d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cde46dee201838617c4f8e9ac6a545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa2cde46dee201838617c4f8e9ac6a545">IOC_UARTCTS_UART1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4104 )</td></tr>
<tr class="memdesc:aa2cde46dee201838617c4f8e9ac6a545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for UART1 CTS.  <a href="#aa2cde46dee201838617c4f8e9ac6a545">More...</a><br /></td></tr>
<tr class="separator:aa2cde46dee201838617c4f8e9ac6a545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb396f5ae7d60496123e5c05f4e0da3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afb396f5ae7d60496123e5c05f4e0da3a">IOC_UARTRXD_UART1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4108 )</td></tr>
<tr class="memdesc:afb396f5ae7d60496123e5c05f4e0da3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for UART1 RX.  <a href="#afb396f5ae7d60496123e5c05f4e0da3a">More...</a><br /></td></tr>
<tr class="separator:afb396f5ae7d60496123e5c05f4e0da3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f772a4e4924c519f5b96a5ad22b70cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9f772a4e4924c519f5b96a5ad22b70cb">IOC_CLK_SSI_SSI0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d410c )</td></tr>
<tr class="memdesc:a9f772a4e4924c519f5b96a5ad22b70cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI0 CLK.  <a href="#a9f772a4e4924c519f5b96a5ad22b70cb">More...</a><br /></td></tr>
<tr class="separator:a9f772a4e4924c519f5b96a5ad22b70cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434533dd07c321e2b1a0ea20421d9d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a434533dd07c321e2b1a0ea20421d9d53">IOC_SSIRXD_SSI0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4110 )</td></tr>
<tr class="memdesc:a434533dd07c321e2b1a0ea20421d9d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI0 RX.  <a href="#a434533dd07c321e2b1a0ea20421d9d53">More...</a><br /></td></tr>
<tr class="separator:a434533dd07c321e2b1a0ea20421d9d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa549b1922e660db902a14df6e7e540cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa549b1922e660db902a14df6e7e540cc">IOC_SSIFSSIN_SSI0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4114 )</td></tr>
<tr class="memdesc:aa549b1922e660db902a14df6e7e540cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI0 FSSIN.  <a href="#aa549b1922e660db902a14df6e7e540cc">More...</a><br /></td></tr>
<tr class="separator:aa549b1922e660db902a14df6e7e540cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af709fbc82ba74c8a8aa1c1dea3d567b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af709fbc82ba74c8a8aa1c1dea3d567b2">IOC_CLK_SSIIN_SSI0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4118 )</td></tr>
<tr class="memdesc:af709fbc82ba74c8a8aa1c1dea3d567b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI0 CLK_SSIN.  <a href="#af709fbc82ba74c8a8aa1c1dea3d567b2">More...</a><br /></td></tr>
<tr class="separator:af709fbc82ba74c8a8aa1c1dea3d567b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f162765f4ac6ff44c687bb6ecd07ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a06f162765f4ac6ff44c687bb6ecd07ad">IOC_CLK_SSI_SSI1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d411c )</td></tr>
<tr class="memdesc:a06f162765f4ac6ff44c687bb6ecd07ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI1 CLK.  <a href="#a06f162765f4ac6ff44c687bb6ecd07ad">More...</a><br /></td></tr>
<tr class="separator:a06f162765f4ac6ff44c687bb6ecd07ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d07f1250e9bc19c4faa9e636b6ec16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad6d07f1250e9bc19c4faa9e636b6ec16">IOC_SSIRXD_SSI1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4120 )</td></tr>
<tr class="memdesc:ad6d07f1250e9bc19c4faa9e636b6ec16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI1 RX.  <a href="#ad6d07f1250e9bc19c4faa9e636b6ec16">More...</a><br /></td></tr>
<tr class="separator:ad6d07f1250e9bc19c4faa9e636b6ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6a9e556a4a00124c3723691a9fbc1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1e6a9e556a4a00124c3723691a9fbc1b">IOC_SSIFSSIN_SSI1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4124 )</td></tr>
<tr class="memdesc:a1e6a9e556a4a00124c3723691a9fbc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI1 FSSIN.  <a href="#a1e6a9e556a4a00124c3723691a9fbc1b">More...</a><br /></td></tr>
<tr class="separator:a1e6a9e556a4a00124c3723691a9fbc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0708d900daa0f5c2a0a4671a56d4e3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae0708d900daa0f5c2a0a4671a56d4e3f">IOC_CLK_SSIIN_SSI1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4128 )</td></tr>
<tr class="memdesc:ae0708d900daa0f5c2a0a4671a56d4e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for SSI1 CLK_SSIN.  <a href="#ae0708d900daa0f5c2a0a4671a56d4e3f">More...</a><br /></td></tr>
<tr class="separator:ae0708d900daa0f5c2a0a4671a56d4e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec18c680a8ca142af67e0c4ac0ae471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1ec18c680a8ca142af67e0c4ac0ae471">IOC_I2CMSSDA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d412c )</td></tr>
<tr class="memdesc:a1ec18c680a8ca142af67e0c4ac0ae471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for I2C SDA.  <a href="#a1ec18c680a8ca142af67e0c4ac0ae471">More...</a><br /></td></tr>
<tr class="separator:a1ec18c680a8ca142af67e0c4ac0ae471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f32dd9702a2b9d976d1986797e3f95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3f32dd9702a2b9d976d1986797e3f95d">IOC_I2CMSSCL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4130 )</td></tr>
<tr class="memdesc:a3f32dd9702a2b9d976d1986797e3f95d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for I2C SCL.  <a href="#a3f32dd9702a2b9d976d1986797e3f95d">More...</a><br /></td></tr>
<tr class="separator:a3f32dd9702a2b9d976d1986797e3f95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7612abe3e79c717460ee2949b9c8e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af7612abe3e79c717460ee2949b9c8e94">IOC_GPT0OCP1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4134 )</td></tr>
<tr class="memdesc:af7612abe3e79c717460ee2949b9c8e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT0OCP1.  <a href="#af7612abe3e79c717460ee2949b9c8e94">More...</a><br /></td></tr>
<tr class="separator:af7612abe3e79c717460ee2949b9c8e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7881699328864e8c5bd56282d40d937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa7881699328864e8c5bd56282d40d937">IOC_GPT0OCP2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4138 )</td></tr>
<tr class="memdesc:aa7881699328864e8c5bd56282d40d937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT0OCP2.  <a href="#aa7881699328864e8c5bd56282d40d937">More...</a><br /></td></tr>
<tr class="separator:aa7881699328864e8c5bd56282d40d937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6e47340673714d9f1403c1c2575827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acd6e47340673714d9f1403c1c2575827">IOC_GPT1OCP1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d413c )</td></tr>
<tr class="memdesc:acd6e47340673714d9f1403c1c2575827"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT1OCP1.  <a href="#acd6e47340673714d9f1403c1c2575827">More...</a><br /></td></tr>
<tr class="separator:acd6e47340673714d9f1403c1c2575827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b271870de46ca5c8b7fc0650c28b01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa1b271870de46ca5c8b7fc0650c28b01">IOC_GPT1OCP2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4140 )</td></tr>
<tr class="memdesc:aa1b271870de46ca5c8b7fc0650c28b01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT1OCP2.  <a href="#aa1b271870de46ca5c8b7fc0650c28b01">More...</a><br /></td></tr>
<tr class="separator:aa1b271870de46ca5c8b7fc0650c28b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbe2d8a38fb9a24f567bf47141396ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acbbe2d8a38fb9a24f567bf47141396ad">IOC_GPT2OCP1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4144 )</td></tr>
<tr class="memdesc:acbbe2d8a38fb9a24f567bf47141396ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT2OCP1.  <a href="#acbbe2d8a38fb9a24f567bf47141396ad">More...</a><br /></td></tr>
<tr class="separator:acbbe2d8a38fb9a24f567bf47141396ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84c4357c0d5109aa81730673985dbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af84c4357c0d5109aa81730673985dbec">IOC_GPT2OCP2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4148 )</td></tr>
<tr class="memdesc:af84c4357c0d5109aa81730673985dbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT2OCP2.  <a href="#af84c4357c0d5109aa81730673985dbec">More...</a><br /></td></tr>
<tr class="separator:af84c4357c0d5109aa81730673985dbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9603e364e84657b7e645cb8c5014df6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9603e364e84657b7e645cb8c5014df6a">IOC_GPT3OCP1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d414c )</td></tr>
<tr class="memdesc:a9603e364e84657b7e645cb8c5014df6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT3OCP1.  <a href="#a9603e364e84657b7e645cb8c5014df6a">More...</a><br /></td></tr>
<tr class="separator:a9603e364e84657b7e645cb8c5014df6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c5993464a86291ccb9ab64ac87dfc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a72c5993464a86291ccb9ab64ac87dfc2">IOC_GPT3OCP2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4150 )</td></tr>
<tr class="memdesc:a72c5993464a86291ccb9ab64ac87dfc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pin selection for GPT3OCP2.  <a href="#a72c5993464a86291ccb9ab64ac87dfc2">More...</a><br /></td></tr>
<tr class="separator:a72c5993464a86291ccb9ab64ac87dfc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6b2cffc3c89a9364b24417f9e07026"><td class="memItemLeft" align="right" valign="top"><a id="a0a6b2cffc3c89a9364b24417f9e07026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0a6b2cffc3c89a9364b24417f9e07026">SMWDTHROSC_WDCTL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5000 )</td></tr>
<tr class="memdesc:a0a6b2cffc3c89a9364b24417f9e07026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog Timer Control. <br /></td></tr>
<tr class="separator:a0a6b2cffc3c89a9364b24417f9e07026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342da90539856aaae09107beb63b32e7"><td class="memItemLeft" align="right" valign="top"><a id="a342da90539856aaae09107beb63b32e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a342da90539856aaae09107beb63b32e7">SMWDTHROSC_ST0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5040 )</td></tr>
<tr class="memdesc:a342da90539856aaae09107beb63b32e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer 0 count and compare. <br /></td></tr>
<tr class="separator:a342da90539856aaae09107beb63b32e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ff764a397e34c2590ddb1ff7429623"><td class="memItemLeft" align="right" valign="top"><a id="ab3ff764a397e34c2590ddb1ff7429623"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab3ff764a397e34c2590ddb1ff7429623">SMWDTHROSC_ST1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5044 )</td></tr>
<tr class="memdesc:ab3ff764a397e34c2590ddb1ff7429623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer 1 count and compare. <br /></td></tr>
<tr class="separator:ab3ff764a397e34c2590ddb1ff7429623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab07d1fdddf0381db72ed6b60f1a1da"><td class="memItemLeft" align="right" valign="top"><a id="acab07d1fdddf0381db72ed6b60f1a1da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acab07d1fdddf0381db72ed6b60f1a1da">SMWDTHROSC_ST2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5048 )</td></tr>
<tr class="memdesc:acab07d1fdddf0381db72ed6b60f1a1da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer 2 count and compare. <br /></td></tr>
<tr class="separator:acab07d1fdddf0381db72ed6b60f1a1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2d1e8d4cb4f9277707517b128b3f44"><td class="memItemLeft" align="right" valign="top"><a id="a7e2d1e8d4cb4f9277707517b128b3f44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7e2d1e8d4cb4f9277707517b128b3f44">SMWDTHROSC_ST3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d504c )</td></tr>
<tr class="memdesc:a7e2d1e8d4cb4f9277707517b128b3f44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer 3 count and compare. <br /></td></tr>
<tr class="separator:a7e2d1e8d4cb4f9277707517b128b3f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec20bd4088697e11c9baeb56a42e64c"><td class="memItemLeft" align="right" valign="top"><a id="acec20bd4088697e11c9baeb56a42e64c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#acec20bd4088697e11c9baeb56a42e64c">SMWDTHROSC_STLOAD</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5050 )</td></tr>
<tr class="memdesc:acec20bd4088697e11c9baeb56a42e64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer load status. <br /></td></tr>
<tr class="separator:acec20bd4088697e11c9baeb56a42e64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aece62fb2687442c0d79defd03e6467f8"><td class="memItemLeft" align="right" valign="top"><a id="aece62fb2687442c0d79defd03e6467f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aece62fb2687442c0d79defd03e6467f8">SMWDTHROSC_STCC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5054 )</td></tr>
<tr class="memdesc:aece62fb2687442c0d79defd03e6467f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture control. <br /></td></tr>
<tr class="separator:aece62fb2687442c0d79defd03e6467f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d000b5a5fd17ca342a2fe20b177950"><td class="memItemLeft" align="right" valign="top"><a id="ab1d000b5a5fd17ca342a2fe20b177950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab1d000b5a5fd17ca342a2fe20b177950">SMWDTHROSC_STCS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5058 )</td></tr>
<tr class="memdesc:ab1d000b5a5fd17ca342a2fe20b177950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture status. <br /></td></tr>
<tr class="separator:ab1d000b5a5fd17ca342a2fe20b177950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa3ac581653579ee54e6fee6743df7bc"><td class="memItemLeft" align="right" valign="top"><a id="afa3ac581653579ee54e6fee6743df7bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afa3ac581653579ee54e6fee6743df7bc">SMWDTHROSC_STCV0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d505c )</td></tr>
<tr class="memdesc:afa3ac581653579ee54e6fee6743df7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture value byte 0. <br /></td></tr>
<tr class="separator:afa3ac581653579ee54e6fee6743df7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada97a43142bfe808a11b80bf85a37c72"><td class="memItemLeft" align="right" valign="top"><a id="ada97a43142bfe808a11b80bf85a37c72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ada97a43142bfe808a11b80bf85a37c72">SMWDTHROSC_STCV1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5060 )</td></tr>
<tr class="memdesc:ada97a43142bfe808a11b80bf85a37c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture value byte 1. <br /></td></tr>
<tr class="separator:ada97a43142bfe808a11b80bf85a37c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0380ec33a137cfb6e217bf5fea2a3b09"><td class="memItemLeft" align="right" valign="top"><a id="a0380ec33a137cfb6e217bf5fea2a3b09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0380ec33a137cfb6e217bf5fea2a3b09">SMWDTHROSC_STCV2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5064 )</td></tr>
<tr class="memdesc:a0380ec33a137cfb6e217bf5fea2a3b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture value byte 2. <br /></td></tr>
<tr class="separator:a0380ec33a137cfb6e217bf5fea2a3b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64f5f7224e86f91098c325178d194ba"><td class="memItemLeft" align="right" valign="top"><a id="ae64f5f7224e86f91098c325178d194ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ae64f5f7224e86f91098c325178d194ba">SMWDTHROSC_STCV3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d5068 )</td></tr>
<tr class="memdesc:ae64f5f7224e86f91098c325178d194ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Timer Capture value byte 3. <br /></td></tr>
<tr class="separator:ae64f5f7224e86f91098c325178d194ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f8c2c22afbedd81017779bca358f77"><td class="memItemLeft" align="right" valign="top"><a id="a30f8c2c22afbedd81017779bca358f77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a30f8c2c22afbedd81017779bca358f77">ANA_REGS_IVCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d6004 )</td></tr>
<tr class="memdesc:a30f8c2c22afbedd81017779bca358f77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog control register. <br /></td></tr>
<tr class="separator:a30f8c2c22afbedd81017779bca358f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0099e808cee75930875ba9ad66937ae4"><td class="memItemLeft" align="right" valign="top"><a id="a0099e808cee75930875ba9ad66937ae4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0099e808cee75930875ba9ad66937ae4">GPIO_A_DATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9000 )</td></tr>
<tr class="memdesc:a0099e808cee75930875ba9ad66937ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Data Register. <br /></td></tr>
<tr class="separator:a0099e808cee75930875ba9ad66937ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b189fcf8e38eae2ee94468f8e8d5a6f"><td class="memItemLeft" align="right" valign="top"><a id="a0b189fcf8e38eae2ee94468f8e8d5a6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0b189fcf8e38eae2ee94468f8e8d5a6f">GPIO_A_DIR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9400 )</td></tr>
<tr class="memdesc:a0b189fcf8e38eae2ee94468f8e8d5a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A data direction register. <br /></td></tr>
<tr class="separator:a0b189fcf8e38eae2ee94468f8e8d5a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1557b408c649ece05c1a8c040e7126e"><td class="memItemLeft" align="right" valign="top"><a id="ac1557b408c649ece05c1a8c040e7126e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac1557b408c649ece05c1a8c040e7126e">GPIO_A_IS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9404 )</td></tr>
<tr class="memdesc:ac1557b408c649ece05c1a8c040e7126e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Interrupt Sense register. <br /></td></tr>
<tr class="separator:ac1557b408c649ece05c1a8c040e7126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2524b510974667744444b5e7654675f5"><td class="memItemLeft" align="right" valign="top"><a id="a2524b510974667744444b5e7654675f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2524b510974667744444b5e7654675f5">GPIO_A_IBE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9408 )</td></tr>
<tr class="memdesc:a2524b510974667744444b5e7654675f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Interrupt Both-Edges register. <br /></td></tr>
<tr class="separator:a2524b510974667744444b5e7654675f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6583e7932be2e62f224802ed601dd6"><td class="memItemLeft" align="right" valign="top"><a id="a6f6583e7932be2e62f224802ed601dd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a6f6583e7932be2e62f224802ed601dd6">GPIO_A_IEV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d940c )</td></tr>
<tr class="memdesc:a6f6583e7932be2e62f224802ed601dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Interrupt Event Register. <br /></td></tr>
<tr class="separator:a6f6583e7932be2e62f224802ed601dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c76d7b7366cd6417446d36ab63c22d"><td class="memItemLeft" align="right" valign="top"><a id="a47c76d7b7366cd6417446d36ab63c22d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a47c76d7b7366cd6417446d36ab63c22d">GPIO_A_IE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9410 )</td></tr>
<tr class="memdesc:a47c76d7b7366cd6417446d36ab63c22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Interrupt mask register. <br /></td></tr>
<tr class="separator:a47c76d7b7366cd6417446d36ab63c22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddd8762a766c9d68ba6ea001df71c6b"><td class="memItemLeft" align="right" valign="top"><a id="adddd8762a766c9d68ba6ea001df71c6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adddd8762a766c9d68ba6ea001df71c6b">GPIO_A_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9414 )</td></tr>
<tr class="memdesc:adddd8762a766c9d68ba6ea001df71c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:adddd8762a766c9d68ba6ea001df71c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb371a3a5a8b56ac8e6702b3ab20fded"><td class="memItemLeft" align="right" valign="top"><a id="abb371a3a5a8b56ac8e6702b3ab20fded"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abb371a3a5a8b56ac8e6702b3ab20fded">GPIO_A_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9418 )</td></tr>
<tr class="memdesc:abb371a3a5a8b56ac8e6702b3ab20fded"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:abb371a3a5a8b56ac8e6702b3ab20fded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b776a01620655f5ecacc2b51f4a68c"><td class="memItemLeft" align="right" valign="top"><a id="af8b776a01620655f5ecacc2b51f4a68c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af8b776a01620655f5ecacc2b51f4a68c">GPIO_A_IC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d941c )</td></tr>
<tr class="memdesc:af8b776a01620655f5ecacc2b51f4a68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Interrupt Clear register. <br /></td></tr>
<tr class="separator:af8b776a01620655f5ecacc2b51f4a68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa0bdf7223d82bbc08739c4883ea135"><td class="memItemLeft" align="right" valign="top"><a id="abfa0bdf7223d82bbc08739c4883ea135"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abfa0bdf7223d82bbc08739c4883ea135">GPIO_A_AFSEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9420 )</td></tr>
<tr class="memdesc:abfa0bdf7223d82bbc08739c4883ea135"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Alternate Function / mode control select register. <br /></td></tr>
<tr class="separator:abfa0bdf7223d82bbc08739c4883ea135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dc48939be9c76406c390c3bc55efe5"><td class="memItemLeft" align="right" valign="top"><a id="a86dc48939be9c76406c390c3bc55efe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a86dc48939be9c76406c390c3bc55efe5">GPIO_A_GPIOLOCK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9520 )</td></tr>
<tr class="memdesc:a86dc48939be9c76406c390c3bc55efe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Lock register. <br /></td></tr>
<tr class="separator:a86dc48939be9c76406c390c3bc55efe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07432996d53282bd3bf636b130ca465"><td class="memItemLeft" align="right" valign="top"><a id="ab07432996d53282bd3bf636b130ca465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab07432996d53282bd3bf636b130ca465">GPIO_A_GPIOCR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9524 )</td></tr>
<tr class="memdesc:ab07432996d53282bd3bf636b130ca465"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A Commit Register. <br /></td></tr>
<tr class="separator:ab07432996d53282bd3bf636b130ca465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba08a6b0b8821ce75d900983f9e1c1aa"><td class="memItemLeft" align="right" valign="top"><a id="aba08a6b0b8821ce75d900983f9e1c1aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aba08a6b0b8821ce75d900983f9e1c1aa">GPIO_A_PMUX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9700 )</td></tr>
<tr class="memdesc:aba08a6b0b8821ce75d900983f9e1c1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A The PMUX register. <br /></td></tr>
<tr class="separator:aba08a6b0b8821ce75d900983f9e1c1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730772123d62e22b3c17c2a27a1cd1b4"><td class="memItemLeft" align="right" valign="top"><a id="a730772123d62e22b3c17c2a27a1cd1b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a730772123d62e22b3c17c2a27a1cd1b4">GPIO_A_P_EDGE_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9704 )</td></tr>
<tr class="memdesc:a730772123d62e22b3c17c2a27a1cd1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A The Port Edge Control register. <br /></td></tr>
<tr class="separator:a730772123d62e22b3c17c2a27a1cd1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc983e6c5055d0c80381382683e1e43"><td class="memItemLeft" align="right" valign="top"><a id="addc983e6c5055d0c80381382683e1e43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#addc983e6c5055d0c80381382683e1e43">GPIO_A_PI_IEN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9710 )</td></tr>
<tr class="memdesc:addc983e6c5055d0c80381382683e1e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A The Power-up Interrupt Enable register. <br /></td></tr>
<tr class="separator:addc983e6c5055d0c80381382683e1e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9ad857e6797737108994cc437dc7f5"><td class="memItemLeft" align="right" valign="top"><a id="a5d9ad857e6797737108994cc437dc7f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a5d9ad857e6797737108994cc437dc7f5">GPIO_A_IRQ_DETECT_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9718 )</td></tr>
<tr class="memdesc:a5d9ad857e6797737108994cc437dc7f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A IRQ Detect ACK register. <br /></td></tr>
<tr class="separator:a5d9ad857e6797737108994cc437dc7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef8fb797dcac77e6c380030fa3a42e7"><td class="memItemLeft" align="right" valign="top"><a id="abef8fb797dcac77e6c380030fa3a42e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abef8fb797dcac77e6c380030fa3a42e7">GPIO_A_USB_IRQ_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d971c )</td></tr>
<tr class="memdesc:abef8fb797dcac77e6c380030fa3a42e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A IRQ Detect ACK for USB. <br /></td></tr>
<tr class="separator:abef8fb797dcac77e6c380030fa3a42e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae3353cd9a36bf9c7a4177fb590cf6b5"><td class="memItemLeft" align="right" valign="top"><a id="aae3353cd9a36bf9c7a4177fb590cf6b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aae3353cd9a36bf9c7a4177fb590cf6b5">GPIO_A_IRQ_DETECT_UNMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d9720 )</td></tr>
<tr class="memdesc:aae3353cd9a36bf9c7a4177fb590cf6b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_A IRQ Detect ACK for masked interrupts. <br /></td></tr>
<tr class="separator:aae3353cd9a36bf9c7a4177fb590cf6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0170bacfe036220ef418364ec9f7c81"><td class="memItemLeft" align="right" valign="top"><a id="af0170bacfe036220ef418364ec9f7c81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af0170bacfe036220ef418364ec9f7c81">GPIO_B_DATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da000 )</td></tr>
<tr class="memdesc:af0170bacfe036220ef418364ec9f7c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Data Register. <br /></td></tr>
<tr class="separator:af0170bacfe036220ef418364ec9f7c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98ba38ebd93f18cb2749f66691be0cc"><td class="memItemLeft" align="right" valign="top"><a id="ac98ba38ebd93f18cb2749f66691be0cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac98ba38ebd93f18cb2749f66691be0cc">GPIO_B_DIR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da400 )</td></tr>
<tr class="memdesc:ac98ba38ebd93f18cb2749f66691be0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B data direction register. <br /></td></tr>
<tr class="separator:ac98ba38ebd93f18cb2749f66691be0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecca67fe5bf16ea43ad59d2a21d0f420"><td class="memItemLeft" align="right" valign="top"><a id="aecca67fe5bf16ea43ad59d2a21d0f420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aecca67fe5bf16ea43ad59d2a21d0f420">GPIO_B_IS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da404 )</td></tr>
<tr class="memdesc:aecca67fe5bf16ea43ad59d2a21d0f420"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Interrupt Sense register. <br /></td></tr>
<tr class="separator:aecca67fe5bf16ea43ad59d2a21d0f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e53ba31ca2510368f77474b06aa8b97"><td class="memItemLeft" align="right" valign="top"><a id="a3e53ba31ca2510368f77474b06aa8b97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3e53ba31ca2510368f77474b06aa8b97">GPIO_B_IBE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da408 )</td></tr>
<tr class="memdesc:a3e53ba31ca2510368f77474b06aa8b97"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Interrupt Both-Edges register. <br /></td></tr>
<tr class="separator:a3e53ba31ca2510368f77474b06aa8b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d4cbb024c51c4c5e4073105f38fa65"><td class="memItemLeft" align="right" valign="top"><a id="a77d4cbb024c51c4c5e4073105f38fa65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a77d4cbb024c51c4c5e4073105f38fa65">GPIO_B_IEV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da40c )</td></tr>
<tr class="memdesc:a77d4cbb024c51c4c5e4073105f38fa65"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Interrupt Event Register. <br /></td></tr>
<tr class="separator:a77d4cbb024c51c4c5e4073105f38fa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb1e5b7badcb4a3d2abcd22760fb327"><td class="memItemLeft" align="right" valign="top"><a id="afdb1e5b7badcb4a3d2abcd22760fb327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afdb1e5b7badcb4a3d2abcd22760fb327">GPIO_B_IE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da410 )</td></tr>
<tr class="memdesc:afdb1e5b7badcb4a3d2abcd22760fb327"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Interrupt mask register. <br /></td></tr>
<tr class="separator:afdb1e5b7badcb4a3d2abcd22760fb327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a796bdb10f50595889426edb9ec54f"><td class="memItemLeft" align="right" valign="top"><a id="a33a796bdb10f50595889426edb9ec54f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a33a796bdb10f50595889426edb9ec54f">GPIO_B_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da414 )</td></tr>
<tr class="memdesc:a33a796bdb10f50595889426edb9ec54f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:a33a796bdb10f50595889426edb9ec54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856634e0a9e01ac9ea80bbfa478e8073"><td class="memItemLeft" align="right" valign="top"><a id="a856634e0a9e01ac9ea80bbfa478e8073"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a856634e0a9e01ac9ea80bbfa478e8073">GPIO_B_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da418 )</td></tr>
<tr class="memdesc:a856634e0a9e01ac9ea80bbfa478e8073"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:a856634e0a9e01ac9ea80bbfa478e8073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1675632b4adb472a305c983892252299"><td class="memItemLeft" align="right" valign="top"><a id="a1675632b4adb472a305c983892252299"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1675632b4adb472a305c983892252299">GPIO_B_IC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da41c )</td></tr>
<tr class="memdesc:a1675632b4adb472a305c983892252299"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Interrupt Clear register. <br /></td></tr>
<tr class="separator:a1675632b4adb472a305c983892252299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725e8f02c1e70d2ae59d980cb5311c17"><td class="memItemLeft" align="right" valign="top"><a id="a725e8f02c1e70d2ae59d980cb5311c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a725e8f02c1e70d2ae59d980cb5311c17">GPIO_B_AFSEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da420 )</td></tr>
<tr class="memdesc:a725e8f02c1e70d2ae59d980cb5311c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Alternate Function / mode control select register. <br /></td></tr>
<tr class="separator:a725e8f02c1e70d2ae59d980cb5311c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94e375cd302cde4875a356ffe0a07e0"><td class="memItemLeft" align="right" valign="top"><a id="ac94e375cd302cde4875a356ffe0a07e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ac94e375cd302cde4875a356ffe0a07e0">GPIO_B_GPIOLOCK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da520 )</td></tr>
<tr class="memdesc:ac94e375cd302cde4875a356ffe0a07e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Lock register. <br /></td></tr>
<tr class="separator:ac94e375cd302cde4875a356ffe0a07e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f5d8eb943751b4e3bc4e2c158d6ab0"><td class="memItemLeft" align="right" valign="top"><a id="a05f5d8eb943751b4e3bc4e2c158d6ab0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a05f5d8eb943751b4e3bc4e2c158d6ab0">GPIO_B_GPIOCR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da524 )</td></tr>
<tr class="memdesc:a05f5d8eb943751b4e3bc4e2c158d6ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B Commit Register. <br /></td></tr>
<tr class="separator:a05f5d8eb943751b4e3bc4e2c158d6ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618d5464a13be182c1be0086f2403fae"><td class="memItemLeft" align="right" valign="top"><a id="a618d5464a13be182c1be0086f2403fae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a618d5464a13be182c1be0086f2403fae">GPIO_B_PMUX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da700 )</td></tr>
<tr class="memdesc:a618d5464a13be182c1be0086f2403fae"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B The PMUX register. <br /></td></tr>
<tr class="separator:a618d5464a13be182c1be0086f2403fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb250c37f412881405831494ac54c7bc"><td class="memItemLeft" align="right" valign="top"><a id="aeb250c37f412881405831494ac54c7bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aeb250c37f412881405831494ac54c7bc">GPIO_B_P_EDGE_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da704 )</td></tr>
<tr class="memdesc:aeb250c37f412881405831494ac54c7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B The Port Edge Control register. <br /></td></tr>
<tr class="separator:aeb250c37f412881405831494ac54c7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9d572c7dc6dce90caf734cbece3879"><td class="memItemLeft" align="right" valign="top"><a id="a2f9d572c7dc6dce90caf734cbece3879"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2f9d572c7dc6dce90caf734cbece3879">GPIO_B_PI_IEN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da710 )</td></tr>
<tr class="memdesc:a2f9d572c7dc6dce90caf734cbece3879"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B The Power-up Interrupt Enable register. <br /></td></tr>
<tr class="separator:a2f9d572c7dc6dce90caf734cbece3879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a530811ec017812ae3a9307858c43f110"><td class="memItemLeft" align="right" valign="top"><a id="a530811ec017812ae3a9307858c43f110"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a530811ec017812ae3a9307858c43f110">GPIO_B_IRQ_DETECT_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da718 )</td></tr>
<tr class="memdesc:a530811ec017812ae3a9307858c43f110"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B IRQ Detect ACK register. <br /></td></tr>
<tr class="separator:a530811ec017812ae3a9307858c43f110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45141b9665889f98991759be7785f5fd"><td class="memItemLeft" align="right" valign="top"><a id="a45141b9665889f98991759be7785f5fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a45141b9665889f98991759be7785f5fd">GPIO_B_USB_IRQ_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da71c )</td></tr>
<tr class="memdesc:a45141b9665889f98991759be7785f5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B IRQ Detect ACK for USB. <br /></td></tr>
<tr class="separator:a45141b9665889f98991759be7785f5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad856b2c613a788bec9d9e75fc50e6542"><td class="memItemLeft" align="right" valign="top"><a id="ad856b2c613a788bec9d9e75fc50e6542"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad856b2c613a788bec9d9e75fc50e6542">GPIO_B_IRQ_DETECT_UNMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400da720 )</td></tr>
<tr class="memdesc:ad856b2c613a788bec9d9e75fc50e6542"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_B IRQ Detect ACK for masked interrupts. <br /></td></tr>
<tr class="separator:ad856b2c613a788bec9d9e75fc50e6542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148e2f453912fc255501078a27effa37"><td class="memItemLeft" align="right" valign="top"><a id="a148e2f453912fc255501078a27effa37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a148e2f453912fc255501078a27effa37">GPIO_C_DATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db000 )</td></tr>
<tr class="memdesc:a148e2f453912fc255501078a27effa37"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Data Register. <br /></td></tr>
<tr class="separator:a148e2f453912fc255501078a27effa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7393617b2cc93bd33c773ed8e6de6e6b"><td class="memItemLeft" align="right" valign="top"><a id="a7393617b2cc93bd33c773ed8e6de6e6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7393617b2cc93bd33c773ed8e6de6e6b">GPIO_C_DIR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db400 )</td></tr>
<tr class="memdesc:a7393617b2cc93bd33c773ed8e6de6e6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C data direction register. <br /></td></tr>
<tr class="separator:a7393617b2cc93bd33c773ed8e6de6e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa1290806c9eb362bf75284d176013f"><td class="memItemLeft" align="right" valign="top"><a id="aafa1290806c9eb362bf75284d176013f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aafa1290806c9eb362bf75284d176013f">GPIO_C_IS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db404 )</td></tr>
<tr class="memdesc:aafa1290806c9eb362bf75284d176013f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Interrupt Sense register. <br /></td></tr>
<tr class="separator:aafa1290806c9eb362bf75284d176013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434e19ece25a24299eb97af438986589"><td class="memItemLeft" align="right" valign="top"><a id="a434e19ece25a24299eb97af438986589"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a434e19ece25a24299eb97af438986589">GPIO_C_IBE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db408 )</td></tr>
<tr class="memdesc:a434e19ece25a24299eb97af438986589"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Interrupt Both-Edges register. <br /></td></tr>
<tr class="separator:a434e19ece25a24299eb97af438986589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697dcb9d20e848ceaa9afcc98ed5fe6e"><td class="memItemLeft" align="right" valign="top"><a id="a697dcb9d20e848ceaa9afcc98ed5fe6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a697dcb9d20e848ceaa9afcc98ed5fe6e">GPIO_C_IEV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db40c )</td></tr>
<tr class="memdesc:a697dcb9d20e848ceaa9afcc98ed5fe6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Interrupt Event Register. <br /></td></tr>
<tr class="separator:a697dcb9d20e848ceaa9afcc98ed5fe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4fdfd414c66bfb23a8c49e0dd2739c"><td class="memItemLeft" align="right" valign="top"><a id="a3c4fdfd414c66bfb23a8c49e0dd2739c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3c4fdfd414c66bfb23a8c49e0dd2739c">GPIO_C_IE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db410 )</td></tr>
<tr class="memdesc:a3c4fdfd414c66bfb23a8c49e0dd2739c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Interrupt mask register. <br /></td></tr>
<tr class="separator:a3c4fdfd414c66bfb23a8c49e0dd2739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fdf3f06617970f591025639156983f"><td class="memItemLeft" align="right" valign="top"><a id="a39fdf3f06617970f591025639156983f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a39fdf3f06617970f591025639156983f">GPIO_C_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db414 )</td></tr>
<tr class="memdesc:a39fdf3f06617970f591025639156983f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:a39fdf3f06617970f591025639156983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40997744dbd52d1e2389ad3f4aca38da"><td class="memItemLeft" align="right" valign="top"><a id="a40997744dbd52d1e2389ad3f4aca38da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a40997744dbd52d1e2389ad3f4aca38da">GPIO_C_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db418 )</td></tr>
<tr class="memdesc:a40997744dbd52d1e2389ad3f4aca38da"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:a40997744dbd52d1e2389ad3f4aca38da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fca75178c86b486bceeeb67243a947"><td class="memItemLeft" align="right" valign="top"><a id="a29fca75178c86b486bceeeb67243a947"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a29fca75178c86b486bceeeb67243a947">GPIO_C_IC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db41c )</td></tr>
<tr class="memdesc:a29fca75178c86b486bceeeb67243a947"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Interrupt Clear register. <br /></td></tr>
<tr class="separator:a29fca75178c86b486bceeeb67243a947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbf58b68d81fe39bed81f63161dde70"><td class="memItemLeft" align="right" valign="top"><a id="a2dbf58b68d81fe39bed81f63161dde70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2dbf58b68d81fe39bed81f63161dde70">GPIO_C_AFSEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db420 )</td></tr>
<tr class="memdesc:a2dbf58b68d81fe39bed81f63161dde70"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Alternate Function / mode control select register. <br /></td></tr>
<tr class="separator:a2dbf58b68d81fe39bed81f63161dde70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc984ed49bd12917f69b27ef5758f870"><td class="memItemLeft" align="right" valign="top"><a id="abc984ed49bd12917f69b27ef5758f870"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abc984ed49bd12917f69b27ef5758f870">GPIO_C_GPIOLOCK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db520 )</td></tr>
<tr class="memdesc:abc984ed49bd12917f69b27ef5758f870"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Lock register. <br /></td></tr>
<tr class="separator:abc984ed49bd12917f69b27ef5758f870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c8571aa6659e5e5e56a239b9005826"><td class="memItemLeft" align="right" valign="top"><a id="a82c8571aa6659e5e5e56a239b9005826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a82c8571aa6659e5e5e56a239b9005826">GPIO_C_GPIOCR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db524 )</td></tr>
<tr class="memdesc:a82c8571aa6659e5e5e56a239b9005826"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C Commit Register. <br /></td></tr>
<tr class="separator:a82c8571aa6659e5e5e56a239b9005826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7354821d554013efe3d20edec8c080"><td class="memItemLeft" align="right" valign="top"><a id="a8e7354821d554013efe3d20edec8c080"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8e7354821d554013efe3d20edec8c080">GPIO_C_PMUX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db700 )</td></tr>
<tr class="memdesc:a8e7354821d554013efe3d20edec8c080"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C The PMUX register. <br /></td></tr>
<tr class="separator:a8e7354821d554013efe3d20edec8c080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562b805bbff58199a99be120b7e37812"><td class="memItemLeft" align="right" valign="top"><a id="a562b805bbff58199a99be120b7e37812"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a562b805bbff58199a99be120b7e37812">GPIO_C_P_EDGE_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db704 )</td></tr>
<tr class="memdesc:a562b805bbff58199a99be120b7e37812"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C The Port Edge Control register. <br /></td></tr>
<tr class="separator:a562b805bbff58199a99be120b7e37812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab406ac5c12e344a201183ed30880793d"><td class="memItemLeft" align="right" valign="top"><a id="ab406ac5c12e344a201183ed30880793d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab406ac5c12e344a201183ed30880793d">GPIO_C_PI_IEN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db710 )</td></tr>
<tr class="memdesc:ab406ac5c12e344a201183ed30880793d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C The Power-up Interrupt Enable register. <br /></td></tr>
<tr class="separator:ab406ac5c12e344a201183ed30880793d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74745f34c0cfaab53e7577222a48cea"><td class="memItemLeft" align="right" valign="top"><a id="aa74745f34c0cfaab53e7577222a48cea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa74745f34c0cfaab53e7577222a48cea">GPIO_C_IRQ_DETECT_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db718 )</td></tr>
<tr class="memdesc:aa74745f34c0cfaab53e7577222a48cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C IRQ Detect ACK register. <br /></td></tr>
<tr class="separator:aa74745f34c0cfaab53e7577222a48cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15f245fc944aefe4f28cfea9a136afd"><td class="memItemLeft" align="right" valign="top"><a id="ab15f245fc944aefe4f28cfea9a136afd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab15f245fc944aefe4f28cfea9a136afd">GPIO_C_USB_IRQ_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db71c )</td></tr>
<tr class="memdesc:ab15f245fc944aefe4f28cfea9a136afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C IRQ Detect ACK for USB. <br /></td></tr>
<tr class="separator:ab15f245fc944aefe4f28cfea9a136afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906ae85aad25018a79b47487be7751be"><td class="memItemLeft" align="right" valign="top"><a id="a906ae85aad25018a79b47487be7751be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a906ae85aad25018a79b47487be7751be">GPIO_C_IRQ_DETECT_UNMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400db720 )</td></tr>
<tr class="memdesc:a906ae85aad25018a79b47487be7751be"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_C IRQ Detect ACK for masked interrupts. <br /></td></tr>
<tr class="separator:a906ae85aad25018a79b47487be7751be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ec85c535f044de2edce64af9154a57"><td class="memItemLeft" align="right" valign="top"><a id="a37ec85c535f044de2edce64af9154a57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a37ec85c535f044de2edce64af9154a57">GPIO_D_DATA</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc000 )</td></tr>
<tr class="memdesc:a37ec85c535f044de2edce64af9154a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Data Register. <br /></td></tr>
<tr class="separator:a37ec85c535f044de2edce64af9154a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ff4d7e8028cde0e2b94dc53b6142808"><td class="memItemLeft" align="right" valign="top"><a id="a1ff4d7e8028cde0e2b94dc53b6142808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1ff4d7e8028cde0e2b94dc53b6142808">GPIO_D_DIR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc400 )</td></tr>
<tr class="memdesc:a1ff4d7e8028cde0e2b94dc53b6142808"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D data direction register. <br /></td></tr>
<tr class="separator:a1ff4d7e8028cde0e2b94dc53b6142808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52223a2b43a3d908a7463ab0ea455538"><td class="memItemLeft" align="right" valign="top"><a id="a52223a2b43a3d908a7463ab0ea455538"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a52223a2b43a3d908a7463ab0ea455538">GPIO_D_IS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc404 )</td></tr>
<tr class="memdesc:a52223a2b43a3d908a7463ab0ea455538"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Interrupt Sense register. <br /></td></tr>
<tr class="separator:a52223a2b43a3d908a7463ab0ea455538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09aa36c820a591d15ae0af1bf288117"><td class="memItemLeft" align="right" valign="top"><a id="ab09aa36c820a591d15ae0af1bf288117"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab09aa36c820a591d15ae0af1bf288117">GPIO_D_IBE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc408 )</td></tr>
<tr class="memdesc:ab09aa36c820a591d15ae0af1bf288117"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Interrupt Both-Edges register. <br /></td></tr>
<tr class="separator:ab09aa36c820a591d15ae0af1bf288117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d67c4ca7dbf3e922e926e1728778abb"><td class="memItemLeft" align="right" valign="top"><a id="a4d67c4ca7dbf3e922e926e1728778abb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4d67c4ca7dbf3e922e926e1728778abb">GPIO_D_IEV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc40c )</td></tr>
<tr class="memdesc:a4d67c4ca7dbf3e922e926e1728778abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Interrupt Event Register. <br /></td></tr>
<tr class="separator:a4d67c4ca7dbf3e922e926e1728778abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ca04e16d68ae6c67bcab4ee94d22e32"><td class="memItemLeft" align="right" valign="top"><a id="a2ca04e16d68ae6c67bcab4ee94d22e32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2ca04e16d68ae6c67bcab4ee94d22e32">GPIO_D_IE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc410 )</td></tr>
<tr class="memdesc:a2ca04e16d68ae6c67bcab4ee94d22e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Interrupt mask register. <br /></td></tr>
<tr class="separator:a2ca04e16d68ae6c67bcab4ee94d22e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc93211d42ecc3db432d0d85d8319d3"><td class="memItemLeft" align="right" valign="top"><a id="affc93211d42ecc3db432d0d85d8319d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#affc93211d42ecc3db432d0d85d8319d3">GPIO_D_RIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc414 )</td></tr>
<tr class="memdesc:affc93211d42ecc3db432d0d85d8319d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Raw Interrupt Status register. <br /></td></tr>
<tr class="separator:affc93211d42ecc3db432d0d85d8319d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a426180e83b3c9bca4e1e66131095a88d"><td class="memItemLeft" align="right" valign="top"><a id="a426180e83b3c9bca4e1e66131095a88d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a426180e83b3c9bca4e1e66131095a88d">GPIO_D_MIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc418 )</td></tr>
<tr class="memdesc:a426180e83b3c9bca4e1e66131095a88d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Masked Interrupt Status register. <br /></td></tr>
<tr class="separator:a426180e83b3c9bca4e1e66131095a88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0135e866b7ad90091b10927e9034446b"><td class="memItemLeft" align="right" valign="top"><a id="a0135e866b7ad90091b10927e9034446b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a0135e866b7ad90091b10927e9034446b">GPIO_D_IC</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc41c )</td></tr>
<tr class="memdesc:a0135e866b7ad90091b10927e9034446b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Interrupt Clear register. <br /></td></tr>
<tr class="separator:a0135e866b7ad90091b10927e9034446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a01ad01a075e263204e264752c56132"><td class="memItemLeft" align="right" valign="top"><a id="a9a01ad01a075e263204e264752c56132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9a01ad01a075e263204e264752c56132">GPIO_D_AFSEL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc420 )</td></tr>
<tr class="memdesc:a9a01ad01a075e263204e264752c56132"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Alternate Function / mode control select register. <br /></td></tr>
<tr class="separator:a9a01ad01a075e263204e264752c56132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1489d72634dedb5eb340b674c6ecf03"><td class="memItemLeft" align="right" valign="top"><a id="aa1489d72634dedb5eb340b674c6ecf03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa1489d72634dedb5eb340b674c6ecf03">GPIO_D_GPIOLOCK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc520 )</td></tr>
<tr class="memdesc:aa1489d72634dedb5eb340b674c6ecf03"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Lock register. <br /></td></tr>
<tr class="separator:aa1489d72634dedb5eb340b674c6ecf03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47d613dd2e4c73819a9fd7aeb418da0"><td class="memItemLeft" align="right" valign="top"><a id="ad47d613dd2e4c73819a9fd7aeb418da0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad47d613dd2e4c73819a9fd7aeb418da0">GPIO_D_GPIOCR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc524 )</td></tr>
<tr class="memdesc:ad47d613dd2e4c73819a9fd7aeb418da0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D Commit Register. <br /></td></tr>
<tr class="separator:ad47d613dd2e4c73819a9fd7aeb418da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255226ecd2e565262185ddfec1b2ebb0"><td class="memItemLeft" align="right" valign="top"><a id="a255226ecd2e565262185ddfec1b2ebb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a255226ecd2e565262185ddfec1b2ebb0">GPIO_D_PMUX</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc700 )</td></tr>
<tr class="memdesc:a255226ecd2e565262185ddfec1b2ebb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D The PMUX register. <br /></td></tr>
<tr class="separator:a255226ecd2e565262185ddfec1b2ebb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60df7a2eb144dd338d34b3d02ed9ae3d"><td class="memItemLeft" align="right" valign="top"><a id="a60df7a2eb144dd338d34b3d02ed9ae3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a60df7a2eb144dd338d34b3d02ed9ae3d">GPIO_D_P_EDGE_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc704 )</td></tr>
<tr class="memdesc:a60df7a2eb144dd338d34b3d02ed9ae3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D The Port Edge Control register. <br /></td></tr>
<tr class="separator:a60df7a2eb144dd338d34b3d02ed9ae3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c71c25157df1adf1fc6b813e30c2bc"><td class="memItemLeft" align="right" valign="top"><a id="a53c71c25157df1adf1fc6b813e30c2bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a53c71c25157df1adf1fc6b813e30c2bc">GPIO_D_PI_IEN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc710 )</td></tr>
<tr class="memdesc:a53c71c25157df1adf1fc6b813e30c2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D The Power-up Interrupt Enable register. <br /></td></tr>
<tr class="separator:a53c71c25157df1adf1fc6b813e30c2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1cfb6f28aafcf952de910121e9ccd9"><td class="memItemLeft" align="right" valign="top"><a id="a8b1cfb6f28aafcf952de910121e9ccd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a8b1cfb6f28aafcf952de910121e9ccd9">GPIO_D_IRQ_DETECT_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc718 )</td></tr>
<tr class="memdesc:a8b1cfb6f28aafcf952de910121e9ccd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D IRQ Detect ACK register. <br /></td></tr>
<tr class="separator:a8b1cfb6f28aafcf952de910121e9ccd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbdfbe2c2d8c97529239c306c923abfd"><td class="memItemLeft" align="right" valign="top"><a id="abbdfbe2c2d8c97529239c306c923abfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abbdfbe2c2d8c97529239c306c923abfd">GPIO_D_USB_IRQ_ACK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc71c )</td></tr>
<tr class="memdesc:abbdfbe2c2d8c97529239c306c923abfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D IRQ Detect ACK for USB. <br /></td></tr>
<tr class="separator:abbdfbe2c2d8c97529239c306c923abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5f98aacd04b27447a2cf706a484a0a"><td class="memItemLeft" align="right" valign="top"><a id="afb5f98aacd04b27447a2cf706a484a0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#afb5f98aacd04b27447a2cf706a484a0a">GPIO_D_IRQ_DETECT_UNMASK</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400dc720 )</td></tr>
<tr class="memdesc:afb5f98aacd04b27447a2cf706a484a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_D IRQ Detect ACK for masked interrupts. <br /></td></tr>
<tr class="separator:afb5f98aacd04b27447a2cf706a484a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42eaf84108205bf7ddbe4e1f1eb3943"><td class="memItemLeft" align="right" valign="top"><a id="ab42eaf84108205bf7ddbe4e1f1eb3943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab42eaf84108205bf7ddbe4e1f1eb3943">UDMA_STAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff000 )</td></tr>
<tr class="memdesc:ab42eaf84108205bf7ddbe4e1f1eb3943"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA status. <br /></td></tr>
<tr class="separator:ab42eaf84108205bf7ddbe4e1f1eb3943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4319542243c34e0b6c8c428978eb43f9"><td class="memItemLeft" align="right" valign="top"><a id="a4319542243c34e0b6c8c428978eb43f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4319542243c34e0b6c8c428978eb43f9">UDMA_CFG</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff004 )</td></tr>
<tr class="memdesc:a4319542243c34e0b6c8c428978eb43f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA configuration. <br /></td></tr>
<tr class="separator:a4319542243c34e0b6c8c428978eb43f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa31653cc45c57d88b97a67c25ca7ab"><td class="memItemLeft" align="right" valign="top"><a id="adaa31653cc45c57d88b97a67c25ca7ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#adaa31653cc45c57d88b97a67c25ca7ab">UDMA_CTLBASE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff008 )</td></tr>
<tr class="memdesc:adaa31653cc45c57d88b97a67c25ca7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel control base pointer. <br /></td></tr>
<tr class="separator:adaa31653cc45c57d88b97a67c25ca7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af548a1ff8481f3f9c2ca6251f9f7ea1b"><td class="memItemLeft" align="right" valign="top"><a id="af548a1ff8481f3f9c2ca6251f9f7ea1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af548a1ff8481f3f9c2ca6251f9f7ea1b">UDMA_ALTBASE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff00c )</td></tr>
<tr class="memdesc:af548a1ff8481f3f9c2ca6251f9f7ea1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA alternate channel control base pointer. <br /></td></tr>
<tr class="separator:af548a1ff8481f3f9c2ca6251f9f7ea1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add98ce1c0111d74ddcbe2f2dfebca7b2"><td class="memItemLeft" align="right" valign="top"><a id="add98ce1c0111d74ddcbe2f2dfebca7b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#add98ce1c0111d74ddcbe2f2dfebca7b2">UDMA_WAITSTAT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff010 )</td></tr>
<tr class="memdesc:add98ce1c0111d74ddcbe2f2dfebca7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel wait-on-request status. <br /></td></tr>
<tr class="separator:add98ce1c0111d74ddcbe2f2dfebca7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72e58ae4b094a0d2c375aa71ff828505"><td class="memItemLeft" align="right" valign="top"><a id="a72e58ae4b094a0d2c375aa71ff828505"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a72e58ae4b094a0d2c375aa71ff828505">UDMA_SWREQ</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff014 )</td></tr>
<tr class="memdesc:a72e58ae4b094a0d2c375aa71ff828505"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel software request. <br /></td></tr>
<tr class="separator:a72e58ae4b094a0d2c375aa71ff828505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b7ff36ae2aa59087166fc2445a5f86"><td class="memItemLeft" align="right" valign="top"><a id="a93b7ff36ae2aa59087166fc2445a5f86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a93b7ff36ae2aa59087166fc2445a5f86">UDMA_USEBURSTSET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff018 )</td></tr>
<tr class="memdesc:a93b7ff36ae2aa59087166fc2445a5f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel useburst set. <br /></td></tr>
<tr class="separator:a93b7ff36ae2aa59087166fc2445a5f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54570c67d2b37e5750c87393663d19e8"><td class="memItemLeft" align="right" valign="top"><a id="a54570c67d2b37e5750c87393663d19e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a54570c67d2b37e5750c87393663d19e8">UDMA_USEBURSTCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff01c )</td></tr>
<tr class="memdesc:a54570c67d2b37e5750c87393663d19e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel useburst clear. <br /></td></tr>
<tr class="separator:a54570c67d2b37e5750c87393663d19e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefbeb3ff10b0d9388631bd4b0f4fae5"><td class="memItemLeft" align="right" valign="top"><a id="abefbeb3ff10b0d9388631bd4b0f4fae5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abefbeb3ff10b0d9388631bd4b0f4fae5">UDMA_REQMASKSET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff020 )</td></tr>
<tr class="memdesc:abefbeb3ff10b0d9388631bd4b0f4fae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel request mask set. <br /></td></tr>
<tr class="separator:abefbeb3ff10b0d9388631bd4b0f4fae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf39ed430bce60aff19ce8115120751"><td class="memItemLeft" align="right" valign="top"><a id="a9bf39ed430bce60aff19ce8115120751"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9bf39ed430bce60aff19ce8115120751">UDMA_REQMASKCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff024 )</td></tr>
<tr class="memdesc:a9bf39ed430bce60aff19ce8115120751"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel request mask clear. <br /></td></tr>
<tr class="separator:a9bf39ed430bce60aff19ce8115120751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864bbe5457eab3890f39e838dd0faebc"><td class="memItemLeft" align="right" valign="top"><a id="a864bbe5457eab3890f39e838dd0faebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a864bbe5457eab3890f39e838dd0faebc">UDMA_ENASET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff028 )</td></tr>
<tr class="memdesc:a864bbe5457eab3890f39e838dd0faebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel enable set. <br /></td></tr>
<tr class="separator:a864bbe5457eab3890f39e838dd0faebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6083ee9273019db8454bc298c3673e0"><td class="memItemLeft" align="right" valign="top"><a id="ad6083ee9273019db8454bc298c3673e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ad6083ee9273019db8454bc298c3673e0">UDMA_ENACLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff02c )</td></tr>
<tr class="memdesc:ad6083ee9273019db8454bc298c3673e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel enable clear. <br /></td></tr>
<tr class="separator:ad6083ee9273019db8454bc298c3673e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94840220d20a5befb242b02ad5c5faf"><td class="memItemLeft" align="right" valign="top"><a id="aa94840220d20a5befb242b02ad5c5faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa94840220d20a5befb242b02ad5c5faf">UDMA_ALTSET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff030 )</td></tr>
<tr class="memdesc:aa94840220d20a5befb242b02ad5c5faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel primary alternate set. <br /></td></tr>
<tr class="separator:aa94840220d20a5befb242b02ad5c5faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297a23ad50e4111b1fbd0690c4c4a1c2"><td class="memItemLeft" align="right" valign="top"><a id="a297a23ad50e4111b1fbd0690c4c4a1c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a297a23ad50e4111b1fbd0690c4c4a1c2">UDMA_ALTCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff034 )</td></tr>
<tr class="memdesc:a297a23ad50e4111b1fbd0690c4c4a1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel primary alternate clear. <br /></td></tr>
<tr class="separator:a297a23ad50e4111b1fbd0690c4c4a1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616a171071e25adf3b2ffb37b3c4e31b"><td class="memItemLeft" align="right" valign="top"><a id="a616a171071e25adf3b2ffb37b3c4e31b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a616a171071e25adf3b2ffb37b3c4e31b">UDMA_PRIOSET</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff038 )</td></tr>
<tr class="memdesc:a616a171071e25adf3b2ffb37b3c4e31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel priority set. <br /></td></tr>
<tr class="separator:a616a171071e25adf3b2ffb37b3c4e31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4551274bc3f8c607d10e7407030a043d"><td class="memItemLeft" align="right" valign="top"><a id="a4551274bc3f8c607d10e7407030a043d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4551274bc3f8c607d10e7407030a043d">UDMA_PRIOCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff03c )</td></tr>
<tr class="memdesc:a4551274bc3f8c607d10e7407030a043d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel priority clear. <br /></td></tr>
<tr class="separator:a4551274bc3f8c607d10e7407030a043d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1faac050767fa7399b52d21ecbeace7b"><td class="memItemLeft" align="right" valign="top"><a id="a1faac050767fa7399b52d21ecbeace7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1faac050767fa7399b52d21ecbeace7b">UDMA_ERRCLR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff04c )</td></tr>
<tr class="memdesc:a1faac050767fa7399b52d21ecbeace7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA bus error clear. <br /></td></tr>
<tr class="separator:a1faac050767fa7399b52d21ecbeace7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99c817c1f9e0a5863b590a443d6970"><td class="memItemLeft" align="right" valign="top"><a id="a3c99c817c1f9e0a5863b590a443d6970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3c99c817c1f9e0a5863b590a443d6970">UDMA_CHASGN</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff500 )</td></tr>
<tr class="memdesc:a3c99c817c1f9e0a5863b590a443d6970"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel assignment. <br /></td></tr>
<tr class="separator:a3c99c817c1f9e0a5863b590a443d6970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa31e0f4a3bf036bb6350e642dc10e7bb"><td class="memItemLeft" align="right" valign="top"><a id="aa31e0f4a3bf036bb6350e642dc10e7bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa31e0f4a3bf036bb6350e642dc10e7bb">UDMA_CHIS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff504 )</td></tr>
<tr class="memdesc:aa31e0f4a3bf036bb6350e642dc10e7bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel interrupt status. <br /></td></tr>
<tr class="separator:aa31e0f4a3bf036bb6350e642dc10e7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9541afa3b9eddbc3767c47f76f295ab"><td class="memItemLeft" align="right" valign="top"><a id="ab9541afa3b9eddbc3767c47f76f295ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#ab9541afa3b9eddbc3767c47f76f295ab">UDMA_CHMAP0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff510 )</td></tr>
<tr class="memdesc:ab9541afa3b9eddbc3767c47f76f295ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel map select 0. <br /></td></tr>
<tr class="separator:ab9541afa3b9eddbc3767c47f76f295ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d61d2a37cd43e5605cf84a711b2d8c"><td class="memItemLeft" align="right" valign="top"><a id="a12d61d2a37cd43e5605cf84a711b2d8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a12d61d2a37cd43e5605cf84a711b2d8c">UDMA_CHMAP1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff514 )</td></tr>
<tr class="memdesc:a12d61d2a37cd43e5605cf84a711b2d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel map select 1. <br /></td></tr>
<tr class="separator:a12d61d2a37cd43e5605cf84a711b2d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a8e67e9254d976dad62d4f09bacb07"><td class="memItemLeft" align="right" valign="top"><a id="a73a8e67e9254d976dad62d4f09bacb07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a73a8e67e9254d976dad62d4f09bacb07">UDMA_CHMAP2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff518 )</td></tr>
<tr class="memdesc:a73a8e67e9254d976dad62d4f09bacb07"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel map select 2. <br /></td></tr>
<tr class="separator:a73a8e67e9254d976dad62d4f09bacb07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf0a536c97e2a18bb66d39b09a70fa4"><td class="memItemLeft" align="right" valign="top"><a id="abdf0a536c97e2a18bb66d39b09a70fa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#abdf0a536c97e2a18bb66d39b09a70fa4">UDMA_CHMAP3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400ff51c )</td></tr>
<tr class="memdesc:abdf0a536c97e2a18bb66d39b09a70fa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel map select 3. <br /></td></tr>
<tr class="separator:abdf0a536c97e2a18bb66d39b09a70fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4a66b4a4db0479bc139fd8b703303a"><td class="memItemLeft" align="right" valign="top"><a id="a7f4a66b4a4db0479bc139fd8b703303a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7f4a66b4a4db0479bc139fd8b703303a">PKA_APTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004000 )</td></tr>
<tr class="memdesc:a7f4a66b4a4db0479bc139fd8b703303a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector A address. <br /></td></tr>
<tr class="separator:a7f4a66b4a4db0479bc139fd8b703303a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af483a70f0f37107b3ed46a548c34216e"><td class="memItemLeft" align="right" valign="top"><a id="af483a70f0f37107b3ed46a548c34216e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af483a70f0f37107b3ed46a548c34216e">PKA_BPTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004004 )</td></tr>
<tr class="memdesc:af483a70f0f37107b3ed46a548c34216e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector B address. <br /></td></tr>
<tr class="separator:af483a70f0f37107b3ed46a548c34216e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c67edcf595d6f6e26ca58d36651f3ec"><td class="memItemLeft" align="right" valign="top"><a id="a1c67edcf595d6f6e26ca58d36651f3ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a1c67edcf595d6f6e26ca58d36651f3ec">PKA_CPTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004008 )</td></tr>
<tr class="memdesc:a1c67edcf595d6f6e26ca58d36651f3ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector C address. <br /></td></tr>
<tr class="separator:a1c67edcf595d6f6e26ca58d36651f3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5f3825805cb6ba3f6412d00efbdc85"><td class="memItemLeft" align="right" valign="top"><a id="a3c5f3825805cb6ba3f6412d00efbdc85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3c5f3825805cb6ba3f6412d00efbdc85">PKA_DPTR</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4400400c )</td></tr>
<tr class="memdesc:a3c5f3825805cb6ba3f6412d00efbdc85"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector D address. <br /></td></tr>
<tr class="separator:a3c5f3825805cb6ba3f6412d00efbdc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c37ecce2b522e31d70f65410eb990a4"><td class="memItemLeft" align="right" valign="top"><a id="a7c37ecce2b522e31d70f65410eb990a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7c37ecce2b522e31d70f65410eb990a4">PKA_ALENGTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004010 )</td></tr>
<tr class="memdesc:a7c37ecce2b522e31d70f65410eb990a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector A length. <br /></td></tr>
<tr class="separator:a7c37ecce2b522e31d70f65410eb990a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7424f35fc3a661f86b8d0f0bff32c7a2"><td class="memItemLeft" align="right" valign="top"><a id="a7424f35fc3a661f86b8d0f0bff32c7a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7424f35fc3a661f86b8d0f0bff32c7a2">PKA_BLENGTH</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004014 )</td></tr>
<tr class="memdesc:a7424f35fc3a661f86b8d0f0bff32c7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA vector B length. <br /></td></tr>
<tr class="separator:a7424f35fc3a661f86b8d0f0bff32c7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83ef73ec1d088914edc682fe0f87047"><td class="memItemLeft" align="right" valign="top"><a id="af83ef73ec1d088914edc682fe0f87047"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af83ef73ec1d088914edc682fe0f87047">PKA_SHIFT</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004018 )</td></tr>
<tr class="memdesc:af83ef73ec1d088914edc682fe0f87047"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA bit shift value. <br /></td></tr>
<tr class="separator:af83ef73ec1d088914edc682fe0f87047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f826195ddf08e8337f33b5ffad40e8"><td class="memItemLeft" align="right" valign="top"><a id="a52f826195ddf08e8337f33b5ffad40e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a52f826195ddf08e8337f33b5ffad40e8">PKA_FUNCTION</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4400401c )</td></tr>
<tr class="memdesc:a52f826195ddf08e8337f33b5ffad40e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA function. <br /></td></tr>
<tr class="separator:a52f826195ddf08e8337f33b5ffad40e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa68a12c804515f3e779ae54af8b31548"><td class="memItemLeft" align="right" valign="top"><a id="aa68a12c804515f3e779ae54af8b31548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#aa68a12c804515f3e779ae54af8b31548">PKA_COMPARE</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004020 )</td></tr>
<tr class="memdesc:aa68a12c804515f3e779ae54af8b31548"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA compare result. <br /></td></tr>
<tr class="separator:aa68a12c804515f3e779ae54af8b31548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630db2d930b152d6ed4973f86cd90ebf"><td class="memItemLeft" align="right" valign="top"><a id="a630db2d930b152d6ed4973f86cd90ebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a630db2d930b152d6ed4973f86cd90ebf">PKA_MSW</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004024 )</td></tr>
<tr class="memdesc:a630db2d930b152d6ed4973f86cd90ebf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA most-significant-word of result vector. <br /></td></tr>
<tr class="separator:a630db2d930b152d6ed4973f86cd90ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b1782ed9df883ddc674469ebbee42e"><td class="memItemLeft" align="right" valign="top"><a id="a44b1782ed9df883ddc674469ebbee42e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a44b1782ed9df883ddc674469ebbee42e">PKA_DIVMSW</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44004028 )</td></tr>
<tr class="memdesc:a44b1782ed9df883ddc674469ebbee42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA most-significant-word of divide remainder. <br /></td></tr>
<tr class="separator:a44b1782ed9df883ddc674469ebbee42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4160fefeaf58d7a3a02353a90164700b"><td class="memItemLeft" align="right" valign="top"><a id="a4160fefeaf58d7a3a02353a90164700b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4160fefeaf58d7a3a02353a90164700b">PKA_SEQ_CTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x440040c8 )</td></tr>
<tr class="memdesc:a4160fefeaf58d7a3a02353a90164700b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA sequencer control and status register. <br /></td></tr>
<tr class="separator:a4160fefeaf58d7a3a02353a90164700b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcd4ead054a48b6adb5a5a9ce3b8027"><td class="memItemLeft" align="right" valign="top"><a id="a2bcd4ead054a48b6adb5a5a9ce3b8027"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2bcd4ead054a48b6adb5a5a9ce3b8027">PKA_OPTIONS</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x440040f4 )</td></tr>
<tr class="memdesc:a2bcd4ead054a48b6adb5a5a9ce3b8027"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA hardware options register. <br /></td></tr>
<tr class="separator:a2bcd4ead054a48b6adb5a5a9ce3b8027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a645970e348d2e75a9e9d195feaf6f97c"><td class="memItemLeft" align="right" valign="top"><a id="a645970e348d2e75a9e9d195feaf6f97c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a645970e348d2e75a9e9d195feaf6f97c">PKA_SW_REV</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x440040f8 )</td></tr>
<tr class="memdesc:a645970e348d2e75a9e9d195feaf6f97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA firmware revision and capabilities register. <br /></td></tr>
<tr class="separator:a645970e348d2e75a9e9d195feaf6f97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ac882eb64e418df64efcd992e66175"><td class="memItemLeft" align="right" valign="top"><a id="a08ac882eb64e418df64efcd992e66175"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a08ac882eb64e418df64efcd992e66175">PKA_REVISION</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x440040fc )</td></tr>
<tr class="memdesc:a08ac882eb64e418df64efcd992e66175"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKA hardware revision register. <br /></td></tr>
<tr class="separator:a08ac882eb64e418df64efcd992e66175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da6951faf2acebbf082365921d3958b"><td class="memItemLeft" align="right" valign="top"><a id="a2da6951faf2acebbf082365921d3958b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a2da6951faf2acebbf082365921d3958b">CCTEST_IO</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010000 )</td></tr>
<tr class="memdesc:a2da6951faf2acebbf082365921d3958b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output strength control. <br /></td></tr>
<tr class="separator:a2da6951faf2acebbf082365921d3958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844d5bfc49191aed001a152a43cc1bc5"><td class="memItemLeft" align="right" valign="top"><a id="a844d5bfc49191aed001a152a43cc1bc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a844d5bfc49191aed001a152a43cc1bc5">CCTEST_OBSSEL0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010014 )</td></tr>
<tr class="memdesc:a844d5bfc49191aed001a152a43cc1bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 0. <br /></td></tr>
<tr class="separator:a844d5bfc49191aed001a152a43cc1bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679ad73d3315ea1ba7f3f7d79312f896"><td class="memItemLeft" align="right" valign="top"><a id="a679ad73d3315ea1ba7f3f7d79312f896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a679ad73d3315ea1ba7f3f7d79312f896">CCTEST_OBSSEL1</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010018 )</td></tr>
<tr class="memdesc:a679ad73d3315ea1ba7f3f7d79312f896"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 1. <br /></td></tr>
<tr class="separator:a679ad73d3315ea1ba7f3f7d79312f896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c90421481f16bc4cb471e30cc5fc81"><td class="memItemLeft" align="right" valign="top"><a id="af2c90421481f16bc4cb471e30cc5fc81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#af2c90421481f16bc4cb471e30cc5fc81">CCTEST_OBSSEL2</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4401001c )</td></tr>
<tr class="memdesc:af2c90421481f16bc4cb471e30cc5fc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 2. <br /></td></tr>
<tr class="separator:af2c90421481f16bc4cb471e30cc5fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d7d621b96f9d6af794fa20d36b24d3"><td class="memItemLeft" align="right" valign="top"><a id="a75d7d621b96f9d6af794fa20d36b24d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a75d7d621b96f9d6af794fa20d36b24d3">CCTEST_OBSSEL3</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010020 )</td></tr>
<tr class="memdesc:a75d7d621b96f9d6af794fa20d36b24d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 3. <br /></td></tr>
<tr class="separator:a75d7d621b96f9d6af794fa20d36b24d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="memItemLeft" align="right" valign="top"><a id="a3af6b6ffcf717299bfdb76f4bed6f4c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3af6b6ffcf717299bfdb76f4bed6f4c1">CCTEST_OBSSEL4</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010024 )</td></tr>
<tr class="memdesc:a3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 4. <br /></td></tr>
<tr class="separator:a3af6b6ffcf717299bfdb76f4bed6f4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fff628e4c5b8bf1e0be574acbc2bf34"><td class="memItemLeft" align="right" valign="top"><a id="a9fff628e4c5b8bf1e0be574acbc2bf34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a9fff628e4c5b8bf1e0be574acbc2bf34">CCTEST_OBSSEL5</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010028 )</td></tr>
<tr class="memdesc:a9fff628e4c5b8bf1e0be574acbc2bf34"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 5. <br /></td></tr>
<tr class="separator:a9fff628e4c5b8bf1e0be574acbc2bf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff9947bf84ce8ea5a7cbffd891baba6"><td class="memItemLeft" align="right" valign="top"><a id="a4ff9947bf84ce8ea5a7cbffd891baba6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a4ff9947bf84ce8ea5a7cbffd891baba6">CCTEST_OBSSEL6</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x4401002c )</td></tr>
<tr class="memdesc:a4ff9947bf84ce8ea5a7cbffd891baba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 6. <br /></td></tr>
<tr class="separator:a4ff9947bf84ce8ea5a7cbffd891baba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1ef271f617683a941c8002fe59d9e9"><td class="memItemLeft" align="right" valign="top"><a id="a7e1ef271f617683a941c8002fe59d9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a7e1ef271f617683a941c8002fe59d9e9">CCTEST_OBSSEL7</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010030 )</td></tr>
<tr class="memdesc:a7e1ef271f617683a941c8002fe59d9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Select output signal on observation output 7. <br /></td></tr>
<tr class="separator:a7e1ef271f617683a941c8002fe59d9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740aa509b1716717b3b1e3f94abd7e07"><td class="memItemLeft" align="right" valign="top"><a id="a740aa509b1716717b3b1e3f94abd7e07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a740aa509b1716717b3b1e3f94abd7e07">CCTEST_TR0</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010034 )</td></tr>
<tr class="memdesc:a740aa509b1716717b3b1e3f94abd7e07"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST Test register 0. <br /></td></tr>
<tr class="separator:a740aa509b1716717b3b1e3f94abd7e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e25bc0b82d6daceaf36a8835627eb5e"><td class="memItemLeft" align="right" valign="top"><a id="a3e25bc0b82d6daceaf36a8835627eb5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cc2538_8h.html#a3e25bc0b82d6daceaf36a8835627eb5e">CCTEST_USBCTRL</a>&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x44010050 )</td></tr>
<tr class="memdesc:a3e25bc0b82d6daceaf36a8835627eb5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCTEST USB PHY stand-by control. <br /></td></tr>
<tr class="separator:a3e25bc0b82d6daceaf36a8835627eb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="af118eaf36a85b5c5595b4d4a7aed8f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af118eaf36a85b5c5595b4d4a7aed8f87">&#9670;&nbsp;</a></span>IEEE_ADDR_MSWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IEEE_ADDR_MSWORD&#160;&#160;&#160;( *(const uint32_t*)0x00280028 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CMSIS includes. </p>
<p>Most-significant 32 bits of the IEEE address </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00121">121</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a9f772a4e4924c519f5b96a5ad22b70cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f772a4e4924c519f5b96a5ad22b70cb">&#9670;&nbsp;</a></span>IOC_CLK_SSI_SSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_CLK_SSI_SSI0&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d410c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI0 CLK. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00647">647</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a06f162765f4ac6ff44c687bb6ecd07ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06f162765f4ac6ff44c687bb6ecd07ad">&#9670;&nbsp;</a></span>IOC_CLK_SSI_SSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_CLK_SSI_SSI1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d411c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI1 CLK. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00651">651</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="af709fbc82ba74c8a8aa1c1dea3d567b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af709fbc82ba74c8a8aa1c1dea3d567b2">&#9670;&nbsp;</a></span>IOC_CLK_SSIIN_SSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_CLK_SSIIN_SSI0&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4118 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI0 CLK_SSIN. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00650">650</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ae0708d900daa0f5c2a0a4671a56d4e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0708d900daa0f5c2a0a4671a56d4e3f">&#9670;&nbsp;</a></span>IOC_CLK_SSIIN_SSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_CLK_SSIIN_SSI1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4128 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI1 CLK_SSIN. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00654">654</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="af7612abe3e79c717460ee2949b9c8e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7612abe3e79c717460ee2949b9c8e94">&#9670;&nbsp;</a></span>IOC_GPT0OCP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT0OCP1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4134 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT0OCP1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00657">657</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa7881699328864e8c5bd56282d40d937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7881699328864e8c5bd56282d40d937">&#9670;&nbsp;</a></span>IOC_GPT0OCP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT0OCP2&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4138 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT0OCP2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00658">658</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="acd6e47340673714d9f1403c1c2575827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6e47340673714d9f1403c1c2575827">&#9670;&nbsp;</a></span>IOC_GPT1OCP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT1OCP1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d413c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT1OCP1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00659">659</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa1b271870de46ca5c8b7fc0650c28b01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b271870de46ca5c8b7fc0650c28b01">&#9670;&nbsp;</a></span>IOC_GPT1OCP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT1OCP2&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4140 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT1OCP2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00660">660</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="acbbe2d8a38fb9a24f567bf47141396ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbe2d8a38fb9a24f567bf47141396ad">&#9670;&nbsp;</a></span>IOC_GPT2OCP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT2OCP1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4144 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT2OCP1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00661">661</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="af84c4357c0d5109aa81730673985dbec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af84c4357c0d5109aa81730673985dbec">&#9670;&nbsp;</a></span>IOC_GPT2OCP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT2OCP2&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4148 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT2OCP2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00662">662</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a9603e364e84657b7e645cb8c5014df6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9603e364e84657b7e645cb8c5014df6a">&#9670;&nbsp;</a></span>IOC_GPT3OCP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT3OCP1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d414c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT3OCP1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00663">663</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a72c5993464a86291ccb9ab64ac87dfc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c5993464a86291ccb9ab64ac87dfc2">&#9670;&nbsp;</a></span>IOC_GPT3OCP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_GPT3OCP2&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4150 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for GPT3OCP2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00664">664</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a3f32dd9702a2b9d976d1986797e3f95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f32dd9702a2b9d976d1986797e3f95d">&#9670;&nbsp;</a></span>IOC_I2CMSSCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_I2CMSSCL&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4130 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for I2C SCL. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00656">656</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a1ec18c680a8ca142af67e0c4ac0ae471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec18c680a8ca142af67e0c4ac0ae471">&#9670;&nbsp;</a></span>IOC_I2CMSSDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_I2CMSSDA&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d412c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for I2C SDA. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00655">655</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="acf220f7add10de4d72ed3139cdff6a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf220f7add10de4d72ed3139cdff6a1a">&#9670;&nbsp;</a></span>IOC_PA0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA0_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4080 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA0. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00612">612</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a0d714b1e577994e3e4d3fe42d3346d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d714b1e577994e3e4d3fe42d3346d97">&#9670;&nbsp;</a></span>IOC_PA1_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA1_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4084 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00613">613</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a28ab1c81b1a2171d2e2b70487e6891b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ab1c81b1a2171d2e2b70487e6891b6">&#9670;&nbsp;</a></span>IOC_PA2_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA2_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4088 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00614">614</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a2ea0e5c130fba779bd58dad624956085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea0e5c130fba779bd58dad624956085">&#9670;&nbsp;</a></span>IOC_PA3_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA3_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d408c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA3. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00615">615</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ae3bd20996a8182d4f7ed9329f0d61cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3bd20996a8182d4f7ed9329f0d61cfc">&#9670;&nbsp;</a></span>IOC_PA4_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA4_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4090 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA4. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00616">616</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa43c074ec2f560135ddd8bbc365c0e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43c074ec2f560135ddd8bbc365c0e4e">&#9670;&nbsp;</a></span>IOC_PA5_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA5_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4094 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA5. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00617">617</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a568518cbea2be373bbbcfedab4fe8922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568518cbea2be373bbbcfedab4fe8922">&#9670;&nbsp;</a></span>IOC_PA6_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA6_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4098 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA6. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00618">618</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a896ebb4eef7d37821b5aff7b37616020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896ebb4eef7d37821b5aff7b37616020">&#9670;&nbsp;</a></span>IOC_PA7_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PA7_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d409c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PA7. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00619">619</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a4672478a51a0189ededa7e99d15ff949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4672478a51a0189ededa7e99d15ff949">&#9670;&nbsp;</a></span>IOC_PB0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB0_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB0. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00620">620</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a1f8226976bfcfa1633e79a3d3208ca18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8226976bfcfa1633e79a3d3208ca18">&#9670;&nbsp;</a></span>IOC_PB1_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB1_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00621">621</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a6b693b8b3dd6d8288be2c2cd61d5fb36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b693b8b3dd6d8288be2c2cd61d5fb36">&#9670;&nbsp;</a></span>IOC_PB2_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB2_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40a8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00622">622</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a9106141318136dda7a5f439d96d881f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9106141318136dda7a5f439d96d881f2">&#9670;&nbsp;</a></span>IOC_PB3_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB3_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40ac )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB3. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00623">623</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a10025ed81891c416bd5dd734075cbc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10025ed81891c416bd5dd734075cbc6b">&#9670;&nbsp;</a></span>IOC_PB4_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB4_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB4. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00624">624</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a06364db5148a318ecee07afc86fe3284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06364db5148a318ecee07afc86fe3284">&#9670;&nbsp;</a></span>IOC_PB5_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB5_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB5. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00625">625</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a995584f81c3b33c8436edd712a0f4131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995584f81c3b33c8436edd712a0f4131">&#9670;&nbsp;</a></span>IOC_PB6_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB6_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40b8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB6. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00626">626</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa0333ffbe0b28d4bcd80a3d822956162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0333ffbe0b28d4bcd80a3d822956162">&#9670;&nbsp;</a></span>IOC_PB7_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PB7_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40bc )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PB7. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00627">627</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a05abf47bc2e44a13e788cca4c7c5506c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05abf47bc2e44a13e788cca4c7c5506c">&#9670;&nbsp;</a></span>IOC_PC0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC0_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC0. </p>
<p>PC0 has high drive capability. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00628">628</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a0167c87b747a5b851a19fa1f52df8da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0167c87b747a5b851a19fa1f52df8da3">&#9670;&nbsp;</a></span>IOC_PC1_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC1_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC1. </p>
<p>PC1 has high drive capability. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00629">629</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ab50725b6bf83aac1a94a1c8179f0f922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50725b6bf83aac1a94a1c8179f0f922">&#9670;&nbsp;</a></span>IOC_PC2_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC2_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40c8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC2. </p>
<p>PC2 has high drive capability. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00630">630</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a4a6441ca11038b6a65d53ff1c8728dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a6441ca11038b6a65d53ff1c8728dda">&#9670;&nbsp;</a></span>IOC_PC3_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC3_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40cc )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC3. </p>
<p>PC3 has high drive capability. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00631">631</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a9e4ca4b12987bf07e1937d2cc134b1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4ca4b12987bf07e1937d2cc134b1c5">&#9670;&nbsp;</a></span>IOC_PC4_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC4_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC4. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00632">632</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a8d642924ac66c9342c878a10da507f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d642924ac66c9342c878a10da507f1e">&#9670;&nbsp;</a></span>IOC_PC5_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC5_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC5. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00633">633</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a2ff26af00dacbd0e658f00c2726bfe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff26af00dacbd0e658f00c2726bfe2f">&#9670;&nbsp;</a></span>IOC_PC6_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC6_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40d8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC6. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00634">634</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="af2822a43f36b417f17df6053e53cbcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2822a43f36b417f17df6053e53cbcef">&#9670;&nbsp;</a></span>IOC_PC7_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PC7_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40dc )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PC7. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00635">635</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a53071b1f12c2da14eafac3ae4fa6de66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53071b1f12c2da14eafac3ae4fa6de66">&#9670;&nbsp;</a></span>IOC_PD0_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD0_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD0. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00636">636</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a0a8f891d4c9255ea7b04a8d7c2e93352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8f891d4c9255ea7b04a8d7c2e93352">&#9670;&nbsp;</a></span>IOC_PD1_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD1_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD1. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00637">637</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a7b18a24570ed5262ed06845885351b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b18a24570ed5262ed06845885351b3d">&#9670;&nbsp;</a></span>IOC_PD2_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD2_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40e8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD2. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00638">638</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a44cd622f3fe366f2d6038582091b32dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44cd622f3fe366f2d6038582091b32dd">&#9670;&nbsp;</a></span>IOC_PD3_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD3_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40ec )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD3. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00639">639</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aced534c45567e5dd17f1106c43e900b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced534c45567e5dd17f1106c43e900b8">&#9670;&nbsp;</a></span>IOC_PD4_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD4_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f0 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD4. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00640">640</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a4b00c038dfeb4c69388ac2ef831fffd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b00c038dfeb4c69388ac2ef831fffd0">&#9670;&nbsp;</a></span>IOC_PD5_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD5_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD5. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00641">641</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a3da8e09a15886a92e2e0828e598f778e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3da8e09a15886a92e2e0828e598f778e">&#9670;&nbsp;</a></span>IOC_PD6_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD6_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40f8 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD6. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00642">642</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ab78e87c118d546706e052648d20ac7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78e87c118d546706e052648d20ac7e5">&#9670;&nbsp;</a></span>IOC_PD7_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_PD7_OVER&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d40fc )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override configuration register for PD7. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00643">643</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa549b1922e660db902a14df6e7e540cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa549b1922e660db902a14df6e7e540cc">&#9670;&nbsp;</a></span>IOC_SSIFSSIN_SSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_SSIFSSIN_SSI0&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4114 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI0 FSSIN. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00649">649</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a1e6a9e556a4a00124c3723691a9fbc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6a9e556a4a00124c3723691a9fbc1b">&#9670;&nbsp;</a></span>IOC_SSIFSSIN_SSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_SSIFSSIN_SSI1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4124 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI1 FSSIN. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00653">653</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a434533dd07c321e2b1a0ea20421d9d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434533dd07c321e2b1a0ea20421d9d53">&#9670;&nbsp;</a></span>IOC_SSIRXD_SSI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_SSIRXD_SSI0&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4110 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI0 RX. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00648">648</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ad6d07f1250e9bc19c4faa9e636b6ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d07f1250e9bc19c4faa9e636b6ec16">&#9670;&nbsp;</a></span>IOC_SSIRXD_SSI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_SSIRXD_SSI1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4120 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for SSI1 RX. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00652">652</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa2cde46dee201838617c4f8e9ac6a545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cde46dee201838617c4f8e9ac6a545">&#9670;&nbsp;</a></span>IOC_UARTCTS_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_UARTCTS_UART1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4104 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for UART1 CTS. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00645">645</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a4a54269193c1ab1998cea67eaee60d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a54269193c1ab1998cea67eaee60d69">&#9670;&nbsp;</a></span>IOC_UARTRXD_UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_UARTRXD_UART0&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4100 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for UART0 RX. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00644">644</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="afb396f5ae7d60496123e5c05f4e0da3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb396f5ae7d60496123e5c05f4e0da3a">&#9670;&nbsp;</a></span>IOC_UARTRXD_UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOC_UARTRXD_UART1&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d4108 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Pin selection for UART1 RX. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00646">646</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="aa5aafb0561ce6293096ece5bff9f8cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aafb0561ce6293096ece5bff9f8cb3">&#9670;&nbsp;</a></span>SSI0_DMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI0_DMACTL&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40008024 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSI0 uDMA Control Register. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00150">150</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a0a0166a50d764a621900fb9601cb1ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a0166a50d764a621900fb9601cb1ae3">&#9670;&nbsp;</a></span>SSI1_DMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSI1_DMACTL&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x40009024 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SSI1 uDMA Control Register. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00161">161</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a08159b026ae1af7d3b45ee0dcc216956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08159b026ae1af7d3b45ee0dcc216956">&#9670;&nbsp;</a></span>SYS_CTRL_CLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_CLD&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2080 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register controls the clock loss detection feature. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00567">567</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a1adf4bbf8d1cf5137ab35c893b6eddf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adf4bbf8d1cf5137ab35c893b6eddf9">&#9670;&nbsp;</a></span>SYS_CTRL_EMUOVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_EMUOVR&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d20b4 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register defines the emulator override controls for power mode and peripheral clock gate. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00573">573</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a98d81285c35df70165104e2a66aed95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98d81285c35df70165104e2a66aed95f">&#9670;&nbsp;</a></span>SYS_CTRL_I_MAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_I_MAP&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2098 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register selects which interrupt map to be used. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00569">569</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a619e888d1ab591b40cece0405f19a7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a619e888d1ab591b40cece0405f19a7d0">&#9670;&nbsp;</a></span>SYS_CTRL_IWE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_IWE&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2094 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This register controls interrupt wake-up. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00568">568</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ad5dc8e37206d5bcd4f14030401136453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dc8e37206d5bcd4f14030401136453">&#9670;&nbsp;</a></span>SYS_CTRL_PMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_PMCTL&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2058 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power mode. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00564">564</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ad48b6870784dfd6f35306a8d2860fb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48b6870784dfd6f35306a8d2860fb8c">&#9670;&nbsp;</a></span>SYS_CTRL_SRCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRCRC&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d205c )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC on state retention. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00565">565</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ae3621e13d9d733dea912082fc417edb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3621e13d9d733dea912082fc417edb9">&#9670;&nbsp;</a></span>SYS_CTRL_SRGPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRGPT&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2014 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for GPT[3:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00547">547</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a19b9a3d6a4e8188ad70e8c09a1c1222f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19b9a3d6a4e8188ad70e8c09a1c1222f">&#9670;&nbsp;</a></span>SYS_CTRL_SRI2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRI2C&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2044 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for I2C. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00559">559</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a1c042fd8cbdde872858499ddb8e4710b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c042fd8cbdde872858499ddb8e4710b">&#9670;&nbsp;</a></span>SYS_CTRL_SRSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRSEC&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2054 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for the security module. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00563">563</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="ad579fd0fc85798f56a3807105e836bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad579fd0fc85798f56a3807105e836bde">&#9670;&nbsp;</a></span>SYS_CTRL_SRSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRSSI&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2024 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for SSI[1:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00551">551</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
<a id="a590409462f239db0ea82e5af01f1844e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590409462f239db0ea82e5af01f1844e">&#9670;&nbsp;</a></span>SYS_CTRL_SRUART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS_CTRL_SRUART&#160;&#160;&#160;( *(<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>*)0x400d2034 )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset for UART[1:0]. </p>

<p class="definition">Definition at line <a class="el" href="cc2538_8h_source.html#l00555">555</a> of file <a class="el" href="cc2538_8h_source.html">cc2538.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Thu Jul 2 2020 17:48:19 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.13</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
