

================================================================
== Vivado HLS Report for 'BitShift'
================================================================
* Date:           Thu Oct 18 19:38:51 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        BitShift
* Solution:       solution1
* Product family: qkintexu
* Target device:  xqku115-rlf1924-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: a_V_addr_1 (18)  [1/1] 0.00ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:15  %a_V_addr_1 = getelementptr [2 x i18]* %a_V, i64 0, i64 1

ST_1: a_V_load_1 (19)  [2/2] 2.39ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:16  %a_V_load_1 = load i18* %a_V_addr_1, align 4


 <State 2>: 2.39ns
ST_2: a_V_addr (6)  [1/1] 0.00ns
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:3  %a_V_addr = getelementptr [2 x i18]* %a_V, i64 0, i64 0

ST_2: a_V_load (8)  [2/2] 2.39ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:5  %a_V_load = load i18* %a_V_addr, align 4

ST_2: a_V_load_1 (19)  [1/2] 2.39ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:16  %a_V_load_1 = load i18* %a_V_addr_1, align 4


 <State 3>: 7.74ns
ST_3: StgValue_9 (3)  [1/1] 0.00ns
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:0  call void (...)* @_ssdm_op_SpecBitsMap([2 x i18]* %a_V), !map !44

ST_3: StgValue_10 (4)  [1/1] 0.00ns
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:1  call void (...)* @_ssdm_op_SpecBitsMap([2 x i19]* %b_V), !map !50

ST_3: b_V_addr (5)  [1/1] 0.00ns
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:2  %b_V_addr = getelementptr [2 x i19]* %b_V, i64 0, i64 0

ST_3: StgValue_12 (7)  [1/1] 0.00ns
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @BitShift_str) nounwind

ST_3: a_V_load (8)  [1/2] 2.39ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:5  %a_V_load = load i18* %a_V_addr, align 4

ST_3: p_shl (9)  [1/1] 0.00ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:6  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %a_V_load, i5 0)

ST_3: p_shl_cast (10)  [1/1] 0.00ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:7  %p_shl_cast = zext i23 %p_shl to i24

ST_3: p_neg (11)  [1/1] 1.48ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:8  %p_neg = sub i24 0, %p_shl_cast

ST_3: p_neg_cast (12)  [1/1] 0.00ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:9  %p_neg_cast = sext i24 %p_neg to i25

ST_3: p_shl4 (13)  [1/1] 0.00ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:10  %p_shl4 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %a_V_load, i2 0)

ST_3: p_shl4_cast (14)  [1/1] 0.00ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:11  %p_shl4_cast = zext i20 %p_shl4 to i25

ST_3: r_V_2 (15)  [1/1] 1.48ns  loc: BitShift.cc:9
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:12  %r_V_2 = sub i25 %p_neg_cast, %p_shl4_cast

ST_3: phitmp (16)  [1/1] 0.00ns  loc: BitShift.cc:11
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:13  %phitmp = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V_2, i32 6, i32 24)

ST_3: StgValue_22 (17)  [1/1] 2.39ns  loc: BitShift.cc:11
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:14  store i19 %phitmp, i19* %b_V_addr, align 4

ST_3: lhs_V (20)  [1/1] 0.00ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:17  %lhs_V = zext i18 %a_V_load_1 to i25

ST_3: r_V (21)  [1/1] 5.09ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:18  %r_V = mul i25 %lhs_V, -35

ST_3: phitmp1 (22)  [1/1] 0.00ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:19  %phitmp1 = call i19 @_ssdm_op_PartSelect.i19.i25.i32.i32(i25 %r_V, i32 6, i32 24)

ST_3: b_V_addr_1 (23)  [1/1] 0.00ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:20  %b_V_addr_1 = getelementptr [2 x i19]* %b_V, i64 0, i64 1

ST_3: StgValue_27 (24)  [1/1] 2.39ns  loc: BitShift.cc:12
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:21  store i19 %phitmp1, i19* %b_V_addr_1, align 4

ST_3: StgValue_28 (25)  [1/1] 0.00ns  loc: BitShift.cc:13
_ZrsILi25ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit2:22  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('a_V_addr_1', BitShift.cc:12) [18]  (0 ns)
	'load' operation ('a_V_load_1', BitShift.cc:12) on array 'a_V' [19]  (2.39 ns)

 <State 2>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('a_V_addr') [6]  (0 ns)
	'load' operation ('a_V_load', BitShift.cc:9) on array 'a_V' [8]  (2.39 ns)

 <State 3>: 7.74ns
The critical path consists of the following:
	'load' operation ('a_V_load', BitShift.cc:9) on array 'a_V' [8]  (2.39 ns)
	'sub' operation ('p_neg', BitShift.cc:9) [11]  (1.48 ns)
	'sub' operation ('r.V', BitShift.cc:9) [15]  (1.48 ns)
	'store' operation (BitShift.cc:11) of variable 'phitmp', BitShift.cc:11 on array 'b_V' [17]  (2.39 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
