#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Feb 11 23:46:37 2023
# Process ID: 36998
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2672.910 ; gain = 0.000 ; free physical = 129946 ; free virtual = 231231
INFO: [Netlist 29-17] Analyzing 1352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3087.320 ; gain = 414.410 ; free physical = 129403 ; free virtual = 230688
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3087.324 ; gain = 0.000 ; free physical = 129408 ; free virtual = 230693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 48 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3087.324 ; gain = 414.414 ; free physical = 129408 ; free virtual = 230693
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3159.359 ; gain = 64.039 ; free physical = 129395 ; free virtual = 230680

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1fed76df2

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3159.359 ; gain = 0.000 ; free physical = 129387 ; free virtual = 230673

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3314.113 ; gain = 0.000 ; free physical = 129191 ; free virtual = 230480
Phase 1 Generate And Synthesize Debug Cores | Checksum: 192a388f5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129191 ; free virtual = 230480

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 2a4b93267

Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129199 ; free virtual = 230488
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 240c6340b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1cbeaac2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Sweep, 923 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1cbeaac2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1cbeaac2e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 27964c11d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              14  |                                             60  |
|  Constant propagation         |               0  |              12  |                                             47  |
|  Sweep                        |               1  |              64  |                                            923  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3314.113 ; gain = 0.000 ; free physical = 129200 ; free virtual = 230488
Ending Logic Optimization Task | Checksum: 1e237026b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.113 ; gain = 43.777 ; free physical = 129200 ; free virtual = 230488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 184 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 380 newly gated: 0 Total Ports: 368
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1e1830e31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129138 ; free virtual = 230427
Ending Power Optimization Task | Checksum: 1e1830e31

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3824.914 ; gain = 510.801 ; free physical = 129160 ; free virtual = 230449

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 133b93829

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129167 ; free virtual = 230456
Ending Final Cleanup Task | Checksum: 133b93829

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129167 ; free virtual = 230455

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129167 ; free virtual = 230455
Ending Netlist Obfuscation Task | Checksum: 133b93829

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129167 ; free virtual = 230455
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3824.914 ; gain = 737.582 ; free physical = 129167 ; free virtual = 230455
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3824.914 ; gain = 0.000 ; free physical = 129157 ; free virtual = 230447
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129076 ; free virtual = 230369
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e41cda2b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129076 ; free virtual = 230369
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129075 ; free virtual = 230368

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6533acac

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129104 ; free virtual = 230398

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12e4a491f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129093 ; free virtual = 230386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12e4a491f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129093 ; free virtual = 230386
Phase 1 Placer Initialization | Checksum: 12e4a491f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129089 ; free virtual = 230383

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18fd39da1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129073 ; free virtual = 230367

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fe4150f9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129073 ; free virtual = 230366

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 364 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 159 nets or cells. Created 0 new cell, deleted 159 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128996 ; free virtual = 230289

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            159  |                   159  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            159  |                   159  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 18c68ef4f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128984 ; free virtual = 230277
Phase 2.3 Global Placement Core | Checksum: 166e68401

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128991 ; free virtual = 230284
Phase 2 Global Placement | Checksum: 166e68401

Time (s): cpu = 00:01:14 ; elapsed = 00:00:25 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128997 ; free virtual = 230291

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a3ee86e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128999 ; free virtual = 230292

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1073b569c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128994 ; free virtual = 230287

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194609684

Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128994 ; free virtual = 230287

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 150cd088d

Time (s): cpu = 00:01:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128994 ; free virtual = 230287

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: f5a96ce1

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128998 ; free virtual = 230292

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ad56bdc1

Time (s): cpu = 00:01:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128984 ; free virtual = 230278

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16c247732

Time (s): cpu = 00:01:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128985 ; free virtual = 230278

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e5b9c222

Time (s): cpu = 00:01:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128985 ; free virtual = 230278
Phase 3 Detail Placement | Checksum: e5b9c222

Time (s): cpu = 00:01:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128985 ; free virtual = 230278

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ea1525e5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.095 |
Phase 1 Physical Synthesis Initialization | Checksum: 12e200d71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128992 ; free virtual = 230285
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 83cde7f1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128992 ; free virtual = 230285
Phase 4.1.1.1 BUFG Insertion | Checksum: ea1525e5

Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128992 ; free virtual = 230285
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.058. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128988 ; free virtual = 230281
Phase 4.1 Post Commit Optimization | Checksum: 620b7628

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128988 ; free virtual = 230282

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 620b7628

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230289

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 620b7628

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128991 ; free virtual = 230284
Phase 4.3 Placer Reporting | Checksum: 620b7628

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230288

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230288

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230288
Phase 4 Post Placement Optimization and Clean-Up | Checksum: df1f6fb9

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230288
Ending Placer Task | Checksum: b1458384

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128995 ; free virtual = 230288
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129078 ; free virtual = 230372
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129041 ; free virtual = 230356
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129051 ; free virtual = 230350
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129069 ; free virtual = 230368
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129033 ; free virtual = 230333

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.095 |
Phase 1 Physical Synthesis Initialization | Checksum: 21790d15f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230322
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.095 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230322

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 Single Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230322

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230322

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323
Phase 6 Rewire | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 Critical Cell Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Single Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323
Phase 11 Rewire | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 12 Critical Cell Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 Single Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323
Phase 17 Rewire | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 Critical Cell Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 22 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 26 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 29 Single Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129023 ; free virtual = 230323

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.095 |
INFO: [Physopt 32-702] Processed net ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_spi_fsm/prdata_sr[152]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.058 |
INFO: [Physopt 32-702] Processed net ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.058 |
Phase 32 Critical Path Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.058 |
INFO: [Physopt 32-702] Processed net ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.058 | TNS=-5.058 |
Phase 33 Critical Path Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 21790d15f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.058 | TNS=-5.058 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.037  |            1  |              0  |                     1  |           0  |           2  |  00:00:00  |
|  Total                   |          0.000  |          0.037  |            1  |              0  |                     1  |           0  |          33  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321
Ending Physical Synthesis Task | Checksum: df6b4d2f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129021 ; free virtual = 230321
INFO: [Common 17-83] Releasing license: Implementation
191 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 129035 ; free virtual = 230334
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128996 ; free virtual = 230318
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 307ef54 ConstDB: 0 ShapeSum: d693c753 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3e005112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128760 ; free virtual = 230065
Post Restoration Checksum: NetGraph: 136d353f NumContArr: 2a931bd3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3e005112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128762 ; free virtual = 230068

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3e005112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128717 ; free virtual = 230022

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3e005112

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3858.074 ; gain = 0.000 ; free physical = 128717 ; free virtual = 230022
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 24e28a90e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:22 . Memory (MB): peak = 3864.539 ; gain = 6.465 ; free physical = 128700 ; free virtual = 230006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=-1.355 | THS=-1140.816|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 263820475

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3864.539 ; gain = 6.465 ; free physical = 128695 ; free virtual = 230001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 21c835682

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3864.539 ; gain = 6.465 ; free physical = 128695 ; free virtual = 230001
Phase 2 Router Initialization | Checksum: 1d323429e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:24 . Memory (MB): peak = 3864.539 ; gain = 6.465 ; free physical = 128694 ; free virtual = 230000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10873
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10873
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d323429e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 3880.844 ; gain = 22.770 ; free physical = 128694 ; free virtual = 229999
Phase 3 Initial Routing | Checksum: 17923ef95

Time (s): cpu = 00:03:26 ; elapsed = 00:00:51 . Memory (MB): peak = 4063.844 ; gain = 205.770 ; free physical = 128632 ; free virtual = 229938
INFO: [Route 35-580] Design has 93 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[1]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][9]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                           ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep_replica/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                       ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[3]_rep/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2278
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 258
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.661 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 104cf6461

Time (s): cpu = 00:05:46 ; elapsed = 00:01:49 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128596 ; free virtual = 229902

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 202
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 135ef620d

Time (s): cpu = 00:06:45 ; elapsed = 00:02:37 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128646 ; free virtual = 229952
Phase 4 Rip-up And Reroute | Checksum: 135ef620d

Time (s): cpu = 00:06:45 ; elapsed = 00:02:37 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128646 ; free virtual = 229952

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9e0cf8b8

Time (s): cpu = 00:06:48 ; elapsed = 00:02:38 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128646 ; free virtual = 229952
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1765f0050

Time (s): cpu = 00:06:48 ; elapsed = 00:02:38 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128647 ; free virtual = 229952

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1765f0050

Time (s): cpu = 00:06:48 ; elapsed = 00:02:38 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128647 ; free virtual = 229952
Phase 5 Delay and Skew Optimization | Checksum: 1765f0050

Time (s): cpu = 00:06:48 ; elapsed = 00:02:38 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128646 ; free virtual = 229952

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12a7ab17e

Time (s): cpu = 00:06:51 ; elapsed = 00:02:40 . Memory (MB): peak = 4105.844 ; gain = 247.770 ; free physical = 128645 ; free virtual = 229951
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=-1.068 | THS=-142.140|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: af40ffbb

Time (s): cpu = 00:19:31 ; elapsed = 00:08:34 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128540 ; free virtual = 229847
Phase 6.1 Hold Fix Iter | Checksum: af40ffbb

Time (s): cpu = 00:19:31 ; elapsed = 00:08:34 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128540 ; free virtual = 229847

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-25.393| WHS=0.050  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: f3f7db93

Time (s): cpu = 00:19:35 ; elapsed = 00:08:35 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128542 ; free virtual = 229849
WARNING: [Route 35-468] The router encountered 74 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][4]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][2]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][29]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][28]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][38]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][0]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][7]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][1]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][5]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][12]_i_2/I1
	.. and 64 more pins.

Phase 6 Post Hold Fix | Checksum: 11ac998fd

Time (s): cpu = 00:19:35 ; elapsed = 00:08:35 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128542 ; free virtual = 229849

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: f03f5dac

Time (s): cpu = 00:19:39 ; elapsed = 00:08:36 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128547 ; free virtual = 229854
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-25.393| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: f03f5dac

Time (s): cpu = 00:19:39 ; elapsed = 00:08:36 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128547 ; free virtual = 229854

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.02784 %
  Global Horizontal Routing Utilization  = 1.91987 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X20Y253 -> INT_L_X20Y253
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: f03f5dac

Time (s): cpu = 00:19:39 ; elapsed = 00:08:37 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128546 ; free virtual = 229853

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: f03f5dac

Time (s): cpu = 00:19:39 ; elapsed = 00:08:37 . Memory (MB): peak = 5625.844 ; gain = 1767.770 ; free physical = 128545 ; free virtual = 229851

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 9d8c96a9

Time (s): cpu = 00:19:41 ; elapsed = 00:08:38 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128548 ; free virtual = 229855

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5657.855 ; gain = 0.000 ; free physical = 128729 ; free virtual = 230036
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.158. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: c119b6d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5657.855 ; gain = 0.000 ; free physical = 128762 ; free virtual = 230069
Phase 11 Incr Placement Change | Checksum: 9d8c96a9

Time (s): cpu = 00:20:01 ; elapsed = 00:08:48 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128762 ; free virtual = 230069

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1ef9448a3

Time (s): cpu = 00:20:04 ; elapsed = 00:08:49 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128758 ; free virtual = 230065
Post Restoration Checksum: NetGraph: 57c8142b NumContArr: 2000dafc Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 77c8ef27

Time (s): cpu = 00:20:04 ; elapsed = 00:08:50 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128728 ; free virtual = 230035

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 77c8ef27

Time (s): cpu = 00:20:04 ; elapsed = 00:08:50 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128684 ; free virtual = 229991

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 4d08bb1e

Time (s): cpu = 00:20:05 ; elapsed = 00:08:51 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128685 ; free virtual = 229991
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1018c55a4

Time (s): cpu = 00:20:17 ; elapsed = 00:08:56 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128675 ; free virtual = 229982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=-1.355 | THS=-1142.879|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 15ff6d20f

Time (s): cpu = 00:20:27 ; elapsed = 00:08:58 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128671 ; free virtual = 229978
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.158 | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 14e25bf7f

Time (s): cpu = 00:20:27 ; elapsed = 00:08:58 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128670 ; free virtual = 229977
Phase 13 Router Initialization | Checksum: 1a789cf84

Time (s): cpu = 00:20:28 ; elapsed = 00:08:58 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128670 ; free virtual = 229977

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.00909 %
  Global Horizontal Routing Utilization  = 1.90544 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 211
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56
  Number of Partially Routed Nets     = 155
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1a789cf84

Time (s): cpu = 00:20:28 ; elapsed = 00:08:59 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128670 ; free virtual = 229976
Phase 14 Initial Routing | Checksum: 107bad06b

Time (s): cpu = 00:21:01 ; elapsed = 00:09:11 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128618 ; free virtual = 229925
INFO: [Route 35-580] Design has 218 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[4]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][5]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[0]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                                             ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/mask_reg[9]/D|
| clk_out1_ember_fpga_clk_wiz_0 |clk_out1_ember_fpga_clk_wiz_0 |                               ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits_reg[0][28]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.409 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 127540703

Time (s): cpu = 00:21:54 ; elapsed = 00:09:44 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128615 ; free virtual = 229922

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.205 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1a5047d68

Time (s): cpu = 00:22:17 ; elapsed = 00:09:58 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128639 ; free virtual = 229945
Phase 15 Rip-up And Reroute | Checksum: 1a5047d68

Time (s): cpu = 00:22:17 ; elapsed = 00:09:58 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128639 ; free virtual = 229946

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 227567e69

Time (s): cpu = 00:22:20 ; elapsed = 00:09:59 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128640 ; free virtual = 229947
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.205 | WHS=N/A    | THS=N/A    |

Phase 16.1 Delay CleanUp | Checksum: 1549241c6

Time (s): cpu = 00:22:20 ; elapsed = 00:09:59 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128640 ; free virtual = 229947

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 1549241c6

Time (s): cpu = 00:22:20 ; elapsed = 00:09:59 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128640 ; free virtual = 229947
Phase 16 Delay and Skew Optimization | Checksum: 1549241c6

Time (s): cpu = 00:22:20 ; elapsed = 00:09:59 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128640 ; free virtual = 229947

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 21905b348

Time (s): cpu = 00:22:24 ; elapsed = 00:10:00 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128640 ; free virtual = 229946
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-5.205 | WHS=-0.991 | THS=-48.091|

Phase 17.1 Hold Fix Iter | Checksum: 1ab6eb6e6

Time (s): cpu = 00:22:57 ; elapsed = 00:10:15 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128556 ; free virtual = 229863
WARNING: [Route 35-468] The router encountered 6 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_26/I5
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_33/I5
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_17/I0
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei_reg[1]_rep__3/D
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[1]_i_1/I0
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/rangei[3]_i_2/I5

Phase 17 Post Hold Fix | Checksum: 231f35fb7

Time (s): cpu = 00:22:57 ; elapsed = 00:10:15 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128557 ; free virtual = 229863

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 271b4871c

Time (s): cpu = 00:23:01 ; elapsed = 00:10:16 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128582 ; free virtual = 229889
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.158 | TNS=-7.056 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 271b4871c

Time (s): cpu = 00:23:01 ; elapsed = 00:10:16 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128582 ; free virtual = 229889

Phase 19 Reset Design
INFO: [Route 35-307] 10892 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 7547b329 NumContArr: 3ca60da9 Constraints: 0 Timing: 41fc1e4a
Phase 19 Reset Design | Checksum: f3e9df1c

Time (s): cpu = 00:23:04 ; elapsed = 00:10:17 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128684 ; free virtual = 229991

Phase 20 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-5.158 | TNS=-25.373| WHS=0.054  | THS=0.000  |

Phase 20 Post Router Timing | Checksum: d9dbd776

Time (s): cpu = 00:23:12 ; elapsed = 00:10:20 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128689 ; free virtual = 229996
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+---------+--------+-----+--------+--------------+-------------------+
| Pass |  WNS   |   TNS   |  WHS   | THS | Status | Elapsed Time | Solution Selected |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  1   | -5.158 | -25.393 | 0.050  |  -  |  Pass  |   00:08:21   |         x         |
+------+--------+---------+--------+-----+--------+--------------+-------------------+
|  2   | -5.158 | -7.056  | -0.991 |  -  |  Fail  |   00:01:26   |                   |
+------+--------+---------+--------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:23:13 ; elapsed = 00:10:20 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128895 ; free virtual = 230202

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
227 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:23:21 ; elapsed = 00:10:23 . Memory (MB): peak = 5657.855 ; gain = 1799.781 ; free physical = 128895 ; free virtual = 230202
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5657.855 ; gain = 0.000 ; free physical = 128855 ; free virtual = 230189
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
239 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128861 ; free virtual = 230184

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.158 | TNS=-25.373 | WHS=0.054 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 121906ad0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128850 ; free virtual = 230173
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.158 | TNS=-25.373 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/Q[0].
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.467. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[0]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[4]_rep__0_0.
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1__0_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1__0
INFO: [Physopt 32-952] Improved path group WNS = -0.426. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state_reg[4]_rep_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_rep_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.419. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[4]_i_3_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/Q[1].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_1_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.320. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_6_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/state[3].
INFO: [Physopt 32-663] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0.  Re-placed instance ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.151. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[3]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_17_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_17_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_17_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.113. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_39_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_37_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sclk. Processed net: ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_70_n_0.
INFO: [Physopt 32-710] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_70_n_0. Critical path length was reduced through logic transformation on cell ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_70_comp.
INFO: [Physopt 32-735] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/FSM_sequential_state[1]_i_104_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.158 | TNS=-21.905 | WHS=0.054 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_ember_fpga_clk_wiz_0. Processed net: ember_fpga_i/clk_wiz/inst/clk_out1_ember_fpga_clk_wiz_0.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-5.158 | TNS=-21.905 | WHS=0.054 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 121906ad0

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128624 ; free virtual = 229948
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128624 ; free virtual = 229948
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-5.158 | TNS=-21.905 | WHS=0.054 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          3.468  |            0  |              0  |                     7  |           0  |           1  |  00:00:43  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128624 ; free virtual = 229948
Ending Physical Synthesis Task | Checksum: 25412955e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:46 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128624 ; free virtual = 229948
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128776 ; free virtual = 230099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5683.941 ; gain = 0.000 ; free physical = 128737 ; free virtual = 230087
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb 12 00:01:52 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 5747.980 ; gain = 0.000 ; free physical = 128748 ; free virtual = 230092
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 00:01:53 2023...
