<stg><name>ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i29"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %or_ln326_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln326

]]></Node>
<StgValue><ssdm name="or_ln326_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %add_ln348_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln348

]]></Node>
<StgValue><ssdm name="add_ln348_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %idx_i29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i31:0 %idx_i29_load = load i5 %idx_i29

]]></Node>
<StgValue><ssdm name="idx_i29_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i31:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i31:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i31:3 %icmp_ln123 = icmp_eq  i5 %idx_i29_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i31:4 %add_ln124 = add i5 %idx_i29_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i31:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i42, void %ByteXor.115.exit43.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5">
<![CDATA[
while.body.split.i42:3 %zext_ln121_20 = zext i5 %idx_i29_load

]]></Node>
<StgValue><ssdm name="zext_ln121_20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i42:4 %add_ln121 = add i9 %add_ln348_read, i9 %zext_ln121_20

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i42:5 %zext_ln121_21 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_21"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i42:6 %con192_addr = getelementptr i8 %con192, i64 0, i64 %zext_ln121_21

]]></Node>
<StgValue><ssdm name="con192_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i42:12 %con192_load = load i9 %con192_addr

]]></Node>
<StgValue><ssdm name="con192_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i42:15 %store_ln123 = store i5 %add_ln124, i5 %idx_i29

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i42:1 %zext_ln121_7 = zext i5 %idx_i29_load

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i42:7 %lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="lk_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i42:11 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i42:12 %con192_load = load i9 %con192_addr

]]></Node>
<StgValue><ssdm name="con192_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
ByteXor.115.exit43.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i42:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i42:2 %zext_ln121 = zext i5 %idx_i29_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i42:8 %add_ln121_3 = add i8 %or_ln326_read, i8 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_3"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i42:9 %zext_ln121_22 = zext i8 %add_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln121_22"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i42:10 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_22

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i42:11 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i42:13 %xor_ln124 = xor i8 %con192_load, i8 %lk_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i42:14 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i42:16 %br_ln123 = br void %while.body.i31

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="add_ln348" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln348"/></StgValue>
</port>
<port id="49" name="lk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="or_ln326" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln326"/></StgValue>
</port>
<port id="51" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="con192" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con192"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="idx_i29" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i8" to="or_ln326_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="or_ln326" to="or_ln326_read" fromId="50" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i9" to="add_ln348_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="add_ln348" to="add_ln348_read" fromId="48" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="idx_i29" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="64" from="idx_i29" to="idx_i29_load" fromId="6" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_69" to="specpipeline_ln0" fromId="69" toId="12">
</dataflow>
<dataflow id="74" from="p_str" to="specpipeline_ln0" fromId="73" toId="12">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="75" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="80" from="StgValue_77" to="empty" fromId="77" toId="13">
</dataflow>
<dataflow id="81" from="idx_i29_load" to="icmp_ln123" fromId="11" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln123" fromId="82" toId="14">
</dataflow>
<dataflow id="84" from="idx_i29_load" to="add_ln124" fromId="11" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="add_ln124" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="icmp_ln123" to="br_ln123" fromId="14" toId="16">
</dataflow>
<dataflow id="88" from="idx_i29_load" to="zext_ln121_20" fromId="11" toId="17">
</dataflow>
<dataflow id="89" from="add_ln348_read" to="add_ln121" fromId="8" toId="18">
</dataflow>
<dataflow id="90" from="zext_ln121_20" to="add_ln121" fromId="17" toId="18">
</dataflow>
<dataflow id="91" from="add_ln121" to="zext_ln121_21" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="con192" to="con192_addr" fromId="52" toId="20">
</dataflow>
<dataflow id="94" from="StgValue_93" to="con192_addr" fromId="93" toId="20">
</dataflow>
<dataflow id="95" from="zext_ln121_21" to="con192_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="con192_addr" to="con192_load" fromId="20" toId="21">
</dataflow>
<dataflow id="97" from="add_ln124" to="store_ln123" fromId="15" toId="22">
</dataflow>
<dataflow id="98" from="idx_i29" to="store_ln123" fromId="6" toId="22">
</dataflow>
<dataflow id="99" from="idx_i29_load" to="zext_ln121_7" fromId="11" toId="23">
</dataflow>
<dataflow id="100" from="lk" to="lk_addr" fromId="49" toId="24">
</dataflow>
<dataflow id="101" from="StgValue_93" to="lk_addr" fromId="93" toId="24">
</dataflow>
<dataflow id="102" from="zext_ln121_7" to="lk_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="103" from="lk_addr" to="lk_load" fromId="24" toId="25">
</dataflow>
<dataflow id="104" from="con192_addr" to="con192_load" fromId="20" toId="26">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="105" toId="27">
</dataflow>
<dataflow id="108" from="empty_8" to="specloopname_ln121" fromId="107" toId="27">
</dataflow>
<dataflow id="109" from="idx_i29_load" to="zext_ln121" fromId="11" toId="28">
</dataflow>
<dataflow id="110" from="or_ln326_read" to="add_ln121_3" fromId="7" toId="29">
</dataflow>
<dataflow id="111" from="zext_ln121" to="add_ln121_3" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="add_ln121_3" to="zext_ln121_22" fromId="29" toId="30">
</dataflow>
<dataflow id="113" from="rk" to="rk_addr" fromId="51" toId="31">
</dataflow>
<dataflow id="114" from="StgValue_93" to="rk_addr" fromId="93" toId="31">
</dataflow>
<dataflow id="115" from="zext_ln121_22" to="rk_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="116" from="lk_addr" to="lk_load" fromId="24" toId="32">
</dataflow>
<dataflow id="117" from="con192_load" to="xor_ln124" fromId="26" toId="33">
</dataflow>
<dataflow id="118" from="lk_load" to="xor_ln124" fromId="32" toId="33">
</dataflow>
<dataflow id="119" from="xor_ln124" to="store_ln124" fromId="33" toId="34">
</dataflow>
<dataflow id="120" from="rk_addr" to="store_ln124" fromId="31" toId="34">
</dataflow>
<dataflow id="121" from="icmp_ln123" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="122" from="icmp_ln123" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
