Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: lui $8,65261
Expected:	Register Write to Reg: 0x08 Val: 0xFEED0000
Got     :	Register Write to Reg: 0x08 Val: 0x00000000
Incorrect write

Cycle: 4
MARS instruction number: 5	Instruction: sra $8,$8,16
Expected:	Register Write to Reg: 0x08 Val: 0x00000000
Got     :	Register Write to Reg: 0x08 Val: 0x80080000
Incorrect write

Cycle: 5
MARS instruction number: 6	Instruction: lui $8,65261
Expected:	Register Write to Reg: 0x08 Val: 0xFEED0000
Got     :	Register Write to Reg: 0x08 Val: 0x00000000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


