<stg><name>llama_layer_Pipeline_VITIS_LOOP_27_2</name>


<trans_list>

<trans id="234" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %norm_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm_1

]]></Node>
<StgValue><ssdm name="norm_1_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln27_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27_1

]]></Node>
<StgValue><ssdm name="sext_ln27_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln27_1_cast = sext i62 %sext_ln27_1_read

]]></Node>
<StgValue><ssdm name="sext_ln27_1_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:37 %store_ln27 = store i10 0, i10 %i_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %for.inc16.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc16.i:0 %i = load i10 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i:1 %add_ln27 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc16.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i:3 %icmp_ln27 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16.i:4 %br_ln27 = br i1 %icmp_ln27, void %for.inc16.i.split, void %for.inc24.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="10">
<![CDATA[
for.inc16.i.split:1 %trunc_ln27 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.i.split:5 %lshr_ln27_1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln27_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
for.inc16.i.split:6 %zext_ln27_1 = zext i6 %lshr_ln27_1

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:7 %current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:8 %current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_19_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:9 %current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_20_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:10 %current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_21_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:11 %current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_22_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:12 %current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_23_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:13 %current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_24_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:14 %current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_25_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:15 %current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_26_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:16 %current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="current_token_27_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:17 %p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:18 %p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:19 %p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:20 %p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:21 %p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14_addr"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:22 %llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="llama_layer_current_token"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:23 %muxLogicRAMAddr_to_current_token_load = muxlogic i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:24 %current_token_load = load i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="current_token_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:25 %muxLogicRAMAddr_to_current_token_19_load = muxlogic i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_19_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:26 %current_token_19_load = load i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="current_token_19_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:27 %muxLogicRAMAddr_to_current_token_20_load = muxlogic i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_20_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:28 %current_token_20_load = load i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="current_token_20_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:29 %muxLogicRAMAddr_to_current_token_21_load = muxlogic i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_21_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:30 %current_token_21_load = load i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="current_token_21_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:31 %muxLogicRAMAddr_to_current_token_22_load = muxlogic i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_22_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:32 %current_token_22_load = load i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="current_token_22_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:33 %muxLogicRAMAddr_to_current_token_23_load = muxlogic i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_23_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:34 %current_token_23_load = load i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="current_token_23_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:35 %muxLogicRAMAddr_to_current_token_24_load = muxlogic i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_24_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:36 %current_token_24_load = load i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="current_token_24_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:37 %muxLogicRAMAddr_to_current_token_25_load = muxlogic i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_25_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:38 %current_token_25_load = load i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="current_token_25_load"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:39 %muxLogicRAMAddr_to_current_token_26_load = muxlogic i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_26_load"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:40 %current_token_26_load = load i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="current_token_26_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:41 %muxLogicRAMAddr_to_current_token_27_load = muxlogic i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_token_27_load"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:42 %current_token_27_load = load i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="current_token_27_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:43 %muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:44 %p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:45 %muxLogicRAMAddr_to_llama_layer_current_token_218 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_current_token_218"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:46 %llama_layer_current_token_218 = load i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_218"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:47 %muxLogicRAMAddr_to_llama_layer_current_token_219 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_current_token_219"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:48 %llama_layer_current_token_219 = load i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_219"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:49 %muxLogicRAMAddr_to_llama_layer_current_token_220 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_current_token_220"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:50 %llama_layer_current_token_220 = load i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_220"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:51 %muxLogicRAMAddr_to_llama_layer_current_token_221 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_current_token_221"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:52 %llama_layer_current_token_221 = load i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_221"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:53 %muxLogicRAMAddr_to_llama_layer_current_token_222 = muxlogic i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_llama_layer_current_token_222"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:54 %llama_layer_current_token_222 = load i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_222"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc16.i.split:81 %switch_ln28 = switch i4 %trunc_ln27, void %arrayidx15.i89.case.15, i4 0, void %arrayidx15.i89.case.0, i4 1, void %arrayidx15.i89.case.1, i4 2, void %arrayidx15.i89.case.2, i4 3, void %arrayidx15.i89.case.3, i4 4, void %arrayidx15.i89.case.4, i4 5, void %arrayidx15.i89.case.5, i4 6, void %arrayidx15.i89.case.6, i4 7, void %arrayidx15.i89.case.7, i4 8, void %arrayidx15.i89.case.8, i4 9, void %arrayidx15.i89.case.9, i4 10, void %arrayidx15.i89.case.10, i4 11, void %arrayidx15.i89.case.11, i4 12, void %arrayidx15.i89.case.12, i4 13, void %arrayidx15.i89.case.13, i4 14, void %arrayidx15.i89.case.14

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15.i89.exit:0 %store_ln27 = store i10 %add_ln27, i10 %i_4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.exit:1 %br_ln27 = br void %for.inc16.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:24 %current_token_load = load i6 %current_token_addr

]]></Node>
<StgValue><ssdm name="current_token_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:26 %current_token_19_load = load i6 %current_token_19_addr

]]></Node>
<StgValue><ssdm name="current_token_19_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:28 %current_token_20_load = load i6 %current_token_20_addr

]]></Node>
<StgValue><ssdm name="current_token_20_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:30 %current_token_21_load = load i6 %current_token_21_addr

]]></Node>
<StgValue><ssdm name="current_token_21_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:32 %current_token_22_load = load i6 %current_token_22_addr

]]></Node>
<StgValue><ssdm name="current_token_22_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:34 %current_token_23_load = load i6 %current_token_23_addr

]]></Node>
<StgValue><ssdm name="current_token_23_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:36 %current_token_24_load = load i6 %current_token_24_addr

]]></Node>
<StgValue><ssdm name="current_token_24_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:38 %current_token_25_load = load i6 %current_token_25_addr

]]></Node>
<StgValue><ssdm name="current_token_25_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:40 %current_token_26_load = load i6 %current_token_26_addr

]]></Node>
<StgValue><ssdm name="current_token_26_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:42 %current_token_27_load = load i6 %current_token_27_addr

]]></Node>
<StgValue><ssdm name="current_token_27_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:44 %p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:46 %llama_layer_current_token_218 = load i6 %p_ZZ11llama_layerE13current_token_11_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_218"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:48 %llama_layer_current_token_219 = load i6 %p_ZZ11llama_layerE13current_token_12_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_219"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:50 %llama_layer_current_token_220 = load i6 %p_ZZ11llama_layerE13current_token_13_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_220"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:52 %llama_layer_current_token_221 = load i6 %p_ZZ11llama_layerE13current_token_14_addr

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_221"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.inc16.i.split:54 %llama_layer_current_token_222 = load i6 %llama_layer_current_token

]]></Node>
<StgValue><ssdm name="llama_layer_current_token_222"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="32" op_7_bw="4" op_8_bw="32" op_9_bw="4" op_10_bw="32" op_11_bw="4" op_12_bw="32" op_13_bw="4" op_14_bw="32" op_15_bw="4" op_16_bw="32" op_17_bw="4" op_18_bw="32" op_19_bw="4" op_20_bw="32" op_21_bw="4" op_22_bw="32" op_23_bw="4" op_24_bw="32" op_25_bw="4" op_26_bw="32" op_27_bw="4" op_28_bw="32" op_29_bw="4" op_30_bw="32" op_31_bw="4" op_32_bw="32" op_33_bw="32" op_34_bw="4">
<![CDATA[
for.inc16.i.split:55 %tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %current_token_load, i4 1, i32 %current_token_19_load, i4 2, i32 %current_token_20_load, i4 3, i32 %current_token_21_load, i4 4, i32 %current_token_22_load, i4 5, i32 %current_token_23_load, i4 6, i32 %current_token_24_load, i4 7, i32 %current_token_25_load, i4 8, i32 %current_token_26_load, i4 9, i32 %current_token_27_load, i4 10, i32 %p_ZZ11llama_layerE13current_token_10_load, i4 11, i32 %llama_layer_current_token_218, i4 12, i32 %llama_layer_current_token_219, i4 13, i32 %llama_layer_current_token_220, i4 14, i32 %llama_layer_current_token_221, i4 15, i32 %llama_layer_current_token_222, i32 <undef>, i4 %trunc_ln27

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:56 %muxLogicI0_to_mul10_i = muxlogic i32 %tmp_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul10_i"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:57 %muxLogicI1_to_mul10_i = muxlogic i32 %norm_1_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul10_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="126" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i.split:58 %mul10_i = fmul i32 %tmp_3, i32 %norm_1_read

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16.i.split:0 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_1_cast

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32">
<![CDATA[
for.inc16.i.split:59 %muxLogicAXIMCE_to_gmem2_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem2_addr_read"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc16.i.split:60 %gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:61 %bitcast_ln28 = bitcast i32 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:62 %muxLogicI0_to_mul13_i = muxlogic i32 %mul10_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul13_i"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:63 %muxLogicI1_to_mul13_i = muxlogic i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul13_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="133" st_id="5" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i.split:64 %mul13_i = fmul i32 %mul10_i, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0">
<![CDATA[
for.inc24.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.i.split:2 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.i.split:3 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i.split:4 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:65 %norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_addr"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:66 %norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_35_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:67 %norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_36_addr"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:68 %norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_37_addr"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:69 %norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_38_addr"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:70 %norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_39_addr"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:71 %norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_40_addr"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:72 %norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_41_addr"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:73 %norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_42_addr"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:74 %norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="norm_output_43_addr"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:75 %p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10_addr"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:76 %p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11_addr"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:77 %p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12_addr"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:78 %p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13_addr"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:79 %p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14_addr"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:80 %llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln27_1

]]></Node>
<StgValue><ssdm name="llama_layer_norm_output"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.14:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.14:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.14:2 %store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_14_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.14:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.13:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.13:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.13:2 %store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_13_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.13:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.12:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.12:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.12:2 %store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_12_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.12:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.11:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.11:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.11:2 %store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_11_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.11:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.10:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.10:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.10:2 %store_ln28 = store i32 %mul13_i, i6 %p_ZZ11llama_layerE11norm_output_10_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.10:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.9:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.9:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.9:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_43_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.9:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.8:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.8:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.8:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_42_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.8:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.7:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.7:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.7:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_41_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.7:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.6:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.6:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.6:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_40_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.6:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.5:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.5:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.5:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_39_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.5:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.4:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.4:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.4:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_38_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.4:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.3:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.3:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.3:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_37_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.3:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.2:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.2:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.2:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_36_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.2:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.1:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.1:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.1:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_35_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.1:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.0:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.0:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.0:2 %store_ln28 = store i32 %mul13_i, i6 %norm_output_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.0:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i89.case.15:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="6">
<![CDATA[
arrayidx15.i89.case.15:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx15.i89.case.15:2 %store_ln28 = store i32 %mul13_i, i6 %llama_layer_norm_output

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i89.case.15:3 %br_ln28 = br void %arrayidx15.i89.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="235" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="236" name="sext_ln27_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln27_1"/></StgValue>
</port>
<port id="237" name="norm_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_1"/></StgValue>
</port>
<port id="238" name="norm_output" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="239" name="current_token" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="240" name="current_token_19" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="241" name="current_token_20" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="242" name="current_token_21" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="243" name="current_token_22" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="244" name="current_token_23" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="245" name="current_token_24" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="246" name="current_token_25" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="247" name="current_token_26" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="248" name="current_token_27" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="current_token_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="249" name="p_ZZ11llama_layerE13current_token_10" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="250" name="p_ZZ11llama_layerE13current_token_11" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="251" name="p_ZZ11llama_layerE13current_token_12" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="252" name="p_ZZ11llama_layerE13current_token_13" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="253" name="p_ZZ11llama_layerE13current_token_14" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="254" name="p_ZZ11llama_layerE13current_token_15" dir="0" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="255" name="norm_output_35" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_35"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="256" name="norm_output_36" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_36"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="257" name="norm_output_37" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_37"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="258" name="norm_output_38" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_38"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="259" name="norm_output_39" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_39"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="260" name="norm_output_40" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_40"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="261" name="norm_output_41" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_41"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="262" name="norm_output_42" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_42"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="263" name="norm_output_43" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="norm_output_43"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="264" name="p_ZZ11llama_layerE11norm_output_10" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="265" name="p_ZZ11llama_layerE11norm_output_11" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="266" name="p_ZZ11llama_layerE11norm_output_12" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="267" name="p_ZZ11llama_layerE11norm_output_13" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="268" name="p_ZZ11llama_layerE11norm_output_14" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="269" name="p_ZZ11llama_layerE11norm_output_15" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="271" from="StgValue_270" to="i_4" fromId="270" toId="9">
</dataflow>
<dataflow id="273" from="_ssdm_op_Read.ap_auto.float" to="norm_1_read" fromId="272" toId="10">
</dataflow>
<dataflow id="274" from="norm_1" to="norm_1_read" fromId="237" toId="10">
</dataflow>
<dataflow id="276" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln27_1_read" fromId="275" toId="11">
</dataflow>
<dataflow id="277" from="sext_ln27_1" to="sext_ln27_1_read" fromId="236" toId="11">
</dataflow>
<dataflow id="278" from="sext_ln27_1_read" to="sext_ln27_1_cast" fromId="11" toId="12">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="13">
</dataflow>
<dataflow id="281" from="norm_output" to="specmemcore_ln0" fromId="238" toId="13">
</dataflow>
<dataflow id="283" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="13">
</dataflow>
<dataflow id="285" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="13">
</dataflow>
<dataflow id="287" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="13">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="14">
</dataflow>
<dataflow id="289" from="norm_output_35" to="specmemcore_ln0" fromId="255" toId="14">
</dataflow>
<dataflow id="290" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="14">
</dataflow>
<dataflow id="291" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="14">
</dataflow>
<dataflow id="292" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="14">
</dataflow>
<dataflow id="293" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="15">
</dataflow>
<dataflow id="294" from="norm_output_36" to="specmemcore_ln0" fromId="256" toId="15">
</dataflow>
<dataflow id="295" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="15">
</dataflow>
<dataflow id="296" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="15">
</dataflow>
<dataflow id="297" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="15">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="16">
</dataflow>
<dataflow id="299" from="norm_output_37" to="specmemcore_ln0" fromId="257" toId="16">
</dataflow>
<dataflow id="300" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="16">
</dataflow>
<dataflow id="301" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="16">
</dataflow>
<dataflow id="302" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="16">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="17">
</dataflow>
<dataflow id="304" from="norm_output_38" to="specmemcore_ln0" fromId="258" toId="17">
</dataflow>
<dataflow id="305" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="17">
</dataflow>
<dataflow id="306" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="17">
</dataflow>
<dataflow id="307" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="17">
</dataflow>
<dataflow id="308" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="18">
</dataflow>
<dataflow id="309" from="norm_output_39" to="specmemcore_ln0" fromId="259" toId="18">
</dataflow>
<dataflow id="310" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="18">
</dataflow>
<dataflow id="311" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="18">
</dataflow>
<dataflow id="312" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="18">
</dataflow>
<dataflow id="313" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="19">
</dataflow>
<dataflow id="314" from="norm_output_40" to="specmemcore_ln0" fromId="260" toId="19">
</dataflow>
<dataflow id="315" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="19">
</dataflow>
<dataflow id="316" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="19">
</dataflow>
<dataflow id="317" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="19">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="20">
</dataflow>
<dataflow id="319" from="norm_output_41" to="specmemcore_ln0" fromId="261" toId="20">
</dataflow>
<dataflow id="320" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="20">
</dataflow>
<dataflow id="321" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="20">
</dataflow>
<dataflow id="322" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="20">
</dataflow>
<dataflow id="323" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="21">
</dataflow>
<dataflow id="324" from="norm_output_42" to="specmemcore_ln0" fromId="262" toId="21">
</dataflow>
<dataflow id="325" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="21">
</dataflow>
<dataflow id="326" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="21">
</dataflow>
<dataflow id="327" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="21">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="22">
</dataflow>
<dataflow id="329" from="norm_output_43" to="specmemcore_ln0" fromId="263" toId="22">
</dataflow>
<dataflow id="330" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="22">
</dataflow>
<dataflow id="331" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="22">
</dataflow>
<dataflow id="332" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="22">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="23">
</dataflow>
<dataflow id="334" from="p_ZZ11llama_layerE11norm_output_10" to="specmemcore_ln0" fromId="264" toId="23">
</dataflow>
<dataflow id="335" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="23">
</dataflow>
<dataflow id="336" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="23">
</dataflow>
<dataflow id="337" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="23">
</dataflow>
<dataflow id="338" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="24">
</dataflow>
<dataflow id="339" from="p_ZZ11llama_layerE11norm_output_11" to="specmemcore_ln0" fromId="265" toId="24">
</dataflow>
<dataflow id="340" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="24">
</dataflow>
<dataflow id="341" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="24">
</dataflow>
<dataflow id="342" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="24">
</dataflow>
<dataflow id="343" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="344" from="p_ZZ11llama_layerE11norm_output_12" to="specmemcore_ln0" fromId="266" toId="25">
</dataflow>
<dataflow id="345" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="25">
</dataflow>
<dataflow id="346" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="25">
</dataflow>
<dataflow id="347" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="25">
</dataflow>
<dataflow id="348" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="26">
</dataflow>
<dataflow id="349" from="p_ZZ11llama_layerE11norm_output_13" to="specmemcore_ln0" fromId="267" toId="26">
</dataflow>
<dataflow id="350" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="26">
</dataflow>
<dataflow id="351" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="26">
</dataflow>
<dataflow id="352" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="26">
</dataflow>
<dataflow id="353" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="27">
</dataflow>
<dataflow id="354" from="p_ZZ11llama_layerE11norm_output_14" to="specmemcore_ln0" fromId="268" toId="27">
</dataflow>
<dataflow id="355" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="27">
</dataflow>
<dataflow id="356" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="27">
</dataflow>
<dataflow id="357" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="27">
</dataflow>
<dataflow id="358" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="28">
</dataflow>
<dataflow id="359" from="p_ZZ11llama_layerE11norm_output_15" to="specmemcore_ln0" fromId="269" toId="28">
</dataflow>
<dataflow id="360" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="28">
</dataflow>
<dataflow id="361" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="28">
</dataflow>
<dataflow id="362" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="28">
</dataflow>
<dataflow id="363" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="29">
</dataflow>
<dataflow id="364" from="current_token" to="specmemcore_ln0" fromId="239" toId="29">
</dataflow>
<dataflow id="365" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="29">
</dataflow>
<dataflow id="366" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="29">
</dataflow>
<dataflow id="367" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="29">
</dataflow>
<dataflow id="368" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="30">
</dataflow>
<dataflow id="369" from="current_token_19" to="specmemcore_ln0" fromId="240" toId="30">
</dataflow>
<dataflow id="370" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="30">
</dataflow>
<dataflow id="371" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="30">
</dataflow>
<dataflow id="372" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="30">
</dataflow>
<dataflow id="373" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="31">
</dataflow>
<dataflow id="374" from="current_token_20" to="specmemcore_ln0" fromId="241" toId="31">
</dataflow>
<dataflow id="375" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="31">
</dataflow>
<dataflow id="376" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="31">
</dataflow>
<dataflow id="377" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="31">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="32">
</dataflow>
<dataflow id="379" from="current_token_21" to="specmemcore_ln0" fromId="242" toId="32">
</dataflow>
<dataflow id="380" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="32">
</dataflow>
<dataflow id="381" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="32">
</dataflow>
<dataflow id="382" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="32">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="33">
</dataflow>
<dataflow id="384" from="current_token_22" to="specmemcore_ln0" fromId="243" toId="33">
</dataflow>
<dataflow id="385" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="33">
</dataflow>
<dataflow id="386" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="33">
</dataflow>
<dataflow id="387" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="33">
</dataflow>
<dataflow id="388" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="34">
</dataflow>
<dataflow id="389" from="current_token_23" to="specmemcore_ln0" fromId="244" toId="34">
</dataflow>
<dataflow id="390" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="34">
</dataflow>
<dataflow id="391" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="34">
</dataflow>
<dataflow id="392" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="34">
</dataflow>
<dataflow id="393" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="35">
</dataflow>
<dataflow id="394" from="current_token_24" to="specmemcore_ln0" fromId="245" toId="35">
</dataflow>
<dataflow id="395" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="35">
</dataflow>
<dataflow id="396" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="35">
</dataflow>
<dataflow id="397" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="35">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="36">
</dataflow>
<dataflow id="399" from="current_token_25" to="specmemcore_ln0" fromId="246" toId="36">
</dataflow>
<dataflow id="400" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="36">
</dataflow>
<dataflow id="401" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="36">
</dataflow>
<dataflow id="402" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="36">
</dataflow>
<dataflow id="403" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="37">
</dataflow>
<dataflow id="404" from="current_token_26" to="specmemcore_ln0" fromId="247" toId="37">
</dataflow>
<dataflow id="405" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="37">
</dataflow>
<dataflow id="406" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="37">
</dataflow>
<dataflow id="407" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="37">
</dataflow>
<dataflow id="408" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="38">
</dataflow>
<dataflow id="409" from="current_token_27" to="specmemcore_ln0" fromId="248" toId="38">
</dataflow>
<dataflow id="410" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="38">
</dataflow>
<dataflow id="411" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="38">
</dataflow>
<dataflow id="412" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="38">
</dataflow>
<dataflow id="413" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="39">
</dataflow>
<dataflow id="414" from="p_ZZ11llama_layerE13current_token_10" to="specmemcore_ln0" fromId="249" toId="39">
</dataflow>
<dataflow id="415" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="39">
</dataflow>
<dataflow id="416" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="39">
</dataflow>
<dataflow id="417" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="39">
</dataflow>
<dataflow id="418" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="40">
</dataflow>
<dataflow id="419" from="p_ZZ11llama_layerE13current_token_11" to="specmemcore_ln0" fromId="250" toId="40">
</dataflow>
<dataflow id="420" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="40">
</dataflow>
<dataflow id="421" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="40">
</dataflow>
<dataflow id="422" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="40">
</dataflow>
<dataflow id="423" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="41">
</dataflow>
<dataflow id="424" from="p_ZZ11llama_layerE13current_token_12" to="specmemcore_ln0" fromId="251" toId="41">
</dataflow>
<dataflow id="425" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="41">
</dataflow>
<dataflow id="426" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="41">
</dataflow>
<dataflow id="427" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="41">
</dataflow>
<dataflow id="428" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="42">
</dataflow>
<dataflow id="429" from="p_ZZ11llama_layerE13current_token_13" to="specmemcore_ln0" fromId="252" toId="42">
</dataflow>
<dataflow id="430" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="42">
</dataflow>
<dataflow id="431" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="42">
</dataflow>
<dataflow id="432" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="42">
</dataflow>
<dataflow id="433" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="43">
</dataflow>
<dataflow id="434" from="p_ZZ11llama_layerE13current_token_14" to="specmemcore_ln0" fromId="253" toId="43">
</dataflow>
<dataflow id="435" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="43">
</dataflow>
<dataflow id="436" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="43">
</dataflow>
<dataflow id="437" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="43">
</dataflow>
<dataflow id="438" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="279" toId="44">
</dataflow>
<dataflow id="439" from="p_ZZ11llama_layerE13current_token_15" to="specmemcore_ln0" fromId="254" toId="44">
</dataflow>
<dataflow id="440" from="StgValue_282" to="specmemcore_ln0" fromId="282" toId="44">
</dataflow>
<dataflow id="441" from="StgValue_284" to="specmemcore_ln0" fromId="284" toId="44">
</dataflow>
<dataflow id="442" from="StgValue_286" to="specmemcore_ln0" fromId="286" toId="44">
</dataflow>
<dataflow id="444" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="443" toId="45">
</dataflow>
<dataflow id="445" from="gmem2" to="specinterface_ln0" fromId="235" toId="45">
</dataflow>
<dataflow id="447" from="empty_51" to="specinterface_ln0" fromId="446" toId="45">
</dataflow>
<dataflow id="449" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="450" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="452" from="empty_107" to="specinterface_ln0" fromId="451" toId="45">
</dataflow>
<dataflow id="453" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="454" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="456" from="empty_55" to="specinterface_ln0" fromId="455" toId="45">
</dataflow>
<dataflow id="458" from="empty_53" to="specinterface_ln0" fromId="457" toId="45">
</dataflow>
<dataflow id="459" from="empty_107" to="specinterface_ln0" fromId="451" toId="45">
</dataflow>
<dataflow id="461" from="StgValue_460" to="specinterface_ln0" fromId="460" toId="45">
</dataflow>
<dataflow id="462" from="StgValue_460" to="specinterface_ln0" fromId="460" toId="45">
</dataflow>
<dataflow id="464" from="StgValue_463" to="specinterface_ln0" fromId="463" toId="45">
</dataflow>
<dataflow id="465" from="StgValue_460" to="specinterface_ln0" fromId="460" toId="45">
</dataflow>
<dataflow id="466" from="empty_107" to="specinterface_ln0" fromId="451" toId="45">
</dataflow>
<dataflow id="467" from="empty_107" to="specinterface_ln0" fromId="451" toId="45">
</dataflow>
<dataflow id="469" from="StgValue_468" to="specinterface_ln0" fromId="468" toId="45">
</dataflow>
<dataflow id="470" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="471" from="StgValue_448" to="specinterface_ln0" fromId="448" toId="45">
</dataflow>
<dataflow id="473" from="StgValue_472" to="store_ln27" fromId="472" toId="46">
</dataflow>
<dataflow id="474" from="i_4" to="store_ln27" fromId="9" toId="46">
</dataflow>
<dataflow id="475" from="i_4" to="i" fromId="9" toId="48">
</dataflow>
<dataflow id="476" from="i" to="add_ln27" fromId="48" toId="49">
</dataflow>
<dataflow id="478" from="StgValue_477" to="add_ln27" fromId="477" toId="49">
</dataflow>
<dataflow id="480" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="479" toId="50">
</dataflow>
<dataflow id="481" from="gmem2" to="specbitsmap_ln0" fromId="235" toId="50">
</dataflow>
<dataflow id="482" from="i" to="icmp_ln27" fromId="48" toId="51">
</dataflow>
<dataflow id="484" from="StgValue_483" to="icmp_ln27" fromId="483" toId="51">
</dataflow>
<dataflow id="485" from="icmp_ln27" to="br_ln27" fromId="51" toId="52">
</dataflow>
<dataflow id="486" from="i" to="trunc_ln27" fromId="48" toId="53">
</dataflow>
<dataflow id="488" from="_ssdm_op_PartSelect.i6.i10.i32.i32" to="lshr_ln27_1" fromId="487" toId="54">
</dataflow>
<dataflow id="489" from="i" to="lshr_ln27_1" fromId="48" toId="54">
</dataflow>
<dataflow id="491" from="StgValue_490" to="lshr_ln27_1" fromId="490" toId="54">
</dataflow>
<dataflow id="493" from="StgValue_492" to="lshr_ln27_1" fromId="492" toId="54">
</dataflow>
<dataflow id="494" from="lshr_ln27_1" to="zext_ln27_1" fromId="54" toId="55">
</dataflow>
<dataflow id="495" from="current_token" to="current_token_addr" fromId="239" toId="56">
</dataflow>
<dataflow id="497" from="StgValue_496" to="current_token_addr" fromId="496" toId="56">
</dataflow>
<dataflow id="498" from="zext_ln27_1" to="current_token_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="499" from="current_token_19" to="current_token_19_addr" fromId="240" toId="57">
</dataflow>
<dataflow id="500" from="StgValue_496" to="current_token_19_addr" fromId="496" toId="57">
</dataflow>
<dataflow id="501" from="zext_ln27_1" to="current_token_19_addr" fromId="55" toId="57">
</dataflow>
<dataflow id="502" from="current_token_20" to="current_token_20_addr" fromId="241" toId="58">
</dataflow>
<dataflow id="503" from="StgValue_496" to="current_token_20_addr" fromId="496" toId="58">
</dataflow>
<dataflow id="504" from="zext_ln27_1" to="current_token_20_addr" fromId="55" toId="58">
</dataflow>
<dataflow id="505" from="current_token_21" to="current_token_21_addr" fromId="242" toId="59">
</dataflow>
<dataflow id="506" from="StgValue_496" to="current_token_21_addr" fromId="496" toId="59">
</dataflow>
<dataflow id="507" from="zext_ln27_1" to="current_token_21_addr" fromId="55" toId="59">
</dataflow>
<dataflow id="508" from="current_token_22" to="current_token_22_addr" fromId="243" toId="60">
</dataflow>
<dataflow id="509" from="StgValue_496" to="current_token_22_addr" fromId="496" toId="60">
</dataflow>
<dataflow id="510" from="zext_ln27_1" to="current_token_22_addr" fromId="55" toId="60">
</dataflow>
<dataflow id="511" from="current_token_23" to="current_token_23_addr" fromId="244" toId="61">
</dataflow>
<dataflow id="512" from="StgValue_496" to="current_token_23_addr" fromId="496" toId="61">
</dataflow>
<dataflow id="513" from="zext_ln27_1" to="current_token_23_addr" fromId="55" toId="61">
</dataflow>
<dataflow id="514" from="current_token_24" to="current_token_24_addr" fromId="245" toId="62">
</dataflow>
<dataflow id="515" from="StgValue_496" to="current_token_24_addr" fromId="496" toId="62">
</dataflow>
<dataflow id="516" from="zext_ln27_1" to="current_token_24_addr" fromId="55" toId="62">
</dataflow>
<dataflow id="517" from="current_token_25" to="current_token_25_addr" fromId="246" toId="63">
</dataflow>
<dataflow id="518" from="StgValue_496" to="current_token_25_addr" fromId="496" toId="63">
</dataflow>
<dataflow id="519" from="zext_ln27_1" to="current_token_25_addr" fromId="55" toId="63">
</dataflow>
<dataflow id="520" from="current_token_26" to="current_token_26_addr" fromId="247" toId="64">
</dataflow>
<dataflow id="521" from="StgValue_496" to="current_token_26_addr" fromId="496" toId="64">
</dataflow>
<dataflow id="522" from="zext_ln27_1" to="current_token_26_addr" fromId="55" toId="64">
</dataflow>
<dataflow id="523" from="current_token_27" to="current_token_27_addr" fromId="248" toId="65">
</dataflow>
<dataflow id="524" from="StgValue_496" to="current_token_27_addr" fromId="496" toId="65">
</dataflow>
<dataflow id="525" from="zext_ln27_1" to="current_token_27_addr" fromId="55" toId="65">
</dataflow>
<dataflow id="526" from="p_ZZ11llama_layerE13current_token_10" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="249" toId="66">
</dataflow>
<dataflow id="527" from="StgValue_496" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="496" toId="66">
</dataflow>
<dataflow id="528" from="zext_ln27_1" to="p_ZZ11llama_layerE13current_token_10_addr" fromId="55" toId="66">
</dataflow>
<dataflow id="529" from="p_ZZ11llama_layerE13current_token_11" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="250" toId="67">
</dataflow>
<dataflow id="530" from="StgValue_496" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="496" toId="67">
</dataflow>
<dataflow id="531" from="zext_ln27_1" to="p_ZZ11llama_layerE13current_token_11_addr" fromId="55" toId="67">
</dataflow>
<dataflow id="532" from="p_ZZ11llama_layerE13current_token_12" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="251" toId="68">
</dataflow>
<dataflow id="533" from="StgValue_496" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="496" toId="68">
</dataflow>
<dataflow id="534" from="zext_ln27_1" to="p_ZZ11llama_layerE13current_token_12_addr" fromId="55" toId="68">
</dataflow>
<dataflow id="535" from="p_ZZ11llama_layerE13current_token_13" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="252" toId="69">
</dataflow>
<dataflow id="536" from="StgValue_496" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="496" toId="69">
</dataflow>
<dataflow id="537" from="zext_ln27_1" to="p_ZZ11llama_layerE13current_token_13_addr" fromId="55" toId="69">
</dataflow>
<dataflow id="538" from="p_ZZ11llama_layerE13current_token_14" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="253" toId="70">
</dataflow>
<dataflow id="539" from="StgValue_496" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="496" toId="70">
</dataflow>
<dataflow id="540" from="zext_ln27_1" to="p_ZZ11llama_layerE13current_token_14_addr" fromId="55" toId="70">
</dataflow>
<dataflow id="541" from="p_ZZ11llama_layerE13current_token_15" to="llama_layer_current_token" fromId="254" toId="71">
</dataflow>
<dataflow id="542" from="StgValue_496" to="llama_layer_current_token" fromId="496" toId="71">
</dataflow>
<dataflow id="543" from="zext_ln27_1" to="llama_layer_current_token" fromId="55" toId="71">
</dataflow>
<dataflow id="544" from="current_token_addr" to="muxLogicRAMAddr_to_current_token_load" fromId="56" toId="72">
</dataflow>
<dataflow id="545" from="current_token_addr" to="current_token_load" fromId="56" toId="73">
</dataflow>
<dataflow id="546" from="current_token_19_addr" to="muxLogicRAMAddr_to_current_token_19_load" fromId="57" toId="74">
</dataflow>
<dataflow id="547" from="current_token_19_addr" to="current_token_19_load" fromId="57" toId="75">
</dataflow>
<dataflow id="548" from="current_token_20_addr" to="muxLogicRAMAddr_to_current_token_20_load" fromId="58" toId="76">
</dataflow>
<dataflow id="549" from="current_token_20_addr" to="current_token_20_load" fromId="58" toId="77">
</dataflow>
<dataflow id="550" from="current_token_21_addr" to="muxLogicRAMAddr_to_current_token_21_load" fromId="59" toId="78">
</dataflow>
<dataflow id="551" from="current_token_21_addr" to="current_token_21_load" fromId="59" toId="79">
</dataflow>
<dataflow id="552" from="current_token_22_addr" to="muxLogicRAMAddr_to_current_token_22_load" fromId="60" toId="80">
</dataflow>
<dataflow id="553" from="current_token_22_addr" to="current_token_22_load" fromId="60" toId="81">
</dataflow>
<dataflow id="554" from="current_token_23_addr" to="muxLogicRAMAddr_to_current_token_23_load" fromId="61" toId="82">
</dataflow>
<dataflow id="555" from="current_token_23_addr" to="current_token_23_load" fromId="61" toId="83">
</dataflow>
<dataflow id="556" from="current_token_24_addr" to="muxLogicRAMAddr_to_current_token_24_load" fromId="62" toId="84">
</dataflow>
<dataflow id="557" from="current_token_24_addr" to="current_token_24_load" fromId="62" toId="85">
</dataflow>
<dataflow id="558" from="current_token_25_addr" to="muxLogicRAMAddr_to_current_token_25_load" fromId="63" toId="86">
</dataflow>
<dataflow id="559" from="current_token_25_addr" to="current_token_25_load" fromId="63" toId="87">
</dataflow>
<dataflow id="560" from="current_token_26_addr" to="muxLogicRAMAddr_to_current_token_26_load" fromId="64" toId="88">
</dataflow>
<dataflow id="561" from="current_token_26_addr" to="current_token_26_load" fromId="64" toId="89">
</dataflow>
<dataflow id="562" from="current_token_27_addr" to="muxLogicRAMAddr_to_current_token_27_load" fromId="65" toId="90">
</dataflow>
<dataflow id="563" from="current_token_27_addr" to="current_token_27_load" fromId="65" toId="91">
</dataflow>
<dataflow id="564" from="p_ZZ11llama_layerE13current_token_10_addr" to="muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load" fromId="66" toId="92">
</dataflow>
<dataflow id="565" from="p_ZZ11llama_layerE13current_token_10_addr" to="p_ZZ11llama_layerE13current_token_10_load" fromId="66" toId="93">
</dataflow>
<dataflow id="566" from="p_ZZ11llama_layerE13current_token_11_addr" to="muxLogicRAMAddr_to_llama_layer_current_token_218" fromId="67" toId="94">
</dataflow>
<dataflow id="567" from="p_ZZ11llama_layerE13current_token_11_addr" to="llama_layer_current_token_218" fromId="67" toId="95">
</dataflow>
<dataflow id="568" from="p_ZZ11llama_layerE13current_token_12_addr" to="muxLogicRAMAddr_to_llama_layer_current_token_219" fromId="68" toId="96">
</dataflow>
<dataflow id="569" from="p_ZZ11llama_layerE13current_token_12_addr" to="llama_layer_current_token_219" fromId="68" toId="97">
</dataflow>
<dataflow id="570" from="p_ZZ11llama_layerE13current_token_13_addr" to="muxLogicRAMAddr_to_llama_layer_current_token_220" fromId="69" toId="98">
</dataflow>
<dataflow id="571" from="p_ZZ11llama_layerE13current_token_13_addr" to="llama_layer_current_token_220" fromId="69" toId="99">
</dataflow>
<dataflow id="572" from="p_ZZ11llama_layerE13current_token_14_addr" to="muxLogicRAMAddr_to_llama_layer_current_token_221" fromId="70" toId="100">
</dataflow>
<dataflow id="573" from="p_ZZ11llama_layerE13current_token_14_addr" to="llama_layer_current_token_221" fromId="70" toId="101">
</dataflow>
<dataflow id="574" from="llama_layer_current_token" to="muxLogicRAMAddr_to_llama_layer_current_token_222" fromId="71" toId="102">
</dataflow>
<dataflow id="575" from="llama_layer_current_token" to="llama_layer_current_token_222" fromId="71" toId="103">
</dataflow>
<dataflow id="576" from="trunc_ln27" to="switch_ln28" fromId="53" toId="104">
</dataflow>
<dataflow id="578" from="StgValue_577" to="switch_ln28" fromId="577" toId="104">
</dataflow>
<dataflow id="580" from="StgValue_579" to="switch_ln28" fromId="579" toId="104">
</dataflow>
<dataflow id="582" from="StgValue_581" to="switch_ln28" fromId="581" toId="104">
</dataflow>
<dataflow id="584" from="StgValue_583" to="switch_ln28" fromId="583" toId="104">
</dataflow>
<dataflow id="586" from="StgValue_585" to="switch_ln28" fromId="585" toId="104">
</dataflow>
<dataflow id="588" from="StgValue_587" to="switch_ln28" fromId="587" toId="104">
</dataflow>
<dataflow id="590" from="StgValue_589" to="switch_ln28" fromId="589" toId="104">
</dataflow>
<dataflow id="592" from="StgValue_591" to="switch_ln28" fromId="591" toId="104">
</dataflow>
<dataflow id="594" from="StgValue_593" to="switch_ln28" fromId="593" toId="104">
</dataflow>
<dataflow id="596" from="StgValue_595" to="switch_ln28" fromId="595" toId="104">
</dataflow>
<dataflow id="598" from="StgValue_597" to="switch_ln28" fromId="597" toId="104">
</dataflow>
<dataflow id="600" from="StgValue_599" to="switch_ln28" fromId="599" toId="104">
</dataflow>
<dataflow id="602" from="StgValue_601" to="switch_ln28" fromId="601" toId="104">
</dataflow>
<dataflow id="604" from="StgValue_603" to="switch_ln28" fromId="603" toId="104">
</dataflow>
<dataflow id="606" from="StgValue_605" to="switch_ln28" fromId="605" toId="104">
</dataflow>
<dataflow id="607" from="add_ln27" to="store_ln27" fromId="49" toId="105">
</dataflow>
<dataflow id="608" from="i_4" to="store_ln27" fromId="9" toId="105">
</dataflow>
<dataflow id="609" from="current_token_addr" to="current_token_load" fromId="56" toId="107">
</dataflow>
<dataflow id="610" from="current_token_19_addr" to="current_token_19_load" fromId="57" toId="108">
</dataflow>
<dataflow id="611" from="current_token_20_addr" to="current_token_20_load" fromId="58" toId="109">
</dataflow>
<dataflow id="612" from="current_token_21_addr" to="current_token_21_load" fromId="59" toId="110">
</dataflow>
<dataflow id="613" from="current_token_22_addr" to="current_token_22_load" fromId="60" toId="111">
</dataflow>
<dataflow id="614" from="current_token_23_addr" to="current_token_23_load" fromId="61" toId="112">
</dataflow>
<dataflow id="615" from="current_token_24_addr" to="current_token_24_load" fromId="62" toId="113">
</dataflow>
<dataflow id="616" from="current_token_25_addr" to="current_token_25_load" fromId="63" toId="114">
</dataflow>
<dataflow id="617" from="current_token_26_addr" to="current_token_26_load" fromId="64" toId="115">
</dataflow>
<dataflow id="618" from="current_token_27_addr" to="current_token_27_load" fromId="65" toId="116">
</dataflow>
<dataflow id="619" from="p_ZZ11llama_layerE13current_token_10_addr" to="p_ZZ11llama_layerE13current_token_10_load" fromId="66" toId="117">
</dataflow>
<dataflow id="620" from="p_ZZ11llama_layerE13current_token_11_addr" to="llama_layer_current_token_218" fromId="67" toId="118">
</dataflow>
<dataflow id="621" from="p_ZZ11llama_layerE13current_token_12_addr" to="llama_layer_current_token_219" fromId="68" toId="119">
</dataflow>
<dataflow id="622" from="p_ZZ11llama_layerE13current_token_13_addr" to="llama_layer_current_token_220" fromId="69" toId="120">
</dataflow>
<dataflow id="623" from="p_ZZ11llama_layerE13current_token_14_addr" to="llama_layer_current_token_221" fromId="70" toId="121">
</dataflow>
<dataflow id="624" from="llama_layer_current_token" to="llama_layer_current_token_222" fromId="71" toId="122">
</dataflow>
<dataflow id="626" from="_ssdm_op_SparseMux.ap_auto.16float.float.i4" to="tmp_3" fromId="625" toId="123">
</dataflow>
<dataflow id="627" from="StgValue_577" to="tmp_3" fromId="577" toId="123">
</dataflow>
<dataflow id="628" from="current_token_load" to="tmp_3" fromId="107" toId="123">
</dataflow>
<dataflow id="629" from="StgValue_579" to="tmp_3" fromId="579" toId="123">
</dataflow>
<dataflow id="630" from="current_token_19_load" to="tmp_3" fromId="108" toId="123">
</dataflow>
<dataflow id="631" from="StgValue_581" to="tmp_3" fromId="581" toId="123">
</dataflow>
<dataflow id="632" from="current_token_20_load" to="tmp_3" fromId="109" toId="123">
</dataflow>
<dataflow id="633" from="StgValue_583" to="tmp_3" fromId="583" toId="123">
</dataflow>
<dataflow id="634" from="current_token_21_load" to="tmp_3" fromId="110" toId="123">
</dataflow>
<dataflow id="635" from="StgValue_585" to="tmp_3" fromId="585" toId="123">
</dataflow>
<dataflow id="636" from="current_token_22_load" to="tmp_3" fromId="111" toId="123">
</dataflow>
<dataflow id="637" from="StgValue_587" to="tmp_3" fromId="587" toId="123">
</dataflow>
<dataflow id="638" from="current_token_23_load" to="tmp_3" fromId="112" toId="123">
</dataflow>
<dataflow id="639" from="StgValue_589" to="tmp_3" fromId="589" toId="123">
</dataflow>
<dataflow id="640" from="current_token_24_load" to="tmp_3" fromId="113" toId="123">
</dataflow>
<dataflow id="641" from="StgValue_591" to="tmp_3" fromId="591" toId="123">
</dataflow>
<dataflow id="642" from="current_token_25_load" to="tmp_3" fromId="114" toId="123">
</dataflow>
<dataflow id="643" from="StgValue_593" to="tmp_3" fromId="593" toId="123">
</dataflow>
<dataflow id="644" from="current_token_26_load" to="tmp_3" fromId="115" toId="123">
</dataflow>
<dataflow id="645" from="StgValue_595" to="tmp_3" fromId="595" toId="123">
</dataflow>
<dataflow id="646" from="current_token_27_load" to="tmp_3" fromId="116" toId="123">
</dataflow>
<dataflow id="647" from="StgValue_597" to="tmp_3" fromId="597" toId="123">
</dataflow>
<dataflow id="648" from="p_ZZ11llama_layerE13current_token_10_load" to="tmp_3" fromId="117" toId="123">
</dataflow>
<dataflow id="649" from="StgValue_599" to="tmp_3" fromId="599" toId="123">
</dataflow>
<dataflow id="650" from="llama_layer_current_token_218" to="tmp_3" fromId="118" toId="123">
</dataflow>
<dataflow id="651" from="StgValue_601" to="tmp_3" fromId="601" toId="123">
</dataflow>
<dataflow id="652" from="llama_layer_current_token_219" to="tmp_3" fromId="119" toId="123">
</dataflow>
<dataflow id="653" from="StgValue_603" to="tmp_3" fromId="603" toId="123">
</dataflow>
<dataflow id="654" from="llama_layer_current_token_220" to="tmp_3" fromId="120" toId="123">
</dataflow>
<dataflow id="655" from="StgValue_605" to="tmp_3" fromId="605" toId="123">
</dataflow>
<dataflow id="656" from="llama_layer_current_token_221" to="tmp_3" fromId="121" toId="123">
</dataflow>
<dataflow id="658" from="StgValue_657" to="tmp_3" fromId="657" toId="123">
</dataflow>
<dataflow id="659" from="llama_layer_current_token_222" to="tmp_3" fromId="122" toId="123">
</dataflow>
<dataflow id="661" from="StgValue_660" to="tmp_3" fromId="660" toId="123">
</dataflow>
<dataflow id="662" from="trunc_ln27" to="tmp_3" fromId="53" toId="123">
</dataflow>
<dataflow id="663" from="tmp_3" to="muxLogicI0_to_mul10_i" fromId="123" toId="124">
</dataflow>
<dataflow id="664" from="norm_1_read" to="muxLogicI1_to_mul10_i" fromId="10" toId="125">
</dataflow>
<dataflow id="665" from="tmp_3" to="mul10_i" fromId="123" toId="126">
</dataflow>
<dataflow id="666" from="norm_1_read" to="mul10_i" fromId="10" toId="126">
</dataflow>
<dataflow id="667" from="gmem2" to="gmem2_addr" fromId="235" toId="127">
</dataflow>
<dataflow id="668" from="sext_ln27_1_cast" to="gmem2_addr" fromId="12" toId="127">
</dataflow>
<dataflow id="670" from="_ssdm_op_Read.m_axi.p1i32" to="gmem2_addr_read" fromId="669" toId="129">
</dataflow>
<dataflow id="671" from="gmem2_addr" to="gmem2_addr_read" fromId="127" toId="129">
</dataflow>
<dataflow id="672" from="gmem2_addr_read" to="bitcast_ln28" fromId="129" toId="130">
</dataflow>
<dataflow id="673" from="mul10_i" to="muxLogicI0_to_mul13_i" fromId="126" toId="131">
</dataflow>
<dataflow id="674" from="bitcast_ln28" to="muxLogicI1_to_mul13_i" fromId="130" toId="132">
</dataflow>
<dataflow id="675" from="mul10_i" to="mul13_i" fromId="126" toId="133">
</dataflow>
<dataflow id="676" from="bitcast_ln28" to="mul13_i" fromId="130" toId="133">
</dataflow>
<dataflow id="678" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="677" toId="134">
</dataflow>
<dataflow id="679" from="StgValue_468" to="specpipeline_ln27" fromId="468" toId="134">
</dataflow>
<dataflow id="680" from="StgValue_448" to="specpipeline_ln27" fromId="448" toId="134">
</dataflow>
<dataflow id="681" from="StgValue_448" to="specpipeline_ln27" fromId="448" toId="134">
</dataflow>
<dataflow id="682" from="StgValue_448" to="specpipeline_ln27" fromId="448" toId="134">
</dataflow>
<dataflow id="683" from="empty_107" to="specpipeline_ln27" fromId="451" toId="134">
</dataflow>
<dataflow id="685" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="684" toId="135">
</dataflow>
<dataflow id="687" from="StgValue_686" to="speclooptripcount_ln27" fromId="686" toId="135">
</dataflow>
<dataflow id="688" from="StgValue_686" to="speclooptripcount_ln27" fromId="686" toId="135">
</dataflow>
<dataflow id="689" from="StgValue_686" to="speclooptripcount_ln27" fromId="686" toId="135">
</dataflow>
<dataflow id="691" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="690" toId="136">
</dataflow>
<dataflow id="693" from="empty_71" to="specloopname_ln27" fromId="692" toId="136">
</dataflow>
<dataflow id="694" from="norm_output" to="norm_output_addr" fromId="238" toId="137">
</dataflow>
<dataflow id="695" from="StgValue_496" to="norm_output_addr" fromId="496" toId="137">
</dataflow>
<dataflow id="696" from="zext_ln27_1" to="norm_output_addr" fromId="55" toId="137">
</dataflow>
<dataflow id="697" from="norm_output_35" to="norm_output_35_addr" fromId="255" toId="138">
</dataflow>
<dataflow id="698" from="StgValue_496" to="norm_output_35_addr" fromId="496" toId="138">
</dataflow>
<dataflow id="699" from="zext_ln27_1" to="norm_output_35_addr" fromId="55" toId="138">
</dataflow>
<dataflow id="700" from="norm_output_36" to="norm_output_36_addr" fromId="256" toId="139">
</dataflow>
<dataflow id="701" from="StgValue_496" to="norm_output_36_addr" fromId="496" toId="139">
</dataflow>
<dataflow id="702" from="zext_ln27_1" to="norm_output_36_addr" fromId="55" toId="139">
</dataflow>
<dataflow id="703" from="norm_output_37" to="norm_output_37_addr" fromId="257" toId="140">
</dataflow>
<dataflow id="704" from="StgValue_496" to="norm_output_37_addr" fromId="496" toId="140">
</dataflow>
<dataflow id="705" from="zext_ln27_1" to="norm_output_37_addr" fromId="55" toId="140">
</dataflow>
<dataflow id="706" from="norm_output_38" to="norm_output_38_addr" fromId="258" toId="141">
</dataflow>
<dataflow id="707" from="StgValue_496" to="norm_output_38_addr" fromId="496" toId="141">
</dataflow>
<dataflow id="708" from="zext_ln27_1" to="norm_output_38_addr" fromId="55" toId="141">
</dataflow>
<dataflow id="709" from="norm_output_39" to="norm_output_39_addr" fromId="259" toId="142">
</dataflow>
<dataflow id="710" from="StgValue_496" to="norm_output_39_addr" fromId="496" toId="142">
</dataflow>
<dataflow id="711" from="zext_ln27_1" to="norm_output_39_addr" fromId="55" toId="142">
</dataflow>
<dataflow id="712" from="norm_output_40" to="norm_output_40_addr" fromId="260" toId="143">
</dataflow>
<dataflow id="713" from="StgValue_496" to="norm_output_40_addr" fromId="496" toId="143">
</dataflow>
<dataflow id="714" from="zext_ln27_1" to="norm_output_40_addr" fromId="55" toId="143">
</dataflow>
<dataflow id="715" from="norm_output_41" to="norm_output_41_addr" fromId="261" toId="144">
</dataflow>
<dataflow id="716" from="StgValue_496" to="norm_output_41_addr" fromId="496" toId="144">
</dataflow>
<dataflow id="717" from="zext_ln27_1" to="norm_output_41_addr" fromId="55" toId="144">
</dataflow>
<dataflow id="718" from="norm_output_42" to="norm_output_42_addr" fromId="262" toId="145">
</dataflow>
<dataflow id="719" from="StgValue_496" to="norm_output_42_addr" fromId="496" toId="145">
</dataflow>
<dataflow id="720" from="zext_ln27_1" to="norm_output_42_addr" fromId="55" toId="145">
</dataflow>
<dataflow id="721" from="norm_output_43" to="norm_output_43_addr" fromId="263" toId="146">
</dataflow>
<dataflow id="722" from="StgValue_496" to="norm_output_43_addr" fromId="496" toId="146">
</dataflow>
<dataflow id="723" from="zext_ln27_1" to="norm_output_43_addr" fromId="55" toId="146">
</dataflow>
<dataflow id="724" from="p_ZZ11llama_layerE11norm_output_10" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="264" toId="147">
</dataflow>
<dataflow id="725" from="StgValue_496" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="496" toId="147">
</dataflow>
<dataflow id="726" from="zext_ln27_1" to="p_ZZ11llama_layerE11norm_output_10_addr" fromId="55" toId="147">
</dataflow>
<dataflow id="727" from="p_ZZ11llama_layerE11norm_output_11" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="265" toId="148">
</dataflow>
<dataflow id="728" from="StgValue_496" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="496" toId="148">
</dataflow>
<dataflow id="729" from="zext_ln27_1" to="p_ZZ11llama_layerE11norm_output_11_addr" fromId="55" toId="148">
</dataflow>
<dataflow id="730" from="p_ZZ11llama_layerE11norm_output_12" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="266" toId="149">
</dataflow>
<dataflow id="731" from="StgValue_496" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="496" toId="149">
</dataflow>
<dataflow id="732" from="zext_ln27_1" to="p_ZZ11llama_layerE11norm_output_12_addr" fromId="55" toId="149">
</dataflow>
<dataflow id="733" from="p_ZZ11llama_layerE11norm_output_13" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="267" toId="150">
</dataflow>
<dataflow id="734" from="StgValue_496" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="496" toId="150">
</dataflow>
<dataflow id="735" from="zext_ln27_1" to="p_ZZ11llama_layerE11norm_output_13_addr" fromId="55" toId="150">
</dataflow>
<dataflow id="736" from="p_ZZ11llama_layerE11norm_output_14" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="268" toId="151">
</dataflow>
<dataflow id="737" from="StgValue_496" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="496" toId="151">
</dataflow>
<dataflow id="738" from="zext_ln27_1" to="p_ZZ11llama_layerE11norm_output_14_addr" fromId="55" toId="151">
</dataflow>
<dataflow id="739" from="p_ZZ11llama_layerE11norm_output_15" to="llama_layer_norm_output" fromId="269" toId="152">
</dataflow>
<dataflow id="740" from="StgValue_496" to="llama_layer_norm_output" fromId="496" toId="152">
</dataflow>
<dataflow id="741" from="zext_ln27_1" to="llama_layer_norm_output" fromId="55" toId="152">
</dataflow>
<dataflow id="742" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="153">
</dataflow>
<dataflow id="743" from="p_ZZ11llama_layerE11norm_output_14_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="151" toId="154">
</dataflow>
<dataflow id="744" from="mul13_i" to="store_ln28" fromId="133" toId="155">
</dataflow>
<dataflow id="745" from="p_ZZ11llama_layerE11norm_output_14_addr" to="store_ln28" fromId="151" toId="155">
</dataflow>
<dataflow id="746" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="157">
</dataflow>
<dataflow id="747" from="p_ZZ11llama_layerE11norm_output_13_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="150" toId="158">
</dataflow>
<dataflow id="748" from="mul13_i" to="store_ln28" fromId="133" toId="159">
</dataflow>
<dataflow id="749" from="p_ZZ11llama_layerE11norm_output_13_addr" to="store_ln28" fromId="150" toId="159">
</dataflow>
<dataflow id="750" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="161">
</dataflow>
<dataflow id="751" from="p_ZZ11llama_layerE11norm_output_12_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="149" toId="162">
</dataflow>
<dataflow id="752" from="mul13_i" to="store_ln28" fromId="133" toId="163">
</dataflow>
<dataflow id="753" from="p_ZZ11llama_layerE11norm_output_12_addr" to="store_ln28" fromId="149" toId="163">
</dataflow>
<dataflow id="754" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="165">
</dataflow>
<dataflow id="755" from="p_ZZ11llama_layerE11norm_output_11_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="148" toId="166">
</dataflow>
<dataflow id="756" from="mul13_i" to="store_ln28" fromId="133" toId="167">
</dataflow>
<dataflow id="757" from="p_ZZ11llama_layerE11norm_output_11_addr" to="store_ln28" fromId="148" toId="167">
</dataflow>
<dataflow id="758" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="169">
</dataflow>
<dataflow id="759" from="p_ZZ11llama_layerE11norm_output_10_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="147" toId="170">
</dataflow>
<dataflow id="760" from="mul13_i" to="store_ln28" fromId="133" toId="171">
</dataflow>
<dataflow id="761" from="p_ZZ11llama_layerE11norm_output_10_addr" to="store_ln28" fromId="147" toId="171">
</dataflow>
<dataflow id="762" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="173">
</dataflow>
<dataflow id="763" from="norm_output_43_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="146" toId="174">
</dataflow>
<dataflow id="764" from="mul13_i" to="store_ln28" fromId="133" toId="175">
</dataflow>
<dataflow id="765" from="norm_output_43_addr" to="store_ln28" fromId="146" toId="175">
</dataflow>
<dataflow id="766" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="177">
</dataflow>
<dataflow id="767" from="norm_output_42_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="145" toId="178">
</dataflow>
<dataflow id="768" from="mul13_i" to="store_ln28" fromId="133" toId="179">
</dataflow>
<dataflow id="769" from="norm_output_42_addr" to="store_ln28" fromId="145" toId="179">
</dataflow>
<dataflow id="770" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="181">
</dataflow>
<dataflow id="771" from="norm_output_41_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="144" toId="182">
</dataflow>
<dataflow id="772" from="mul13_i" to="store_ln28" fromId="133" toId="183">
</dataflow>
<dataflow id="773" from="norm_output_41_addr" to="store_ln28" fromId="144" toId="183">
</dataflow>
<dataflow id="774" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="185">
</dataflow>
<dataflow id="775" from="norm_output_40_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="143" toId="186">
</dataflow>
<dataflow id="776" from="mul13_i" to="store_ln28" fromId="133" toId="187">
</dataflow>
<dataflow id="777" from="norm_output_40_addr" to="store_ln28" fromId="143" toId="187">
</dataflow>
<dataflow id="778" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="189">
</dataflow>
<dataflow id="779" from="norm_output_39_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="142" toId="190">
</dataflow>
<dataflow id="780" from="mul13_i" to="store_ln28" fromId="133" toId="191">
</dataflow>
<dataflow id="781" from="norm_output_39_addr" to="store_ln28" fromId="142" toId="191">
</dataflow>
<dataflow id="782" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="193">
</dataflow>
<dataflow id="783" from="norm_output_38_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="141" toId="194">
</dataflow>
<dataflow id="784" from="mul13_i" to="store_ln28" fromId="133" toId="195">
</dataflow>
<dataflow id="785" from="norm_output_38_addr" to="store_ln28" fromId="141" toId="195">
</dataflow>
<dataflow id="786" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="197">
</dataflow>
<dataflow id="787" from="norm_output_37_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="140" toId="198">
</dataflow>
<dataflow id="788" from="mul13_i" to="store_ln28" fromId="133" toId="199">
</dataflow>
<dataflow id="789" from="norm_output_37_addr" to="store_ln28" fromId="140" toId="199">
</dataflow>
<dataflow id="790" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="201">
</dataflow>
<dataflow id="791" from="norm_output_36_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="139" toId="202">
</dataflow>
<dataflow id="792" from="mul13_i" to="store_ln28" fromId="133" toId="203">
</dataflow>
<dataflow id="793" from="norm_output_36_addr" to="store_ln28" fromId="139" toId="203">
</dataflow>
<dataflow id="794" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="205">
</dataflow>
<dataflow id="795" from="norm_output_35_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="138" toId="206">
</dataflow>
<dataflow id="796" from="mul13_i" to="store_ln28" fromId="133" toId="207">
</dataflow>
<dataflow id="797" from="norm_output_35_addr" to="store_ln28" fromId="138" toId="207">
</dataflow>
<dataflow id="798" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="209">
</dataflow>
<dataflow id="799" from="norm_output_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="137" toId="210">
</dataflow>
<dataflow id="800" from="mul13_i" to="store_ln28" fromId="133" toId="211">
</dataflow>
<dataflow id="801" from="norm_output_addr" to="store_ln28" fromId="137" toId="211">
</dataflow>
<dataflow id="802" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="133" toId="213">
</dataflow>
<dataflow id="803" from="llama_layer_norm_output" to="muxLogicRAMAddr_to_store_ln28" fromId="152" toId="214">
</dataflow>
<dataflow id="804" from="mul13_i" to="store_ln28" fromId="133" toId="215">
</dataflow>
<dataflow id="805" from="llama_layer_norm_output" to="store_ln28" fromId="152" toId="215">
</dataflow>
<dataflow id="806" from="icmp_ln27" to="StgValue_2" fromId="51" toId="2">
</dataflow>
<dataflow id="807" from="trunc_ln27" to="StgValue_7" fromId="53" toId="7">
</dataflow>
<dataflow id="808" from="icmp_ln27" to="StgValue_6" fromId="51" toId="6">
</dataflow>
</dataflows>


</stg>
