set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {pc_logic.vho pc_logic_vhd.sdo}}
	{{"Fast Model"} {pc_logic_fast.vho pc_logic_vhd_fast.sdo}}
}
