// Seed: 2034431678
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  input wire id_23;
  assign module_1.id_11 = 0;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_30;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    output wand id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri1 id_6,
    input wand id_7,
    output supply0 id_8,
    input wire id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12,
    output supply0 id_13,
    input wire id_14,
    input wand id_15,
    input uwire id_16
    , id_26,
    input tri0 id_17,
    input wor id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri0 id_21,
    input wand id_22,
    input tri id_23,
    input tri0 id_24
);
  parameter id_27 = (-1);
  module_0 modCall_1 (
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27,
      id_26,
      id_26,
      id_26,
      id_27,
      id_26,
      id_27
  );
  final $signed(2);
  ;
  wire  id_28;
  logic id_29;
  ;
  assign id_3 = ~id_2;
endmodule
