$date
	Sun Oct 23 09:53:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#353230
b1 &
b1 %
1$
b1 !
1"
#353231
0"
#353234
1#
#353238
b0 &
0#
b0 %
0$
#1295584
b101 !
1"
#1295586
b101 &
b101 %
1$
#1295587
0"
#1295590
b10000 &
b10000 %
#1295594
b1000 &
b1000 %
#1295598
b100 &
b100 %
#1295602
b10 &
b10 %
#1295606
b1 &
1#
b1 %
#1295610
b0 &
b0 %
0#
0$
#2335212
b11110 !
1"
#2335214
b11110 &
b11110 %
1$
#2335215
0"
#2335218
b1111 &
b1111 %
#2335222
b101110 &
b101110 %
#2335226
b10111 &
b10111 %
#2335230
b1000110 &
b1000110 %
#2335234
b100011 &
b100011 %
#2335238
b1101010 &
b1101010 %
#2335242
b110101 &
b110101 %
#2335246
b10100000 &
b10100000 %
#2335250
b1010000 &
b1010000 %
#2335254
b101000 &
b101000 %
#2335258
b10100 &
b10100 %
#2335262
b1010 &
b1010 %
#2335266
b101 &
b101 %
#2335270
b10000 &
b10000 %
#2335274
b1000 &
b1000 %
#2335278
b100 &
b100 %
#2335282
b10 &
b10 %
#2335286
b1 &
1#
b1 %
#2335290
b0 &
b0 %
0#
0$
#4500012
