AArch64 MP.RF+cachesyncisb+ctrlisb-rfi-ctrlisb
"CacheSyncIsbdWW Rfe DpCtrlIsbdW Rfi DpCtrlIsbdR Fife"
Cycle=Rfi DpCtrlIsbdR Fife CacheSyncIsbdWW Rfe DpCtrlIsbdW
Relax=Fife
Safe=Rfi Rfe CacheSyncIsbdWW DpCtrlIsbdW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif
Orig=CacheSyncIsbdWW Rfe DpCtrlIsbdW Rfi DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P1:Lself05; 0:X2=0x1; 0:X3=x;
1:X1=x; 1:X2=0x1; 1:X3=y;
}
 P0          | P1           ;
 STR W0,[X1] | LDR W0,[X1]  ;
 DC CVAU,X1  | CBNZ W0,LC00 ;
 DSB ISH     | LC00:        ;
 IC IVAU,X1  | ISB          ;
 DSB ISH     | STR W2,[X3]  ;
 ISB         | LDR W4,[X3]  ;
 STR W2,[X3] | CBNZ W4,LC01 ;
             | LC01:        ;
             | ISB          ;
             | Lself05:     ;
             | B L02        ;
             | MOV W5,#2    ;
             | B L03        ;
             | L02:         ;
             | MOV W5,#1    ;
             | L03:         ;
exists
(1:X0=0x1 /\ 1:X4=0x1 /\ 1:X5=0x1)
