// Seed: 15934420
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input wire id_6,
    input supply1 id_7,
    output uwire id_8
);
  assign id_0 = id_6;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
    , id_14,
    input wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    output wand id_12
);
  assign id_14[1+1] = 1;
  module_0(
      id_8, id_9, id_6, id_12, id_5, id_8, id_6, id_5, id_4
  );
endmodule
