Release 6.3i - netgen G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Reading design dz_main.nga ...
  Flattening design ...
  Flattening design completed.
  Specializing design ...
  Specializing design completed.
  Preping physical only global signals ...
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist dz_main_timesim.vhd ...
Writing VHDL SDF file dz_main_timesim.sdf ...
Total memory usage is 34352 kilobytes
