#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Mar  7 14:17:12 2018
# Process ID: 25400
# Current directory: /home/sushant/Desktop/col216 lab/216_assignments
# Command line: vivado
# Log file: /home/sushant/Desktop/col216 lab/216_assignments/vivado.log
# Journal file: /home/sushant/Desktop/col216 lab/216_assignments/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.xpr}
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
remove_files  -fileset sim_1 {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/new/alu_tb.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd} w ]
add_files -fileset sim_1 {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sim_1/new/alu_tb.vhd}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
source alu_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Memory [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Memory [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source Memory.tcl
close_sim
close_sim
create_bd_design "BRAM2"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/ip/BRAM2_blk_mem_gen_0_0/data.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {true}] [get_bd_cells blk_mem_gen_0]
endgroup
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
import_files -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/imports/hdl/BRAM_wrapper.vhd}
add_files -fileset sim_1 -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
import_files -fileset sim_1 -force -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
remove_files  {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
file delete -force {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}
launch_simulation
source Memory.tcl
add_force {/Memory/address} -radix hex {0 0ns}
add_force {/Memory/write_enable} -radix bin {1 0ns}
add_force {/Memory/write_enable} -radix hex {0 0ns}
add_force {/Memory/clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/Memory/read_enable} -radix hex {1 0ns}
run all
close_sim
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}}] -top
add_files -norecurse {{/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd}}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BRAM2_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top BRAM2_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch STRUCTURE [get_filesets sim_1]
set_property top_file {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/hdl/BRAM2_wrapper.vhd} [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}]
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM2/BRAM2.bd}] -no_script -force -quiet
launch_simulation
source BRAM2_wrapper.tcl
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run all
restart
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 15000ps} -repeat_every 10000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {1111 0ns}
run all
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix hex {0000 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run 1 us
open_bd_design {/home/sushant/Desktop/col216 lab/216_assignments/main_project/main_project.srcs/sources_1/bd/BRAM/BRAM.bd}
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {1 0ns}
run 1 us
run 5 us
run all
close_sim
launch_simulation
source BRAM2_wrapper.tcl
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {1 0ns}
remove_forces { {/BRAM2_wrapper/BRAM_PORTA_clk} }
add_force {/BRAM2_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 20000ps} -repeat_every 20000ps
add_force {/BRAM2_wrapper/BRAM_PORTA_en} -radix hex {1 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix hex {0000 0ns}
add_force {/BRAM2_wrapper/BRAM_PORTA_we} -radix bin {0000 0ns}
run all
run 1 us
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {3 0ns}
run 1 us
run all
add_force {/BRAM2_wrapper/BRAM_PORTA_din} -radix hex {0 0ns}
run 1 us
add_force {/BRAM2_wrapper/BRAM_PORTA_addr} -radix hex {7 0ns}
run 1 us
close_sim
close_project
create_project test {/home/sushant/Desktop/col216 lab/test} -part xc7a50tcpg236-1
set_property target_language VHDL [current_project]
create_bd_design "BRAM"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {true} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.use_bram_block {Stand_Alone} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {true}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
make_wrapper -files [get_files {{/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}}] -top
add_files -norecurse {{/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/hdl/BRAM_wrapper.vhd}}
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}]
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}] -no_script -force -quiet
launch_simulation
source BRAM_wrapper.tcl
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
run 1 us
restart
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 10000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
close_sim
launch_simulation
source BRAM_wrapper.tcl
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 10ns} {0 20000ps} -repeat_every 20000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
open_bd_design {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/data.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
close_sim
generate_target Simulation [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}]
export_ip_user_files -of_objects [get_files {/home/sushant/Desktop/col216 lab/test/test.srcs/sources_1/bd/BRAM/BRAM.bd}] -no_script -force -quiet
launch_simulation
source BRAM_wrapper.tcl
add_force {/BRAM_wrapper/BRAM_PORTA_addr} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/BRAM_wrapper/BRAM_PORTA_rst} -radix hex {0 0ns}
add_force {/BRAM_wrapper/BRAM_PORTA_we} -radix hex {0 0ns}
run 1 us
close_sim
