<profile>

<section name = "Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_332_1'" level="0">
<item name = "Date">Fri Dec  9 11:05:13 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">v10</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.262 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 3555, 0.170 us, 17.775 us, 21, 1967, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="buffer_U0">buffer_r, 20, 1588, 0.100 us, 7.940 us, 20, 1588, no</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="write_U0">write_r, 13, 1966, 65.000 ns, 9.830 us, 13, 1966, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, 495, 335, -</column>
<column name="Instance">-, 1, 2011, 3059, -</column>
<column name="Memory">32, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="buffer_U0">buffer_r, 0, 1, 575, 888, 0</column>
<column name="entry_proc_U0">entry_proc, 0, 0, 2, 38, 0</column>
<column name="write_U0">write_r, 0, 0, 1434, 2133, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer1_U">dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 16, 1, 131072</column>
<column name="buffer1_1_U">dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W, 16, 0, 0, 0, 8192, 16, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="actp_reg_pool_size_c_channel_U">0, 99, 0, -, 2, 8, 16</column>
<column name="ctrl1_reg_ls_c_channel_U">0, 99, 0, -, 2, 8, 16</column>
<column name="layer2_reg_ifs_c_U">0, 99, 0, -, 3, 16, 48</column>
<column name="out1_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="out2_c_U">0, 99, 0, -, 3, 64, 192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_channel_done_actp_reg_pool_size_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buffer1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_buffer1_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_ctrl1_reg_ls_c_channel">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="buffer_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="buffer_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="entry_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="write_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_buffer_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_actp_reg_pool_size_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buffer1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_buffer1_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_ctrl1_reg_ls_c_channel">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_entry_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_buffer_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_actp_reg_pool_size_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buffer1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_buffer1_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_ctrl1_reg_ls_c_channel">9, 2, 1, 2</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_buffer_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_actp_reg_pool_size_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buffer1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_buffer1_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_ctrl1_reg_ls_c_channel">1, 0, 1, 0</column>
<column name="ap_sync_reg_entry_proc_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_VITIS_LOOP_332_1, return value</column>
<column name="out_st_dout">in, 64, ap_fifo, out_st, pointer</column>
<column name="out_st_empty_n">in, 1, ap_fifo, out_st, pointer</column>
<column name="out_st_read">out, 1, ap_fifo, out_st, pointer</column>
<column name="ctrl1_reg_ls">in, 8, ap_none, ctrl1_reg_ls, scalar</column>
<column name="ctrl1_reg_ls_ap_vld">in, 1, ap_none, ctrl1_reg_ls, scalar</column>
<column name="ctrl2_reg_pn">in, 8, ap_none, ctrl2_reg_pn, scalar</column>
<column name="ctrl2_reg_pn_ap_vld">in, 1, ap_none, ctrl2_reg_pn, scalar</column>
<column name="actp_reg_pool_size">in, 8, ap_none, actp_reg_pool_size, scalar</column>
<column name="actp_reg_pool_size_ap_vld">in, 1, ap_none, actp_reg_pool_size, scalar</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="out1">in, 64, ap_none, out1, scalar</column>
<column name="out1_ap_vld">in, 1, ap_none, out1, scalar</column>
<column name="out2">in, 64, ap_none, out2, scalar</column>
<column name="out2_ap_vld">in, 1, ap_none, out2, scalar</column>
<column name="layer2_reg_ifs">in, 16, ap_none, layer2_reg_ifs, scalar</column>
<column name="layer2_reg_ifs_ap_vld">in, 1, ap_none, layer2_reg_ifs, scalar</column>
</table>
</item>
</section>
</profile>
