Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2c7965db74654db6a8418d9403cb59c5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_cpu_behav xil_defaultlib.tb_top_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'addr' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:67]
ERROR: [VRFC 10-3180] cannot find port 'DataWrite' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:66]
ERROR: [VRFC 10-3180] cannot find port 'DataRead' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:65]
ERROR: [VRFC 10-3180] cannot find port 'Mem2Reg' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:64]
ERROR: [VRFC 10-3180] cannot find port 'RegWrite' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:63]
ERROR: [VRFC 10-3180] cannot find port 'ALUWrite' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:62]
ERROR: [VRFC 10-3180] cannot find port 'PCWrite' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:61]
ERROR: [VRFC 10-3180] cannot find port 'IRRead' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:60]
ERROR: [VRFC 10-3180] cannot find port 'rs' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:59]
ERROR: [VRFC 10-3180] cannot find port 'func' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:58]
ERROR: [VRFC 10-3180] cannot find port 'opcode' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:57]
ERROR: [VRFC 10-3180] cannot find port 'read_data2' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:56]
ERROR: [VRFC 10-3180] cannot find port 'write_data' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:55]
ERROR: [VRFC 10-3180] cannot find port 'ALUOut' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:54]
ERROR: [VRFC 10-3180] cannot find port 'PCSrcCtrl' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:53]
ERROR: [VRFC 10-3180] cannot find port 'RegDst' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:52]
ERROR: [VRFC 10-3180] cannot find port 'op2' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:51]
ERROR: [VRFC 10-3180] cannot find port 'op1' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:50]
ERROR: [VRFC 10-3180] cannot find port 'read_data1' on this module [C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v:49]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
