

================================================================
== Vitis HLS Report for 'txAppStatusHandler'
================================================================
* Date:           Sat Mar 18 14:39:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.461 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      142|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       78|    -|
|Register             |        -|     -|      112|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      112|      220|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln223_1_fu_239_p2             |         +|   0|  0|  25|          18|          18|
    |add_ln223_fu_255_p2               |         +|   0|  0|  25|          18|          18|
    |ret_fu_148_p2                     |         +|   0|  0|  26|          19|          19|
    |ap_condition_154                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_160                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_173                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_177                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_write_state2    |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_70_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_84_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1080_fu_154_p2             |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln81_fu_224_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 142|         122|          91|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_phi_fu_108_p4  |  14|          3|    2|          6|
    |s_axis_txwrite_sts_TDATA_blk_n         |   9|          2|    1|          2|
    |tash_state                             |  14|          3|    2|          6|
    |txApp2txSar_push_blk_n                 |   9|          2|    1|          2|
    |txApp2txSar_push_din                   |  14|          3|   34|        102|
    |txApp_txEventCache_blk_n               |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  78|         17|   42|        122|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ev_address_V                 |  18|   0|   18|          0|
    |ev_length_V                  |  16|   0|   16|          0|
    |ev_sessionID_V               |  16|   0|   16|          0|
    |ev_sessionID_V_load_reg_272  |  16|   0|   16|          0|
    |icmp_ln1080_reg_298          |   1|   0|    1|          0|
    |lhs_reg_278                  |  18|   0|   18|          0|
    |rhs_reg_284                  |  16|   0|   16|          0|
    |tash_state                   |   2|   0|    2|          0|
    |tash_state_load_reg_268      |   2|   0|    2|          0|
    |tmp_6_i_reg_302              |   1|   0|    1|          0|
    |tmp_i_166_reg_290            |   1|   0|    1|          0|
    |tmp_okay_V_1_reg_306         |   1|   0|    1|          0|
    |tmp_okay_V_reg_294           |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 112|   0|  112|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  txAppStatusHandler|  return value|
|s_axis_txwrite_sts_TVALID   |   in|    1|        axis|  s_axis_txwrite_sts|       pointer|
|s_axis_txwrite_sts_TDATA    |   in|    8|        axis|  s_axis_txwrite_sts|       pointer|
|s_axis_txwrite_sts_TREADY   |  out|    1|        axis|  s_axis_txwrite_sts|       pointer|
|txApp_txEventCache_dout     |   in|   85|     ap_fifo|  txApp_txEventCache|       pointer|
|txApp_txEventCache_empty_n  |   in|    1|     ap_fifo|  txApp_txEventCache|       pointer|
|txApp_txEventCache_read     |  out|    1|     ap_fifo|  txApp_txEventCache|       pointer|
|txApp2txSar_push_din        |  out|   34|     ap_fifo|    txApp2txSar_push|       pointer|
|txApp2txSar_push_full_n     |   in|    1|     ap_fifo|    txApp2txSar_push|       pointer|
|txApp2txSar_push_write      |  out|    1|     ap_fifo|    txApp2txSar_push|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i85 %txApp_txEventCache, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %txApp2txSar_push, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %s_axis_txwrite_sts, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 12 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tash_state_load = load i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 13 'load' 'tash_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ev_sessionID_V_load = load i16 %ev_sessionID_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:106]   --->   Operation 14 'load' 'ev_sessionID_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lhs = load i18 %ev_address_V"   --->   Operation 15 'load' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rhs = load i16 %ev_length_V"   --->   Operation 16 'load' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.49ns)   --->   "%switch_ln77 = switch i2 %tash_state_load, void, i2 2, void, i2 1, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:77]   --->   Operation 17 'switch' 'switch_ln77' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i_166 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_txwrite_sts, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 18 'nbreadreq' 'tmp_i_166' <Predicate = (tash_state_load == 1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %tmp_i_166, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:94]   --->   Operation 19 'br' 'br_ln94' <Predicate = (tash_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_read_1 = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_txwrite_sts" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'read' 's_axis_txwrite_sts_read_1' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_okay_V = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %s_axis_txwrite_sts_read_1, i32 7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'bitselect' 'tmp_okay_V' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %tmp_okay_V, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:97]   --->   Operation 22 'br' 'br_ln97' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i18 %lhs"   --->   Operation 23 'zext' 'zext_ln232' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln232_2 = zext i16 %rhs"   --->   Operation 24 'zext' 'zext_ln232_2' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%ret = add i19 %zext_ln232, i19 %zext_ln232_2"   --->   Operation 25 'add' 'ret' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.71ns)   --->   "%icmp_ln1080 = icmp_ugt  i19 %ret, i19 262144"   --->   Operation 26 'icmp' 'icmp_ln1080' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln100 = br i1 %icmp_ln1080, void, void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:100]   --->   Operation 27 'br' 'br_ln100' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge5.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%storemerge_i = phi i2 0, void, i2 2, void"   --->   Operation 29 'phi' 'storemerge_i' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln102 = store i2 %storemerge_i, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln112 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:112]   --->   Operation 31 'br' 'br_ln112' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln114 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:114]   --->   Operation 32 'br' 'br_ln114' <Predicate = (tash_state_load == 1 & tmp_i_166)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln115 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:115]   --->   Operation 33 'br' 'br_ln115' <Predicate = (tash_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %s_axis_txwrite_sts, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 34 'nbreadreq' 'tmp_6_i' <Predicate = (tash_state_load == 2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %tmp_6_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:117]   --->   Operation 35 'br' 'br_ln117' <Predicate = (tash_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%s_axis_txwrite_sts_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %s_axis_txwrite_sts" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'read' 's_axis_txwrite_sts_read' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_okay_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %s_axis_txwrite_sts_read, i32 7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'bitselect' 'tmp_okay_V_1' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %tmp_okay_V_1, void %._crit_edge7.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.41ns)   --->   "%store_ln125 = store i2 0, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:125]   --->   Operation 39 'store' 'store_ln125' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.41>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln127 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:127]   --->   Operation 40 'br' 'br_ln127' <Predicate = (tash_state_load == 2 & tmp_6_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln128 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:128]   --->   Operation 41 'br' 'br_ln128' <Predicate = (tash_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i85P0A, i85 %txApp_txEventCache, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 42 'nbreadreq' 'tmp_i' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %tmp_i, void %._crit_edge1.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:79]   --->   Operation 43 'br' 'br_ln79' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.06ns)   --->   "%txApp_txEventCache_read = read i85 @_ssdm_op_Read.ap_fifo.volatile.i85P0A, i85 %txApp_txEventCache" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'read' 'txApp_txEventCache_read' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 85> <Depth = 64> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i85 %txApp_txEventCache_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'trunc' 'trunc_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i16 @_ssdm_op_PartSelect.i16.i85.i32.i32, i85 %txApp_txEventCache_read, i32 32, i32 47" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'trunc_ln144_1' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i18 @_ssdm_op_PartSelect.i18.i85.i32.i32, i85 %txApp_txEventCache_read, i32 48, i32 65" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_2' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i16 @_ssdm_op_PartSelect.i16.i85.i32.i32, i85 %txApp_txEventCache_read, i32 66, i32 81" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_3' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_1, i16 %ev_sessionID_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln144 = store i18 %trunc_ln144_2, i18 %ev_address_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 50 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_3, i16 %ev_length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 51 'store' 'store_ln144' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln81 = icmp_eq  i32 %trunc_ln144, i32 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 52 'icmp' 'icmp_ln81' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %._crit_edge2.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:81]   --->   Operation 53 'br' 'br_ln81' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.41ns)   --->   "%store_ln83 = store i2 1, i2 %tash_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:83]   --->   Operation 54 'store' 'store_ln83' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i & icmp_ln81)> <Delay = 0.41>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln84 = br void %._crit_edge2.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:84]   --->   Operation 55 'br' 'br_ln84' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i & icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln91 = br void %._crit_edge1.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:91]   --->   Operation 56 'br' 'br_ln91' <Predicate = (tash_state_load != 2 & tash_state_load != 1 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln92 = br void %txAppStatusHandler.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:92]   --->   Operation 57 'br' 'br_ln92' <Predicate = (tash_state_load != 2 & tash_state_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.96>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i16 %rhs"   --->   Operation 58 'zext' 'zext_ln1540' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%add_ln223_1 = add i18 %lhs, i18 %zext_ln1540"   --->   Operation 59 'add' 'add_ln223_1' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_03 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i18.i16, i18 %add_ln223_1, i16 %ev_sessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'bitconcatenate' 'p_03' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %txApp2txSar_push, i34 %p_03" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 61 'write' 'write_ln173' <Predicate = (tash_state_load == 1 & tmp_i_166 & tmp_okay_V & !icmp_ln1080)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 16> <FIFO>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i16 %rhs"   --->   Operation 62 'zext' 'zext_ln223' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln223 = add i18 %lhs, i18 %zext_ln223"   --->   Operation 63 'add' 'add_ln223' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_02 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i18.i16, i18 %add_ln223, i16 %ev_sessionID_V_load" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'bitconcatenate' 'p_02' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %txApp2txSar_push, i34 %p_02" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 65 'write' 'write_ln173' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 16> <FIFO>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln126 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_interface/tx_app_interface.cpp:126]   --->   Operation 66 'br' 'br_ln126' <Predicate = (tash_state_load == 2 & tmp_6_i & tmp_okay_V_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_txwrite_sts]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tash_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_sessionID_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ev_length_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txApp_txEventCache]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ txApp2txSar_push]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specinterface_ln0         (specinterface ) [ 000]
specpipeline_ln77         (specpipeline  ) [ 000]
tash_state_load           (load          ) [ 011]
ev_sessionID_V_load       (load          ) [ 011]
lhs                       (load          ) [ 011]
rhs                       (load          ) [ 011]
switch_ln77               (switch        ) [ 000]
tmp_i_166                 (nbreadreq     ) [ 011]
br_ln94                   (br            ) [ 000]
s_axis_txwrite_sts_read_1 (read          ) [ 000]
tmp_okay_V                (bitselect     ) [ 011]
br_ln97                   (br            ) [ 000]
zext_ln232                (zext          ) [ 000]
zext_ln232_2              (zext          ) [ 000]
ret                       (add           ) [ 000]
icmp_ln1080               (icmp          ) [ 011]
br_ln100                  (br            ) [ 000]
br_ln0                    (br            ) [ 000]
storemerge_i              (phi           ) [ 000]
store_ln102               (store         ) [ 000]
br_ln112                  (br            ) [ 000]
br_ln114                  (br            ) [ 000]
br_ln115                  (br            ) [ 000]
tmp_6_i                   (nbreadreq     ) [ 011]
br_ln117                  (br            ) [ 000]
s_axis_txwrite_sts_read   (read          ) [ 000]
tmp_okay_V_1              (bitselect     ) [ 011]
br_ln119                  (br            ) [ 000]
store_ln125               (store         ) [ 000]
br_ln127                  (br            ) [ 000]
br_ln128                  (br            ) [ 000]
tmp_i                     (nbreadreq     ) [ 010]
br_ln79                   (br            ) [ 000]
txApp_txEventCache_read   (read          ) [ 000]
trunc_ln144               (trunc         ) [ 000]
trunc_ln144_1             (partselect    ) [ 000]
trunc_ln144_2             (partselect    ) [ 000]
trunc_ln144_3             (partselect    ) [ 000]
store_ln144               (store         ) [ 000]
store_ln144               (store         ) [ 000]
store_ln144               (store         ) [ 000]
icmp_ln81                 (icmp          ) [ 010]
br_ln81                   (br            ) [ 000]
store_ln83                (store         ) [ 000]
br_ln84                   (br            ) [ 000]
br_ln91                   (br            ) [ 000]
br_ln92                   (br            ) [ 000]
zext_ln1540               (zext          ) [ 000]
add_ln223_1               (add           ) [ 000]
p_03                      (bitconcatenate) [ 000]
write_ln173               (write         ) [ 000]
zext_ln223                (zext          ) [ 000]
add_ln223                 (add           ) [ 000]
p_02                      (bitconcatenate) [ 000]
write_ln173               (write         ) [ 000]
br_ln126                  (br            ) [ 000]
ret_ln0                   (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_txwrite_sts">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_txwrite_sts"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tash_state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tash_state"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ev_sessionID_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_sessionID_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ev_address_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_address_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ev_length_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ev_length_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="txApp_txEventCache">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp_txEventCache"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txApp2txSar_push">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txApp2txSar_push"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i18.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i34P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_166/1 tmp_6_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_txwrite_sts_read_1/1 s_axis_txwrite_sts_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_i_nbreadreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="85" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="txApp_txEventCache_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="85" slack="0"/>
<pin id="94" dir="0" index="1" bw="85" slack="0"/>
<pin id="95" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txApp_txEventCache_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="34" slack="0"/>
<pin id="101" dir="0" index="2" bw="34" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="storemerge_i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="storemerge_i_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="2" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_okay_V/1 tmp_okay_V_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tash_state_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tash_state_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ev_sessionID_V_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ev_sessionID_V_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lhs_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="rhs_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln232_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="18" slack="0"/>
<pin id="142" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln232_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln232_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ret_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="18" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln1080_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="19" slack="0"/>
<pin id="156" dir="0" index="1" bw="19" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln102_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln125_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln144_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="85" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln144_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="85" slack="0"/>
<pin id="179" dir="0" index="2" bw="7" slack="0"/>
<pin id="180" dir="0" index="3" bw="7" slack="0"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="trunc_ln144_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="85" slack="0"/>
<pin id="189" dir="0" index="2" bw="7" slack="0"/>
<pin id="190" dir="0" index="3" bw="8" slack="0"/>
<pin id="191" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln144_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="85" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="8" slack="0"/>
<pin id="201" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln144_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln144_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln144_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="18" slack="0"/>
<pin id="214" dir="0" index="1" bw="18" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln144_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln81_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln83_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln1540_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln223_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="1"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_03_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="34" slack="0"/>
<pin id="246" dir="0" index="1" bw="18" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="1"/>
<pin id="248" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_03/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln223_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="1"/>
<pin id="254" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln223_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="18" slack="1"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_02_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="34" slack="0"/>
<pin id="262" dir="0" index="1" bw="18" slack="0"/>
<pin id="263" dir="0" index="2" bw="16" slack="1"/>
<pin id="264" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_02/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tash_state_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="1"/>
<pin id="270" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tash_state_load "/>
</bind>
</comp>

<comp id="272" class="1005" name="ev_sessionID_V_load_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="1"/>
<pin id="274" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ev_sessionID_V_load "/>
</bind>
</comp>

<comp id="278" class="1005" name="lhs_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="18" slack="1"/>
<pin id="280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="284" class="1005" name="rhs_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_i_166_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_166 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_okay_V_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_okay_V "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln1080_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1080 "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_6_i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_okay_V_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_okay_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="78" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="132" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="136" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="140" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="108" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="92" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="92" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="92" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="202"><net_src comp="50" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="92" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="210"><net_src comp="176" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="186" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="196" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="172" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="66" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="260" pin="3"/><net_sink comp="98" pin=2"/></net>

<net id="271"><net_src comp="124" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="128" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="281"><net_src comp="132" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="287"><net_src comp="136" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="293"><net_src comp="70" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="116" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="154" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="70" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="116" pin="3"/><net_sink comp="306" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_txwrite_sts | {}
	Port: tash_state | {1 }
	Port: ev_sessionID_V | {1 }
	Port: ev_address_V | {1 }
	Port: ev_length_V | {1 }
	Port: txApp_txEventCache | {}
	Port: txApp2txSar_push | {2 }
 - Input state : 
	Port: txAppStatusHandler : s_axis_txwrite_sts | {1 }
	Port: txAppStatusHandler : tash_state | {1 }
	Port: txAppStatusHandler : ev_sessionID_V | {1 }
	Port: txAppStatusHandler : ev_address_V | {1 }
	Port: txAppStatusHandler : ev_length_V | {1 }
	Port: txAppStatusHandler : txApp_txEventCache | {1 }
	Port: txAppStatusHandler : txApp2txSar_push | {}
  - Chain level:
	State 1
		switch_ln77 : 1
		br_ln97 : 1
		zext_ln232 : 1
		zext_ln232_2 : 1
		ret : 2
		icmp_ln1080 : 3
		br_ln100 : 4
		storemerge_i : 5
		store_ln102 : 6
		br_ln119 : 1
		store_ln144 : 1
		store_ln144 : 1
		store_ln144 : 1
		icmp_ln81 : 1
		br_ln81 : 2
	State 2
		add_ln223_1 : 1
		p_03 : 2
		write_ln173 : 3
		add_ln223 : 1
		p_02 : 2
		write_ln173 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |             ret_fu_148             |    0    |    25   |
|    add   |         add_ln223_1_fu_239         |    0    |    25   |
|          |          add_ln223_fu_255          |    0    |    25   |
|----------|------------------------------------|---------|---------|
|   icmp   |         icmp_ln1080_fu_154         |    0    |    14   |
|          |          icmp_ln81_fu_224          |    0    |    20   |
|----------|------------------------------------|---------|---------|
| nbreadreq|         grp_nbreadreq_fu_70        |    0    |    0    |
|          |        tmp_i_nbreadreq_fu_84       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   |           grp_read_fu_78           |    0    |    0    |
|          | txApp_txEventCache_read_read_fu_92 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |           grp_write_fu_98          |    0    |    0    |
|----------|------------------------------------|---------|---------|
| bitselect|             grp_fu_116             |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          zext_ln232_fu_140         |    0    |    0    |
|   zext   |         zext_ln232_2_fu_144        |    0    |    0    |
|          |         zext_ln1540_fu_236         |    0    |    0    |
|          |          zext_ln223_fu_252         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln144_fu_172         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        trunc_ln144_1_fu_176        |    0    |    0    |
|partselect|        trunc_ln144_2_fu_186        |    0    |    0    |
|          |        trunc_ln144_3_fu_196        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|             p_03_fu_244            |    0    |    0    |
|          |             p_02_fu_260            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   109   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|ev_sessionID_V_load_reg_272|   16   |
|    icmp_ln1080_reg_298    |    1   |
|        lhs_reg_278        |   18   |
|        rhs_reg_284        |   16   |
|    storemerge_i_reg_105   |    2   |
|  tash_state_load_reg_268  |    2   |
|      tmp_6_i_reg_302      |    1   |
|     tmp_i_166_reg_290     |    1   |
|    tmp_okay_V_1_reg_306   |    1   |
|     tmp_okay_V_reg_294    |    1   |
+---------------------------+--------+
|           Total           |   59   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  34  |   68   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   68   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   109  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   59   |   118  |
+-----------+--------+--------+--------+
