Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:28:24 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_67/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.745      -12.285                     25                 2881       -0.095       -0.783                     33                 2881        1.725        0.000                       0                  2882  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.745      -12.285                     25                 2881       -0.095       -0.783                     33                 2881        1.725        0.000                       0                  2882  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.745ns,  Total Violation      -12.285ns
Hold  :           33  Failing Endpoints,  Worst Slack       -0.095ns,  Total Violation       -0.783ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.745ns  (required time - arrival time)
  Source:                 genblk1[69].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 2.047ns (44.173%)  route 2.587ns (55.826%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 5.763 - 4.000 ) 
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.281ns (routing 0.210ns, distribution 1.071ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.190ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, estimated)     1.281     2.242    genblk1[69].reg_in/CLK
    SLICE_X125Y463       FDRE                                         r  genblk1[69].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y463       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.320 r  genblk1[69].reg_in/reg_out_reg[0]/Q
                         net (fo=6, estimated)        0.203     2.523    conv/mul34/reg_out_reg[7]_i_244[1]
    SLICE_X125Y462       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.760 r  conv/mul34/reg_out_reg[7]_i_542/O[5]
                         net (fo=2, estimated)        0.180     2.940    conv/add000175/tmp00[34]_17[4]
    SLICE_X124Y462       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.990 r  conv/add000175/reg_out[7]_i_1061/O
                         net (fo=1, routed)           0.009     2.999    conv/add000175/reg_out[7]_i_1061_n_0
    SLICE_X124Y462       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.168     3.167 r  conv/add000175/reg_out_reg[7]_i_532/O[6]
                         net (fo=1, estimated)        0.418     3.585    conv/add000175/reg_out_reg[7]_i_532_n_9
    SLICE_X121Y464       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.624 r  conv/add000175/reg_out[7]_i_535/O
                         net (fo=1, routed)           0.015     3.639    conv/add000175/reg_out[7]_i_535_n_0
    SLICE_X121Y464       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.756 r  conv/add000175/reg_out_reg[7]_i_244/CO[7]
                         net (fo=1, estimated)        0.026     3.782    conv/add000175/reg_out_reg[7]_i_244_n_0
    SLICE_X121Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.838 r  conv/add000175/reg_out_reg[23]_i_324/O[0]
                         net (fo=2, estimated)        0.355     4.193    conv/add000175/reg_out_reg[23]_i_324_n_15
    SLICE_X123Y465       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.246 r  conv/add000175/reg_out[23]_i_332/O
                         net (fo=1, routed)           0.013     4.259    conv/add000175/reg_out[23]_i_332_n_0
    SLICE_X123Y465       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     4.393 r  conv/add000175/reg_out_reg[23]_i_196/O[2]
                         net (fo=2, estimated)        0.275     4.668    conv/add000175/reg_out_reg[23]_i_196_n_13
    SLICE_X122Y467       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     4.718 r  conv/add000175/reg_out[23]_i_242/O
                         net (fo=1, routed)           0.009     4.727    conv/add000175/reg_out[23]_i_242_n_0
    SLICE_X122Y467       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     4.907 r  conv/add000175/reg_out_reg[23]_i_141/O[5]
                         net (fo=2, estimated)        0.233     5.140    conv/add000175/reg_out_reg[23]_i_141_n_10
    SLICE_X123Y469       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.177 r  conv/add000175/reg_out[23]_i_144/O
                         net (fo=1, routed)           0.022     5.199    conv/add000175/reg_out[23]_i_144_n_0
    SLICE_X123Y469       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.358 r  conv/add000175/reg_out_reg[23]_i_82/CO[7]
                         net (fo=1, estimated)        0.026     5.384    conv/add000175/reg_out_reg[23]_i_82_n_0
    SLICE_X123Y470       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.460 r  conv/add000175/reg_out_reg[23]_i_65/O[1]
                         net (fo=1, estimated)        0.217     5.677    conv/add000175/reg_out_reg[23]_i_65_n_14
    SLICE_X124Y470       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     5.713 r  conv/add000175/reg_out[23]_i_33/O
                         net (fo=1, routed)           0.009     5.722    conv/add000175/reg_out[23]_i_33_n_0
    SLICE_X124Y470       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.922 r  conv/add000175/reg_out_reg[23]_i_12/O[4]
                         net (fo=2, estimated)        0.289     6.211    conv/add000175/reg_out_reg[23]_i_12_n_11
    SLICE_X129Y470       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     6.248 r  conv/add000175/reg_out[23]_i_14/O
                         net (fo=1, routed)           0.025     6.273    conv/add000175/reg_out[23]_i_14_n_0
    SLICE_X129Y470       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     6.457 f  conv/add000175/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.237     6.694    conv/add000176/tmp07[0]_56[22]
    SLICE_X128Y470       LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.067     6.761 r  conv/add000176/reg_out[23]_i_2/O
                         net (fo=1, routed)           0.000     6.761    conv/add000176/reg_out[23]_i_2_n_0
    SLICE_X128Y470       CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.089     6.850 r  conv/add000176/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.876    reg_out/D[23]
    SLICE_X128Y470       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, estimated)     1.093     5.763    reg_out/CLK
    SLICE_X128Y470       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.378     6.142    
                         clock uncertainty           -0.035     6.106    
    SLICE_X128Y470       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.131    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.131    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                 -0.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 demux/genblk1[228].z_reg[228][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[228].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.059ns (41.549%)  route 0.083ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.097ns (routing 0.190ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.210ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, estimated)     1.097     1.767    demux/CLK
    SLICE_X136Y480       FDRE                                         r  demux/genblk1[228].z_reg[228][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y480       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.826 r  demux/genblk1[228].z_reg[228][6]/Q
                         net (fo=1, estimated)        0.083     1.909    genblk1[228].reg_in/D[6]
    SLICE_X136Y479       FDRE                                         r  genblk1[228].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2881, estimated)     1.294     2.255    genblk1[228].reg_in/CLK
    SLICE_X136Y479       FDRE                                         r  genblk1[228].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.311     1.944    
    SLICE_X136Y479       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.004    genblk1[228].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                 -0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X127Y438  demux/genblk1[336].z_reg[336][6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X126Y439  demux/genblk1[336].z_reg[336][3]/C



