-- VHDL for IBM SMS ALD page 14.15.06.1
-- Title: AR BUS TENS POS 8 BIT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/19/2020 9:19:46 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_15_06_1_AR_BUS_TENS_POS_8_BIT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_A_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_C_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_I_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_B_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_ADDR_GEN_TP_48_BIT:	 in STD_LOGIC;
		MS_RO_FIXED_ADDR:	 in STD_LOGIC;
		MS_D_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_ADDR_GEN_TP_18_BIT:	 in STD_LOGIC;
		MS_ADDR_GEN_TP_08_BIT:	 in STD_LOGIC;
		MS_E_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		MS_F_AR_GT_OUT_TP8B:	 in STD_LOGIC;
		PS_AR_BUS_TP8B:	 out STD_LOGIC);
end ALD_14_15_06_1_AR_BUS_TENS_POS_8_BIT;

architecture behavioral of ALD_14_15_06_1_AR_BUS_TENS_POS_8_BIT is 

	signal OUT_3C_A: STD_LOGIC;
	signal OUT_3D_A: STD_LOGIC;
	signal OUT_3E_A: STD_LOGIC;
	signal OUT_3F_A: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;

begin

	OUT_3C_A <= NOT(MS_A_AR_GT_OUT_TP8B AND MS_C_AR_GT_OUT_TP8B AND MS_I_AR_GT_OUT_TP8B );
	OUT_3D_A <= NOT(MS_B_AR_GT_OUT_TP8B AND MS_ADDR_GEN_TP_48_BIT AND MS_RO_FIXED_ADDR );
	OUT_3E_A <= NOT(MS_D_AR_GT_OUT_TP8B AND MS_ADDR_GEN_TP_18_BIT AND MS_ADDR_GEN_TP_08_BIT );
	OUT_3F_A <= NOT(MS_E_AR_GT_OUT_TP8B AND MS_F_AR_GT_OUT_TP8B );
	OUT_DOT_1C <= OUT_3C_A OR OUT_3D_A OR OUT_3E_A OR OUT_3F_A;

	PS_AR_BUS_TP8B <= OUT_DOT_1C;


end;
