<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p868" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_868{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_868{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_868{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_868{left:69px;bottom:1083px;letter-spacing:0.13px;}
#t5_868{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_868{left:69px;bottom:1059px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t7_868{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t8_868{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t9_868{left:69px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_868{left:69px;bottom:991px;letter-spacing:-0.13px;word-spacing:-1.29px;}
#tb_868{left:69px;bottom:975px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#tc_868{left:69px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#td_868{left:69px;bottom:899px;letter-spacing:0.13px;}
#te_868{left:151px;bottom:899px;letter-spacing:0.14px;word-spacing:0.01px;}
#tf_868{left:69px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tg_868{left:69px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_868{left:69px;bottom:842px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#ti_868{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_868{left:69px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tk_868{left:212px;bottom:807px;}
#tl_868{left:219px;bottom:800px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_868{left:69px;bottom:784px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tn_868{left:69px;bottom:767px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_868{left:69px;bottom:750px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_868{left:69px;bottom:726px;letter-spacing:-0.16px;word-spacing:-0.64px;}
#tq_868{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_868{left:69px;bottom:692px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ts_868{left:69px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tt_868{left:69px;bottom:658px;letter-spacing:-0.16px;}
#tu_868{left:69px;bottom:600px;letter-spacing:0.13px;}
#tv_868{left:151px;bottom:600px;letter-spacing:0.14px;word-spacing:0.01px;}
#tw_868{left:69px;bottom:576px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_868{left:69px;bottom:559px;letter-spacing:-0.15px;word-spacing:-1.1px;}
#ty_868{left:69px;bottom:542px;letter-spacing:-0.22px;word-spacing:-0.38px;}
#tz_868{left:69px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_868{left:69px;bottom:501px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t11_868{left:69px;bottom:475px;}
#t12_868{left:95px;bottom:478px;letter-spacing:-0.13px;}
#t13_868{left:125px;bottom:478px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_868{left:280px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t15_868{left:95px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t16_868{left:95px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_868{left:69px;bottom:418px;}
#t18_868{left:95px;bottom:422px;letter-spacing:-0.17px;}
#t19_868{left:124px;bottom:422px;letter-spacing:-0.18px;word-spacing:-0.55px;}
#t1a_868{left:239px;bottom:422px;letter-spacing:-0.13px;word-spacing:-0.58px;}
#t1b_868{left:95px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_868{left:95px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_868{left:69px;bottom:362px;}
#t1e_868{left:95px;bottom:365px;letter-spacing:-0.13px;}
#t1f_868{left:124px;bottom:365px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#t1g_868{left:220px;bottom:365px;letter-spacing:-0.13px;word-spacing:-1.17px;}
#t1h_868{left:95px;bottom:348px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1i_868{left:95px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_868{left:95px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_868{left:69px;bottom:288px;}
#t1l_868{left:95px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1m_868{left:183px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1n_868{left:276px;bottom:292px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1o_868{left:95px;bottom:275px;letter-spacing:-0.17px;word-spacing:-0.7px;}
#t1p_868{left:440px;bottom:235px;letter-spacing:-0.13px;}
#t1q_868{left:122px;bottom:214px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t1r_868{left:122px;bottom:197px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#t1s_868{left:122px;bottom:180px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1t_868{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1u_868{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1v_868{left:736px;bottom:133px;letter-spacing:-0.11px;}
#t1w_868{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_868{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_868{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_868{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_868{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_868{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_868{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_868{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_868{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_868{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts868" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg868Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg868" style="-webkit-user-select: none;"><object width="935" height="1210" data="868/868.svg" type="image/svg+xml" id="pdf868" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_868" class="t s1_868">20-154 </span><span id="t2_868" class="t s1_868">Vol. 3B </span>
<span id="t3_868" class="t s2_868">PERFORMANCE MONITORING </span>
<span id="t4_868" class="t s3_868">20.9.5 </span><span id="t5_868" class="t s3_868">EPT-Friendly PEBS </span>
<span id="t6_868" class="t s4_868">The 3rd generation Intel Xeon Scalable Family of processors based on Ice Lake microarchitecture (and later proces- </span>
<span id="t7_868" class="t s4_868">sors) and the 12th generation Intel Core processor (and later processors) support VMX guest use of PEBS when the </span>
<span id="t8_868" class="t s4_868">DS Area (including the PEBS Buffer and DS Management Area) is allocated from a paged pool of EPT pages. In such </span>
<span id="t9_868" class="t s4_868">a configuration PEBS DS Area accesses may result in VM exits (e.g., EPT violations due to “lazy” EPT page-table </span>
<span id="ta_868" class="t s4_868">entry propagation), and in such cases the PEBS record will not be lost but instead will “skid” to after the subsequent </span>
<span id="tb_868" class="t s4_868">VM Entry back to the guest. For precise events the guest will observe that the record skid by one event occurrence, </span>
<span id="tc_868" class="t s4_868">while for non-precise events the record will skid by one instruction. </span>
<span id="td_868" class="t s3_868">20.9.6 </span><span id="te_868" class="t s3_868">PDist: Precise Distribution </span>
<span id="tf_868" class="t s4_868">PDist eliminates any skid or shadowing effects from PEBS. With PDist, the PEBS record will be generated precisely </span>
<span id="tg_868" class="t s4_868">upon completion of the instruction or operation that causes the counter to overflow (there is no “wait for next </span>
<span id="th_868" class="t s4_868">occurrence” by default). </span>
<span id="ti_868" class="t s4_868">PDist is supported by selected counters, and is only supported when those counters are programmed to count </span>
<span id="tj_868" class="t s4_868">select precise events </span>
<span id="tk_868" class="t s5_868">1 </span>
<span id="tl_868" class="t s4_868">. The legacy PEBS behavior applies to counters that do not support PDist, unless specified </span>
<span id="tm_868" class="t s4_868">otherwise. PDist requires that the INV, ANY, E, and CMASK fields are cleared. Which counters support PDist, and </span>
<span id="tn_868" class="t s4_868">which events are supported for PDist, is model-specific. Further, the counter reload value must not be lesser than </span>
<span id="to_868" class="t s4_868">127 for PDist to operate. </span>
<span id="tp_868" class="t s4_868">For the PDist mechanism to operate correctly, the performance monitoring counters should not be reconfigured or </span>
<span id="tq_868" class="t s4_868">modified when they are running with PEBS enabled. The counters need to be disabled (e.g., via IA32_PERF_- </span>
<span id="tr_868" class="t s4_868">GLOBAL_CTRL MSR) before changes to the configuration (e.g., what event is specified in IA32_PERFEVTSELx or </span>
<span id="ts_868" class="t s4_868">whether PEBS is enabled for that counter via IA32_PEBS_ENABLE) or counter value (MSR write to IA32_PMCx and </span>
<span id="tt_868" class="t s4_868">IA32_A_PMCx). </span>
<span id="tu_868" class="t s3_868">20.9.7 </span><span id="tv_868" class="t s3_868">Load Latency Facility </span>
<span id="tw_868" class="t s4_868">The load latency facility provides software a means to characterize the latencies of memory load operations to </span>
<span id="tx_868" class="t s4_868">different levels of cache/memory hierarchy. This facility requires a processor supporting the enhanced PEBS record </span>
<span id="ty_868" class="t s4_868">format in the PEBS buffer. </span>
<span id="tz_868" class="t s4_868">Beginning with 12th generation Intel Core processors, the load latency facility supports all fields in Table 20-94, </span>
<span id="t10_868" class="t s4_868">“Updated Memory Access Info Group,” in addition to the Memory Access Address field: </span>
<span id="t11_868" class="t s6_868">• </span><span id="t12_868" class="t s4_868">The </span><span id="t13_868" class="t s7_868">Instruction Latency </span><span id="t14_868" class="t s4_868">field measures the load latency from the load's first dispatch until final data </span>
<span id="t15_868" class="t s4_868">writeback from the memory subsystem. The latency is reported for retired demand load operations and in core </span>
<span id="t16_868" class="t s4_868">cycles (it accounts for re-dispatches and data dependencies). </span>
<span id="t17_868" class="t s6_868">• </span><span id="t18_868" class="t s4_868">The </span><span id="t19_868" class="t s7_868">Cache Latency </span><span id="t1a_868" class="t s4_868">field measures the subset of cache access latency in core cycles. It starts from the actual </span>
<span id="t1b_868" class="t s4_868">cache access until the data is returned by the memory subsystem The latency is reported for retired demand </span>
<span id="t1c_868" class="t s4_868">load operations in core cycles (it does not account for memory ordering blocks). </span>
<span id="t1d_868" class="t s6_868">• </span><span id="t1e_868" class="t s4_868">The </span><span id="t1f_868" class="t s7_868">Data Source </span><span id="t1g_868" class="t s4_868">field is an encoded value indicates the origin of the data obtained by the load instruction. The </span>
<span id="t1h_868" class="t s4_868">encoding is shown in Table 20-101. In the descriptions, local memory refers to system memory physically </span>
<span id="t1i_868" class="t s4_868">attached to a processor package, and remote memory refers to system memory or cache physically attached </span>
<span id="t1j_868" class="t s4_868">to another processor package (in a server product). </span>
<span id="t1k_868" class="t s6_868">• </span><span id="t1l_868" class="t s4_868">Through the </span><span id="t1m_868" class="t s7_868">Access Info </span><span id="t1n_868" class="t s4_868">field, load latency features binary indications on certain blocks that the load </span>
<span id="t1o_868" class="t s4_868">operation may have encountered. Refer to STLB-miss, Is-Lock, Data-Blk and Address-Blk fields in Table 20-94. </span>
<span id="t1p_868" class="t s8_868">NOTE </span>
<span id="t1q_868" class="t s4_868">For loads triggered by software prefetch instructions, the cache related fields including Data Source </span>
<span id="t1r_868" class="t s4_868">and Cache Latency, report values as if the load was an L1 cache hit (the prefetch completes without </span>
<span id="t1s_868" class="t s4_868">waiting for data return, for performance reasons). </span>
<span id="t1t_868" class="t s9_868">1. </span><span id="t1u_868" class="t s9_868">To determine whether an event is precise or supports PDist, consult the relevant attribute in the event lists at </span><span id="t1v_868" class="t s2_868">https://down- </span>
<span id="t1w_868" class="t s2_868">load.01.org/perfmon/. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
