INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab7_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab7_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/sixteen_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteen_bit_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/new/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sources_1/new/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/lab_7/lab_7.srcs/sim_1/new/top_level_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_sim
