////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Test.vf
// /___/   /\     Timestamp : 11/10/2019 03:10:01
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog D:/Digital/lab/TestCD4CE/Test.vf -w D:/Digital/lab/TestCD4CE/Test.sch
//Design Name: Test
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module CD4CE_HXILINX_Test(CEO, Q0, Q1, Q2, Q3, TC, C, CE, CLR);
   
   parameter TERMINAL_COUNT = 4'b1001;
   
   output             CEO;
   output             Q0;
   output             Q1;
   output             Q2;
   output             Q3;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg                Q0;
   reg                Q1;
   reg                Q2;
   reg                Q3;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  {Q3, Q2, Q1, Q0} <= 4'b0000;

	else if (CE)
          begin
             if ({Q3,Q2,Q1,Q0} == 4'b1001)
               {Q3,Q2,Q1,Q0} <= 4'b0000;
             else if({Q3,Q2,Q1,Q0} == 4'b1011)
               {Q3,Q2,Q1,Q0} <= 4'b0110;
             else if({Q3,Q2,Q1,Q0} == 4'b1101)
               {Q3,Q2,Q1,Q0} <= 4'b0100;
             else if({Q3,Q2,Q1,Q0} == 4'b1111)
               {Q3,Q2,Q1,Q0} <= 4'b0010;
            
             else
	      {Q3, Q2, Q1,Q0} <= {Q3, Q2, Q1,Q0} + 1;
          end
     end
   
   assign CEO = TC & CE;
   assign TC = CLR ? 1'b0 : ({Q3, Q2, Q1, Q0} == TERMINAL_COUNT);
   
endmodule
`timescale 1ns / 1ps

module Test(Button, 
            LED0, 
            LED1, 
            LED2, 
            LED3, 
            LED4, 
            LED5, 
            LED6, 
            LED7);

   (* CLOCK_DEDICATED_ROUTE = "FALSE" *) 
    input Button;
   output LED0;
   output LED1;
   output LED2;
   output LED3;
   output LED4;
   output LED5;
   output LED6;
   output LED7;
   
   wire XLXN_1;
   wire XLXN_2;
   wire XLXN_13;
   
   (* HU_SET = "XLXI_1_0" *) 
   CD4CE_HXILINX_Test  XLXI_1 (.C(Button), 
                              .CE(XLXN_2), 
                              .CLR(), 
                              .CEO(XLXN_1), 
                              .Q0(LED0), 
                              .Q1(LED1), 
                              .Q2(LED2), 
                              .Q3(LED3), 
                              .TC());
   (* HU_SET = "XLXI_4_1" *) 
   CD4CE_HXILINX_Test  XLXI_4 (.C(XLXN_13), 
                              .CE(XLXN_2), 
                              .CLR(), 
                              .CEO(), 
                              .Q0(LED4), 
                              .Q1(LED5), 
                              .Q2(LED6), 
                              .Q3(LED7), 
                              .TC());
   VCC  XLXI_5 (.P(XLXN_2));
   INV  XLXI_6 (.I(XLXN_1), 
               .O(XLXN_13));
endmodule
