

================================================================
== Vivado HLS Report for 'xDBL'
================================================================
* Date:           Mon Dec 14 20:27:09 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.374|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1000|  1000|  1000|  1000|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_mp_mul_fu_202    |mp_mul    |   33|   33|   33|   33|   none  |
        |grp_rdc_mont_fu_265  |rdc_mont  |   68|   68|   68|   68|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|    140|   69502|  12184|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    420|    -|
|Register         |        -|      -|   20477|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|    140|   89979|  12606|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     63|      84|     23|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |grp_mp_mul_fu_202         |mp_mul                |        0|     70|  26242|  4091|    0|
    |grp_rdc_mont_fu_265       |rdc_mont              |        0|     70|  26440|  4265|    0|
    |xDBL_add_448ns_44mb6_U49  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U50  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U51  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U52  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U53  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U55  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U57  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U58  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U60  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U61  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U63  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U65  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U66  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U68  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U70  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U71  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U72  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U73  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_add_448ns_44mb6_U74  |xDBL_add_448ns_44mb6  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U47  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U48  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U54  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U56  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U59  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_448ns_44lbW_U62  |xDBL_sub_448ns_44lbW  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U64  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U67  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U69  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    |xDBL_sub_836ns_83ncg_U75  |xDBL_sub_836ns_83ncg  |        0|      0|    580|   132|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |        0|    140|  69502| 12184|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |A24plus_V_address0        |   15|          3|    1|          3|
    |C24_V_address0            |   15|          3|    1|          3|
    |Q_X_V_address0            |   15|          3|    1|          3|
    |Q_Z_V_address0            |   21|          4|    1|          4|
    |Q_Z_V_address1            |   21|          4|    1|          4|
    |Q_Z_V_d0                  |   21|          4|  448|       1792|
    |Q_Z_V_d1                  |   21|          4|  448|       1792|
    |ap_NS_fsm                 |  109|         23|    1|         23|
    |grp_mp_mul_fu_202_a_V     |   85|         17|  448|       7616|
    |grp_mp_mul_fu_202_b_V     |   53|         12|  448|       5376|
    |grp_rdc_mont_fu_265_ma_V  |   44|          9|  837|       7533|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  420|         86| 2635|      24149|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |A24plus_V_load_1_reg_811          |  448|   0|  448|          0|
    |A24plus_V_load_reg_828            |  448|   0|  448|          0|
    |C24_V_load_1_reg_753              |  448|   0|  448|          0|
    |C24_V_load_reg_759                |  448|   0|  448|          0|
    |add_ln209_10_reg_891              |  448|   0|  448|          0|
    |add_ln209_11_reg_898              |  448|   0|  448|          0|
    |add_ln209_1_reg_656               |  448|   0|  448|          0|
    |add_ln214_1_reg_674               |  448|   0|  448|          0|
    |add_ln214_2_reg_716               |  448|   0|  448|          0|
    |add_ln214_3_reg_711               |  448|   0|  448|          0|
    |add_ln214_4_reg_822               |  448|   0|  448|          0|
    |add_ln214_5_reg_805               |  448|   0|  448|          0|
    |ap_CS_fsm                         |   22|   0|   22|          0|
    |call_ret3_reg_746                 |  448|   0|  448|          0|
    |grp_mp_mul_fu_202_ap_start_reg    |    1|   0|    1|          0|
    |grp_rdc_mont_fu_265_ap_start_reg  |    1|   0|    1|          0|
    |reg_316                           |  835|   0|  835|          0|
    |reg_320                           |  448|   0|  448|          0|
    |reg_325                           |  448|   0|  448|          0|
    |reg_331                           |  448|   0|  448|          0|
    |sext_ln183_1_reg_881              |  837|   0|  837|          0|
    |sext_ln183_2_reg_849              |  837|   0|  837|          0|
    |sext_ln183_3_reg_930              |  837|   0|  837|          0|
    |sext_ln183_reg_817                |  837|   0|  837|          0|
    |t1_V_1_reg_686                    |  448|   0|  448|          0|
    |t1_V_2_reg_780                    |  448|   0|  448|          0|
    |t1_V_3_reg_854                    |  448|   0|  448|          0|
    |t1_V_4_reg_834                    |  448|   0|  448|          0|
    |t1_V_5_reg_910                    |  448|   0|  448|          0|
    |t1_V_reg_701                      |  448|   0|  448|          0|
    |t2_V_1_reg_886                    |  448|   0|  448|          0|
    |t2_V_2_reg_905                    |  448|   0|  448|          0|
    |t2_V_reg_785                      |  448|   0|  448|          0|
    |t3_V_1_reg_663                    |  447|   0|  448|          1|
    |t3_V_reg_681                      |  447|   0|  448|          1|
    |tt3_V_3_reg_925                   |  836|   0|  836|          0|
    |zext_ln87_1_reg_721               |  835|   0|  837|          2|
    |zext_ln87_2_reg_726               |  835|   0|  837|          2|
    |zext_ln87_3_reg_696               |  835|   0|  837|          2|
    |zext_ln87_reg_741                 |  835|   0|  837|          2|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |20477|   0|20487|         10|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     xDBL     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     xDBL     | return value |
|P_X_V_address0      | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_ce0           | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_q0            |  in |  448|  ap_memory |     P_X_V    |     array    |
|P_X_V_address1      | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_ce1           | out |    1|  ap_memory |     P_X_V    |     array    |
|P_X_V_q1            |  in |  448|  ap_memory |     P_X_V    |     array    |
|P_Z_V_address0      | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_ce0           | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_q0            |  in |  448|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_address1      | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_ce1           | out |    1|  ap_memory |     P_Z_V    |     array    |
|P_Z_V_q1            |  in |  448|  ap_memory |     P_Z_V    |     array    |
|Q_X_V_address0      | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_ce0           | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_we0           | out |    1|  ap_memory |     Q_X_V    |     array    |
|Q_X_V_d0            | out |  448|  ap_memory |     Q_X_V    |     array    |
|Q_Z_V_address0      | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_ce0           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_we0           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_d0            | out |  448|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_address1      | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_ce1           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_we1           | out |    1|  ap_memory |     Q_Z_V    |     array    |
|Q_Z_V_d1            | out |  448|  ap_memory |     Q_Z_V    |     array    |
|A24plus_V_address0  | out |    1|  ap_memory |   A24plus_V  |     array    |
|A24plus_V_ce0       | out |    1|  ap_memory |   A24plus_V  |     array    |
|A24plus_V_q0        |  in |  448|  ap_memory |   A24plus_V  |     array    |
|C24_V_address0      | out |    1|  ap_memory |     C24_V    |     array    |
|C24_V_ce0           | out |    1|  ap_memory |     C24_V    |     array    |
|C24_V_q0            |  in |  448|  ap_memory |     C24_V    |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

