Analysis & Synthesis report for DE1_SoC
Fri May 31 02:22:15 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |testscreen|player_input:pi|keyboard_press_driver:keyboard|count
 11. State Machine - |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 12. State Machine - |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated
 17. Source assignments for audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated
 18. Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Parameter Settings for User Entity Instance: player_input:pi|keyboard_press_driver:keyboard
 23. Parameter Settings for User Entity Instance: audio:a|audio_rom:p1_bomb
 24. Parameter Settings for User Entity Instance: audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: audio:a|audio_rom:p2_bomb
 26. Parameter Settings for User Entity Instance: audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: audio:a|clock_generator:my_clock_gen
 28. Parameter Settings for User Entity Instance: audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 29. Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg
 30. Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 31. Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 32. Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 33. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec
 34. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 35. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 36. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 37. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 39. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 40. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 41. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 42. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 43. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 44. Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: video_driver:display
 46. Parameter Settings for User Entity Instance: video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i
 47. Parameter Settings for User Entity Instance: video_driver:display|altera_up_avalon_video_vga_timing:video
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 49. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 50. altsyncram Parameter Settings by Entity Instance
 51. altpll Parameter Settings by Entity Instance
 52. scfifo Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "bombHorizontalTop:row52"
 54. Port Connectivity Checks: "bombHorizontalTop:row42"
 55. Port Connectivity Checks: "bombHorizontalTop:row32"
 56. Port Connectivity Checks: "bombHorizontalTop:row22"
 57. Port Connectivity Checks: "bombHorizontalTop:row12"
 58. Port Connectivity Checks: "bombVerticalTop:column72"
 59. Port Connectivity Checks: "bombVerticalTop:column62"
 60. Port Connectivity Checks: "bombVerticalTop:column52"
 61. Port Connectivity Checks: "bombVerticalTop:column42"
 62. Port Connectivity Checks: "bombVerticalTop:column32"
 63. Port Connectivity Checks: "bombVerticalTop:column22"
 64. Port Connectivity Checks: "bombVerticalTop:column12"
 65. Port Connectivity Checks: "bombHorizontalTop:row5"
 66. Port Connectivity Checks: "bombHorizontalTop:row4"
 67. Port Connectivity Checks: "bombHorizontalTop:row3"
 68. Port Connectivity Checks: "bombHorizontalTop:row2"
 69. Port Connectivity Checks: "bombHorizontalTop:row1"
 70. Port Connectivity Checks: "bombVerticalTop:column7"
 71. Port Connectivity Checks: "bombVerticalTop:column6"
 72. Port Connectivity Checks: "bombVerticalTop:column5"
 73. Port Connectivity Checks: "bombVerticalTop:column4"
 74. Port Connectivity Checks: "bombVerticalTop:column3"
 75. Port Connectivity Checks: "bombVerticalTop:column2"
 76. Port Connectivity Checks: "bombVerticalTop:column1"
 77. Port Connectivity Checks: "video_driver:display|altera_up_avalon_video_vga_timing:video"
 78. Port Connectivity Checks: "video_driver:display|CLOCK25_PLL:c25_gen"
 79. Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 80. Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 81. Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 82. Port Connectivity Checks: "audio:a|clock_divider:cd"
 83. Port Connectivity Checks: "player_input:pi"
 84. Post-Synthesis Netlist Statistics for Top Partition
 85. Elapsed Time Per Partition
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 31 02:22:15 2019           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC                                         ;
; Top-level Entity Name           ; testscreen                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1084                                            ;
; Total pins                      ; 55                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,257,472                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; testscreen         ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.61        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.2%      ;
;     Processor 3            ;  32.2%      ;
;     Processor 4            ;  32.2%      ;
;     Processor 5            ;  32.2%      ;
;     Processor 6            ;  32.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library     ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-------------+
; video_driver.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/video_driver.sv                      ;             ;
; altera_up_avalon_video_vga_timing.v ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/altera_up_avalon_video_vga_timing.v  ;             ;
; DE1_SoC.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/DE1_SoC.sv                           ;             ;
; CLOCK25_PLL.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL.v                        ; CLOCK25_PLL ;
; CLOCK25_PLL/CLOCK25_PLL_0002.v      ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v       ; CLOCK25_PLL ;
; testscreen.sv                       ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/testscreen.sv                        ;             ;
; player_input.sv                     ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/player_input.sv                      ;             ;
; keyboard_press_driver.v             ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/keyboard_press_driver.v              ;             ;
; keyboard_inner_driver.v             ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/keyboard_inner_driver.v              ;             ;
; audio_and_video_config.v            ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/audio_and_video_config.v             ;             ;
; audio_codec.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/audio_codec.v                        ;             ;
; audio_rom.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/nathan7/Desktop/bomberman/audio_rom.v                          ;             ;
; clock_divider.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/clock_divider.sv                     ;             ;
; clock_generator.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/clock_generator.v                    ;             ;
; Altera_UP_SYNC_FIFO.v               ; yes             ; User Verilog HDL File                  ; C:/Users/nathan7/Desktop/bomberman/Altera_UP_SYNC_FIFO.v                ;             ;
; audio.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/audio.sv                             ;             ;
; bombHorizontalTop.sv                ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/bombHorizontalTop.sv                 ;             ;
; bombVerticalTop.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/bombVerticalTop.sv                   ;             ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;             ;
; stratix_ram_block.inc               ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;             ;
; lpm_mux.inc                         ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;             ;
; lpm_decode.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;             ;
; aglobal170.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;             ;
; a_rdenreg.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;             ;
; altrom.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc            ;             ;
; altram.inc                          ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc            ;             ;
; altdpram.inc                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc          ;             ;
; db/altsyncram_pdf1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf               ;             ;
; bomb.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/nathan7/Desktop/bomberman/bomb.mif                             ;             ;
; db/decode_11a.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/decode_11a.tdf                    ;             ;
; db/mux_6hb.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/mux_6hb.tdf                       ;             ;
; altpll.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf            ;             ;
; stratix_pll.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_pll.inc       ;             ;
; stratixii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;             ;
; cycloneii_pll.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;             ;
; db/altpll_1uu1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/altpll_1uu1.tdf                   ;             ;
; altera_up_slow_clock_generator.v    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_slow_clock_generator.v     ;             ;
; altera_up_i2c_av_auto_initialize.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_i2c_av_auto_initialize.v   ;             ;
; altera_up_i2c.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_i2c.v                      ;             ;
; altera_up_clock_edge.v              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_clock_edge.v               ;             ;
; altera_up_audio_in_deserializer.v   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_audio_in_deserializer.v    ;             ;
; altera_up_audio_bit_counter.v       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_audio_bit_counter.v        ;             ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf            ;             ;
; a_regfifo.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc         ;             ;
; a_dpfifo.inc                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc          ;             ;
; a_i2fifo.inc                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc          ;             ;
; a_fffifo.inc                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc          ;             ;
; a_f2fifo.inc                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc          ;             ;
; db/scfifo_8ba1.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/scfifo_8ba1.tdf                   ;             ;
; db/a_dpfifo_r2a1.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf                 ;             ;
; db/altsyncram_p3i1.tdf              ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/altsyncram_p3i1.tdf               ;             ;
; db/cmpr_6l8.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/cmpr_6l8.tdf                      ;             ;
; db/cntr_h2b.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/cntr_h2b.tdf                      ;             ;
; db/cntr_u27.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/cntr_u27.tdf                      ;             ;
; db/cntr_i2b.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/cntr_i2b.tdf                      ;             ;
; altera_up_audio_out_serializer.v    ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/nathan7/Desktop/bomberman/altera_up_audio_out_serializer.v     ;             ;
; altera_pll.v                        ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v          ;             ;
; lpm_divide.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;             ;
; abs_divider.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc       ;             ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;             ;
; db/lpm_divide_h3m.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/lpm_divide_h3m.tdf                ;             ;
; db/sign_div_unsign_klh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/sign_div_unsign_klh.tdf           ;             ;
; db/alt_u_div_eve.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/alt_u_div_eve.tdf                 ;             ;
; db/lpm_divide_82m.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/lpm_divide_82m.tdf                ;             ;
; db/sign_div_unsign_bkh.tdf          ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/sign_div_unsign_bkh.tdf           ;             ;
; db/alt_u_div_sse.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/nathan7/Desktop/bomberman/db/alt_u_div_sse.tdf                 ;             ;
+-------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 3352        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 5190        ;
;     -- 7 input functions                    ; 94          ;
;     -- 6 input functions                    ; 1401        ;
;     -- 5 input functions                    ; 1147        ;
;     -- 4 input functions                    ; 750         ;
;     -- <=3 input functions                  ; 1798        ;
;                                             ;             ;
; Dedicated logic registers                   ; 1084        ;
;                                             ;             ;
; I/O pins                                    ; 55          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1257472     ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 1276        ;
; Total fan-out                               ; 29233       ;
; Average fan-out                             ; 4.41        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |testscreen                                                      ; 5190 (1299)         ; 1084 (375)                ; 1257472           ; 0          ; 55   ; 0            ; |testscreen                                                                                                                                                                                                                           ; testscreen                        ; work         ;
;    |audio:a|                                                     ; 532 (118)           ; 338 (36)                  ; 1257472           ; 0          ; 0    ; 0            ; |testscreen|audio:a                                                                                                                                                                                                                   ; audio                             ; work         ;
;       |audio_and_video_config:cfg|                               ; 93 (2)              ; 56 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_and_video_config:cfg                                                                                                                                                                                        ; audio_and_video_config            ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                          ; 23 (23)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                           ; Altera_UP_I2C                     ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 52 (52)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                       ; Altera_UP_I2C_AV_Auto_Initialize  ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 16 (16)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                  ; Altera_UP_Slow_Clock_Generator    ; work         ;
;       |audio_codec:codec|                                        ; 267 (11)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec                                                                                                                                                                                                 ; audio_codec                       ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 108 (5)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                           ; Altera_UP_Audio_In_Deserializer   ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                         ; Altera_UP_Audio_Bit_Counter       ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO               ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                            ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                       ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                     ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                          ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                          ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                          ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO               ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                            ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                       ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                     ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                   ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                          ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                          ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                          ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 147 (51)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                             ; Altera_UP_Audio_Out_Serializer    ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                             ; Altera_UP_SYNC_FIFO               ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                            ; scfifo                            ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                 ; scfifo_8ba1                       ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                            ; a_dpfifo_r2a1                     ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram    ; altsyncram_p3i1                   ; work         ;
;                         |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison  ; cmpr_6l8                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb        ; cntr_h2b                          ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr            ; cntr_i2b                          ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter     ; cntr_u27                          ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO               ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                            ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                       ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                     ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                   ; work         ;
;                         |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison ; cmpr_6l8                          ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                          ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                          ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                          ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                 ; Altera_UP_Clock_Edge              ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                            ; Altera_UP_Clock_Edge              ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                 ; Altera_UP_Clock_Edge              ; work         ;
;       |audio_rom:p1_bomb|                                        ; 22 (0)              ; 4 (0)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p1_bomb                                                                                                                                                                                                 ; audio_rom                         ; work         ;
;          |altsyncram:altsyncram_component|                       ; 22 (0)              ; 4 (0)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_pdf1:auto_generated|                     ; 22 (0)              ; 4 (4)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated                                                                                                                                  ; altsyncram_pdf1                   ; work         ;
;                |decode_11a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|decode_11a:rden_decode                                                                                                           ; decode_11a                        ; work         ;
;                |mux_6hb:mux2|                                    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|mux_6hb:mux2                                                                                                                     ; mux_6hb                           ; work         ;
;       |audio_rom:p2_bomb|                                        ; 22 (0)              ; 4 (0)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p2_bomb                                                                                                                                                                                                 ; audio_rom                         ; work         ;
;          |altsyncram:altsyncram_component|                       ; 22 (0)              ; 4 (0)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_pdf1:auto_generated|                     ; 22 (0)              ; 4 (4)                     ; 622592            ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated                                                                                                                                  ; altsyncram_pdf1                   ; work         ;
;                |decode_11a:rden_decode|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|decode_11a:rden_decode                                                                                                           ; decode_11a                        ; work         ;
;                |mux_6hb:mux2|                                    ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|mux_6hb:mux2                                                                                                                     ; mux_6hb                           ; work         ;
;       |clock_divider:cd|                                         ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|clock_divider:cd                                                                                                                                                                                                  ; clock_divider                     ; work         ;
;       |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|clock_generator:my_clock_gen                                                                                                                                                                                      ; clock_generator                   ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                      ; altpll                            ; work         ;
;             |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                           ; altpll_1uu1                       ; work         ;
;    |bombHorizontalTop:row12|                                     ; 119 (119)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row12                                                                                                                                                                                                   ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row1|                                      ; 118 (118)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row1                                                                                                                                                                                                    ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row22|                                     ; 102 (102)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row22                                                                                                                                                                                                   ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row2|                                      ; 117 (117)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row2                                                                                                                                                                                                    ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row32|                                     ; 105 (105)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row32                                                                                                                                                                                                   ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row3|                                      ; 122 (122)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row3                                                                                                                                                                                                    ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row42|                                     ; 106 (106)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row42                                                                                                                                                                                                   ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row4|                                      ; 121 (121)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row4                                                                                                                                                                                                    ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row52|                                     ; 137 (137)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row52                                                                                                                                                                                                   ; bombHorizontalTop                 ; work         ;
;    |bombHorizontalTop:row5|                                      ; 142 (142)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombHorizontalTop:row5                                                                                                                                                                                                    ; bombHorizontalTop                 ; work         ;
;    |bombVerticalTop:column12|                                    ; 111 (111)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column12                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column1|                                     ; 139 (139)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column1                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column22|                                    ; 112 (112)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column22                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column2|                                     ; 137 (137)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column2                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column32|                                    ; 122 (122)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column32                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column3|                                     ; 147 (147)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column3                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column42|                                    ; 128 (128)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column42                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column4|                                     ; 152 (152)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column4                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column52|                                    ; 117 (117)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column52                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column5|                                     ; 140 (140)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column5                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column62|                                    ; 129 (129)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column62                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column6|                                     ; 167 (167)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column6                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column72|                                    ; 119 (119)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column72                                                                                                                                                                                                  ; bombVerticalTop                   ; work         ;
;    |bombVerticalTop:column7|                                     ; 143 (143)           ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|bombVerticalTop:column7                                                                                                                                                                                                   ; bombVerticalTop                   ; work         ;
;    |lpm_divide:Mod0|                                             ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;       |lpm_divide_h3m:auto_generated|                            ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                             ; lpm_divide_h3m                    ; work         ;
;          |sign_div_unsign_klh:divider|                           ; 71 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                 ; sign_div_unsign_klh               ; work         ;
;             |alt_u_div_eve:divider|                              ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                           ; alt_u_div_eve                     ; work         ;
;    |lpm_divide:Mod1|                                             ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1                                                                                                                                                                                                           ; lpm_divide                        ; work         ;
;       |lpm_divide_82m:auto_generated|                            ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated                                                                                                                                                                             ; lpm_divide_82m                    ; work         ;
;          |sign_div_unsign_bkh:divider|                           ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                 ; sign_div_unsign_bkh               ; work         ;
;             |alt_u_div_sse:divider|                              ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|lpm_divide:Mod1|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                                                                                                                           ; alt_u_div_sse                     ; work         ;
;    |player_input:pi|                                             ; 45 (17)             ; 66 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi                                                                                                                                                                                                           ; player_input                      ; work         ;
;       |keyboard_press_driver:keyboard|                           ; 28 (14)             ; 56 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi|keyboard_press_driver:keyboard                                                                                                                                                                            ; keyboard_press_driver             ; work         ;
;          |keyboard_inner_driver:kbd|                             ; 14 (14)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd                                                                                                                                                  ; keyboard_inner_driver             ; work         ;
;    |video_driver:display|                                        ; 136 (81)            ; 117 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display                                                                                                                                                                                                      ; video_driver                      ; work         ;
;       |CLOCK25_PLL:c25_gen|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen                                                                                                                                                                                  ; CLOCK25_PLL                       ; CLOCK25_PLL  ;
;          |CLOCK25_PLL_0002:clock25_pll_inst|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst                                                                                                                                                ; CLOCK25_PLL_0002                  ; CLOCK25_PLL  ;
;             |altera_pll:altera_pll_i|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i                                                                                                                        ; altera_pll                        ; work         ;
;       |altera_up_avalon_video_vga_timing:video|                  ; 55 (55)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video                                                                                                                                                              ; altera_up_avalon_video_vga_timing ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+
; audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None     ;
; audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None     ;
; audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None     ;
; audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072   ; None     ;
; audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 32768        ; 24           ; --           ; --           ; 786432 ; bomb.mif ;
; audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO ; ROM              ; 32768        ; 24           ; --           ; --           ; 786432 ; bomb.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |testscreen|audio:a|audio_rom:p1_bomb                ; audio_rom.v     ;
; Altera ; ROM: 1-PORT  ; 17.0    ; N/A          ; N/A          ; |testscreen|audio:a|audio_rom:p2_bomb                ; audio_rom.v     ;
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |testscreen|video_driver:display|CLOCK25_PLL:c25_gen ; CLOCK25_PLL.v   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------+
; State Machine - |testscreen|player_input:pi|keyboard_press_driver:keyboard|count ;
+----------+---------+-------------------------------------------------------------+
; Name     ; count~7 ; count~6                                                     ;
+----------+---------+-------------------------------------------------------------+
; count.00 ; 0       ; 0                                                           ;
; count.01 ; 0       ; 1                                                           ;
; count.10 ; 1       ; 0                                                           ;
; count.11 ; 1       ; 1                                                           ;
+----------+---------+-------------------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; Name                                        ; s_i2c_transceiver~4 ; s_i2c_transceiver~3 ; s_i2c_transceiver~2 ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                   ; 1                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                   ; 1                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 1                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 1                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                   ; 1                   ; 0                   ;
+---------------------------------------------+---------------------+---------------------+---------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init ;
+-----------------------------------------------+-------------------+-------------------+-----------------------------------------+
; Name                                          ; s_i2c_auto_init~4 ; s_i2c_auto_init~3 ; s_i2c_auto_init~2                       ;
+-----------------------------------------------+-------------------+-------------------+-----------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                 ; 0                 ; 0                                       ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                 ; 0                 ; 1                                       ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                 ; 1                 ; 0                                       ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                 ; 1                 ; 1                                       ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 1                 ; 0                 ; 0                                       ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 1                 ; 0                 ; 1                                       ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 1                 ; 1                 ; 0                                       ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                 ; 1                 ; 1                                       ;
+-----------------------------------------------+-------------------+-------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_blue[0,1]  ; Stuck at GND due to stuck port data_in                                 ;
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_green[0,1] ; Stuck at GND due to stuck port data_in                                 ;
; video_driver:display|altera_up_avalon_video_vga_timing:video|vga_red[0,1]   ; Stuck at GND due to stuck port data_in                                 ;
; r[2]                                                                        ; Merged with r[5]                                                       ;
; b[4]                                                                        ; Merged with r[4]                                                       ;
; r[0,1]                                                                      ; Merged with r[3]                                                       ;
; g[1]                                                                        ; Merged with g[3]                                                       ;
; b[1,3]                                                                      ; Merged with g[3]                                                       ;
; b[0]                                                                        ; Merged with g[0]                                                       ;
; video_driver:display|rout[1,3]                                              ; Merged with video_driver:display|rout[0]                               ;
; video_driver:display|rout[5]                                                ; Merged with video_driver:display|rout[2]                               ;
; video_driver:display|rout[4]                                                ; Merged with video_driver:display|bout[4]                               ;
; video_driver:display|gout[0]                                                ; Merged with video_driver:display|bout[0]                               ;
; video_driver:display|bout[3]                                                ; Merged with video_driver:display|bout[1]                               ;
; video_driver:display|gout[1,3]                                              ; Merged with video_driver:display|bout[1]                               ;
; audio:a|audio_and_video_config:cfg|num_bits_to_transfer[1,2]                ; Merged with audio:a|audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; audio:a|clock_divider:cd|divided_clocks[10..31]                             ; Lost fanout                                                            ;
; Total Number of Removed Registers = 46                                      ;                                                                        ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1084  ;
; Number of registers using Synchronous Clear  ; 696   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 620   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                             ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |testscreen|audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|mux_6hb:mux2|l2_w0_n0_mux_dataout                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |testscreen|audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|mux_6hb:mux2|l2_w0_n0_mux_dataout                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|g[3]                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |testscreen|Bombx2[3]                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|audio:a|play_counters[1][0]                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|audio:a|play_counters[0][11]                                                                                                                     ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |testscreen|bomb2Counter[0]                                                                                                                                  ;
; 5:1                ; 23 bits   ; 69 LEs        ; 0 LEs                ; 69 LEs                 ; Yes        ; |testscreen|bomb2Detonate[23]                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|filter_scan[0]                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd|incnt[1]                                                                ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |testscreen|Bomby1[4]                                                                                                                                        ;
; 5:1                ; 23 bits   ; 69 LEs        ; 0 LEs                ; 69 LEs                 ; Yes        ; |testscreen|bomb1Detonate[1]                                                                                                                                 ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |testscreen|bomb1Counter[19]                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|vga_green[4]                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|pixel_counter[6]                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|xt[0]                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |testscreen|video_driver:display|yt[2]                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|line_counter[9]                                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|video_driver:display|x[6]                                                                                                                        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |testscreen|video_driver:display|xd[9]                                                                                                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|video_driver:display|y[2]                                                                                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|video_driver:display|yd[4]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |testscreen|video_driver:display|altera_up_avalon_video_vga_timing:video|vga_red                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterLeft2[0]                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterRight2[13]                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerX2[1]                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerX2[3]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterLeft[0]                                                                                                                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterRight[13]                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerX[1]                                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerX[3]                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterUp2[0]                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterDown2[13]                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerY2[1]                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerY2[0]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterUp[0]                                                                                                                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |testscreen|buttonCounterDown[13]                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testscreen|playerY[1]                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |testscreen|playerY[0]                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |testscreen|audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|data_to_transfer[0]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |testscreen|audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_input:pi|keyboard_press_driver:keyboard ;
+----------------+----------+-----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                            ;
+----------------+----------+-----------------------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                                 ;
; SEENF0         ; 1        ; Unsigned Binary                                                 ;
; NULL           ; 00000000 ; Unsigned Binary                                                 ;
+----------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_rom:p1_bomb ;
+------------------+----------+------------------------------------------+
; Parameter Name   ; Value    ; Type                                     ;
+------------------+----------+------------------------------------------+
; init_file_extern ; bomb.mif ; String                                   ;
+------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; bomb.mif             ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_pdf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_rom:p2_bomb ;
+------------------+----------+------------------------------------------+
; Parameter Name   ; Value    ; Type                                     ;
+------------------+----------+------------------------------------------+
; init_file_extern ; bomb.mif ; String                                   ;
+------------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 24                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; bomb.mif             ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_pdf1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|clock_generator:my_clock_gen ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                           ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                          ;
+-------------------------------+-------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                       ;
; PLL_TYPE                      ; FAST              ; Untyped                                                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                       ;
; LOCK_LOW                      ; 1                 ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                       ;
; SKIP_VCO                      ; OFF               ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                       ;
; BANDWIDTH                     ; 0                 ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                       ;
; VCO_MIN                       ; 0                 ; Untyped                                                       ;
; VCO_MAX                       ; 0                 ; Untyped                                                       ;
; VCO_CENTER                    ; 0                 ; Untyped                                                       ;
; PFD_MIN                       ; 0                 ; Untyped                                                       ;
; PFD_MAX                       ; 0                 ; Untyped                                                       ;
; M_INITIAL                     ; 0                 ; Untyped                                                       ;
; M                             ; 0                 ; Untyped                                                       ;
; N                             ; 1                 ; Untyped                                                       ;
; M2                            ; 1                 ; Untyped                                                       ;
; N2                            ; 1                 ; Untyped                                                       ;
; SS                            ; 1                 ; Untyped                                                       ;
; C0_HIGH                       ; 0                 ; Untyped                                                       ;
; C1_HIGH                       ; 0                 ; Untyped                                                       ;
; C2_HIGH                       ; 0                 ; Untyped                                                       ;
; C3_HIGH                       ; 0                 ; Untyped                                                       ;
; C4_HIGH                       ; 0                 ; Untyped                                                       ;
; C5_HIGH                       ; 0                 ; Untyped                                                       ;
; C6_HIGH                       ; 0                 ; Untyped                                                       ;
; C7_HIGH                       ; 0                 ; Untyped                                                       ;
; C8_HIGH                       ; 0                 ; Untyped                                                       ;
; C9_HIGH                       ; 0                 ; Untyped                                                       ;
; C0_LOW                        ; 0                 ; Untyped                                                       ;
; C1_LOW                        ; 0                 ; Untyped                                                       ;
; C2_LOW                        ; 0                 ; Untyped                                                       ;
; C3_LOW                        ; 0                 ; Untyped                                                       ;
; C4_LOW                        ; 0                 ; Untyped                                                       ;
; C5_LOW                        ; 0                 ; Untyped                                                       ;
; C6_LOW                        ; 0                 ; Untyped                                                       ;
; C7_LOW                        ; 0                 ; Untyped                                                       ;
; C8_LOW                        ; 0                 ; Untyped                                                       ;
; C9_LOW                        ; 0                 ; Untyped                                                       ;
; C0_INITIAL                    ; 0                 ; Untyped                                                       ;
; C1_INITIAL                    ; 0                 ; Untyped                                                       ;
; C2_INITIAL                    ; 0                 ; Untyped                                                       ;
; C3_INITIAL                    ; 0                 ; Untyped                                                       ;
; C4_INITIAL                    ; 0                 ; Untyped                                                       ;
; C5_INITIAL                    ; 0                 ; Untyped                                                       ;
; C6_INITIAL                    ; 0                 ; Untyped                                                       ;
; C7_INITIAL                    ; 0                 ; Untyped                                                       ;
; C8_INITIAL                    ; 0                 ; Untyped                                                       ;
; C9_INITIAL                    ; 0                 ; Untyped                                                       ;
; C0_MODE                       ; BYPASS            ; Untyped                                                       ;
; C1_MODE                       ; BYPASS            ; Untyped                                                       ;
; C2_MODE                       ; BYPASS            ; Untyped                                                       ;
; C3_MODE                       ; BYPASS            ; Untyped                                                       ;
; C4_MODE                       ; BYPASS            ; Untyped                                                       ;
; C5_MODE                       ; BYPASS            ; Untyped                                                       ;
; C6_MODE                       ; BYPASS            ; Untyped                                                       ;
; C7_MODE                       ; BYPASS            ; Untyped                                                       ;
; C8_MODE                       ; BYPASS            ; Untyped                                                       ;
; C9_MODE                       ; BYPASS            ; Untyped                                                       ;
; C0_PH                         ; 0                 ; Untyped                                                       ;
; C1_PH                         ; 0                 ; Untyped                                                       ;
; C2_PH                         ; 0                 ; Untyped                                                       ;
; C3_PH                         ; 0                 ; Untyped                                                       ;
; C4_PH                         ; 0                 ; Untyped                                                       ;
; C5_PH                         ; 0                 ; Untyped                                                       ;
; C6_PH                         ; 0                 ; Untyped                                                       ;
; C7_PH                         ; 0                 ; Untyped                                                       ;
; C8_PH                         ; 0                 ; Untyped                                                       ;
; C9_PH                         ; 0                 ; Untyped                                                       ;
; L0_HIGH                       ; 1                 ; Untyped                                                       ;
; L1_HIGH                       ; 1                 ; Untyped                                                       ;
; G0_HIGH                       ; 1                 ; Untyped                                                       ;
; G1_HIGH                       ; 1                 ; Untyped                                                       ;
; G2_HIGH                       ; 1                 ; Untyped                                                       ;
; G3_HIGH                       ; 1                 ; Untyped                                                       ;
; E0_HIGH                       ; 1                 ; Untyped                                                       ;
; E1_HIGH                       ; 1                 ; Untyped                                                       ;
; E2_HIGH                       ; 1                 ; Untyped                                                       ;
; E3_HIGH                       ; 1                 ; Untyped                                                       ;
; L0_LOW                        ; 1                 ; Untyped                                                       ;
; L1_LOW                        ; 1                 ; Untyped                                                       ;
; G0_LOW                        ; 1                 ; Untyped                                                       ;
; G1_LOW                        ; 1                 ; Untyped                                                       ;
; G2_LOW                        ; 1                 ; Untyped                                                       ;
; G3_LOW                        ; 1                 ; Untyped                                                       ;
; E0_LOW                        ; 1                 ; Untyped                                                       ;
; E1_LOW                        ; 1                 ; Untyped                                                       ;
; E2_LOW                        ; 1                 ; Untyped                                                       ;
; E3_LOW                        ; 1                 ; Untyped                                                       ;
; L0_INITIAL                    ; 1                 ; Untyped                                                       ;
; L1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G0_INITIAL                    ; 1                 ; Untyped                                                       ;
; G1_INITIAL                    ; 1                 ; Untyped                                                       ;
; G2_INITIAL                    ; 1                 ; Untyped                                                       ;
; G3_INITIAL                    ; 1                 ; Untyped                                                       ;
; E0_INITIAL                    ; 1                 ; Untyped                                                       ;
; E1_INITIAL                    ; 1                 ; Untyped                                                       ;
; E2_INITIAL                    ; 1                 ; Untyped                                                       ;
; E3_INITIAL                    ; 1                 ; Untyped                                                       ;
; L0_MODE                       ; BYPASS            ; Untyped                                                       ;
; L1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G0_MODE                       ; BYPASS            ; Untyped                                                       ;
; G1_MODE                       ; BYPASS            ; Untyped                                                       ;
; G2_MODE                       ; BYPASS            ; Untyped                                                       ;
; G3_MODE                       ; BYPASS            ; Untyped                                                       ;
; E0_MODE                       ; BYPASS            ; Untyped                                                       ;
; E1_MODE                       ; BYPASS            ; Untyped                                                       ;
; E2_MODE                       ; BYPASS            ; Untyped                                                       ;
; E3_MODE                       ; BYPASS            ; Untyped                                                       ;
; L0_PH                         ; 0                 ; Untyped                                                       ;
; L1_PH                         ; 0                 ; Untyped                                                       ;
; G0_PH                         ; 0                 ; Untyped                                                       ;
; G1_PH                         ; 0                 ; Untyped                                                       ;
; G2_PH                         ; 0                 ; Untyped                                                       ;
; G3_PH                         ; 0                 ; Untyped                                                       ;
; E0_PH                         ; 0                 ; Untyped                                                       ;
; E1_PH                         ; 0                 ; Untyped                                                       ;
; E2_PH                         ; 0                 ; Untyped                                                       ;
; E3_PH                         ; 0                 ; Untyped                                                       ;
; M_PH                          ; 0                 ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                       ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                ;
+-------------------------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg ;
+-----------------+-----------+---------------------------------------------------+
; Parameter Name  ; Value     ; Type                                              ;
+-----------------+-----------+---------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                   ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                   ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                   ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                   ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                   ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                   ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                   ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                   ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                   ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                   ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                   ;
+-----------------+-----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                    ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                          ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                         ;
+----------------+------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                               ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                    ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                    ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                    ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                    ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                    ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                    ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                    ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                    ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                    ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                    ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                    ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                    ;
+-----------------+-----------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec ;
+------------------+-------+---------------------------------------------+
; Parameter Name   ; Value ; Type                                        ;
+------------------+-------+---------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                              ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                             ;
+------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                    ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                   ;
+------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                     ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                     ;
; logN           ; 3     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                      ;
; logN           ; 3     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                        ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                    ;
; logN           ; 3     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                    ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                      ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                                                                                                     ;
; logN           ; 3     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                     ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                       ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; WIDTH          ; 640   ; Signed Integer                           ;
; HEIGHT         ; 480   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                            ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                          ;
; pll_type                             ; General                ; String                                                                          ;
; pll_subtype                          ; General                ; String                                                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                  ;
; operation_mode                       ; direct                 ; String                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                  ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                          ;
; phase_shift1                         ; 0 ps                   ; String                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                  ;
; clock_name_0                         ;                        ; String                                                                          ;
; clock_name_1                         ;                        ; String                                                                          ;
; clock_name_2                         ;                        ; String                                                                          ;
; clock_name_3                         ;                        ; String                                                                          ;
; clock_name_4                         ;                        ; String                                                                          ;
; clock_name_5                         ;                        ; String                                                                          ;
; clock_name_6                         ;                        ; String                                                                          ;
; clock_name_7                         ;                        ; String                                                                          ;
; clock_name_8                         ;                        ; String                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                          ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:display|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+--------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                               ;
+-------------------------+------------+--------------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                     ;
; H_ACTIVE                ; 640        ; Signed Integer                                                     ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                     ;
; H_SYNC                  ; 96         ; Signed Integer                                                     ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                     ;
; H_TOTAL                 ; 800        ; Signed Integer                                                     ;
; V_ACTIVE                ; 480        ; Signed Integer                                                     ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                     ;
; V_SYNC                  ; 2          ; Signed Integer                                                     ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                     ;
; V_TOTAL                 ; 525        ; Signed Integer                                                     ;
; PW                      ; 10         ; Signed Integer                                                     ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                    ;
; LW                      ; 10         ; Signed Integer                                                     ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                    ;
+-------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                ;
; LPM_WIDTHD             ; 3              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 24                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 24                                                        ;
;     -- NUMWORDS_A                         ; 32768                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                         ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; Value                                                                ;
+-------------------------------+----------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                    ;
; Entity Instance               ; audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                               ;
;     -- PLL_TYPE               ; FAST                                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                                    ;
+-------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                ;
; Entity Instance            ; audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 24                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
; Entity Instance            ; audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 24                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
; Entity Instance            ; audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 24                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
; Entity Instance            ; audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                     ;
;     -- lpm_width           ; 24                                                                                                                                               ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                              ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row52"                                                                                                                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[6..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row42"                                                                                                                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row32"                                                                                                                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[7..6] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row22"                                                                                                                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[6..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row12"                                                                                                                                                                       ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[5..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column72" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[4..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[8..5] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[9]    ; Input ; Info     ; Stuck at VCC   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column62" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[8..6] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[5..4] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column52" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[6..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND   ;
; BombxStart[8]    ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[7]    ; Input ; Info     ; Stuck at GND   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column42" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[7..6] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND   ;
; BombxStart[8]    ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[5]    ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[4]    ; Input ; Info     ; Stuck at GND   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column32" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[7..6] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[4..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[9..8] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[5]    ; Input ; Info     ; Stuck at GND   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column22" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[9..8] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[6..4] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[7]    ; Input ; Info     ; Stuck at VCC   ;
+------------------+-------+----------+----------------+


+------------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column12" ;
+------------------+-------+----------+----------------+
; Port             ; Type  ; Severity ; Details        ;
+------------------+-------+----------+----------------+
; BombxStart[5..2] ; Input ; Info     ; Stuck at VCC   ;
; BombxStart[9..6] ; Input ; Info     ; Stuck at GND   ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND   ;
+------------------+-------+----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row5"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[6..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row4"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[4]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row3"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[7..6] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[4..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[5]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row2"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[3..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..8] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[6..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[7]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bombHorizontalTop:row1"                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BombyStart       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; BombyStart[5..2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; BombyStart[9..6] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; BombyStart[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column7" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[4..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[8..5] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[9]    ; Input ; Info     ; Stuck at VCC  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column6" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[8..6] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[5..4] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column5" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[6..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND  ;
; BombxStart[8]    ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[7]    ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column4" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[7..6] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[9]    ; Input ; Info     ; Stuck at GND  ;
; BombxStart[8]    ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[5]    ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[4]    ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column3" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[7..6] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[4..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[9..8] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[5]    ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column2" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[3..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[9..8] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[6..4] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[7]    ; Input ; Info     ; Stuck at VCC  ;
+------------------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "bombVerticalTop:column1" ;
+------------------+-------+----------+---------------+
; Port             ; Type  ; Severity ; Details       ;
+------------------+-------+----------+---------------+
; BombxStart[5..2] ; Input ; Info     ; Stuck at VCC  ;
; BombxStart[9..6] ; Input ; Info     ; Stuck at GND  ;
; BombxStart[1..0] ; Input ; Info     ; Stuck at GND  ;
+------------------+-------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:display|altera_up_avalon_video_vga_timing:video"                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:display|CLOCK25_PLL:c25_gen"                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                            ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                            ;
+--------------+--------+----------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio:a|clock_divider:cd"                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[8..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "player_input:pi"                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; start ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1084                        ;
;     CLR               ; 1                           ;
;     ENA               ; 51                          ;
;     ENA SCLR          ; 555                         ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 141                         ;
;     SLD               ; 3                           ;
;     plain             ; 319                         ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 5191                        ;
;     arith             ; 801                         ;
;         0 data inputs ; 44                          ;
;         1 data inputs ; 625                         ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 10                          ;
;     extend            ; 94                          ;
;         7 data inputs ; 94                          ;
;     normal            ; 4287                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 696                         ;
;         3 data inputs ; 299                         ;
;         4 data inputs ; 740                         ;
;         5 data inputs ; 1147                        ;
;         6 data inputs ; 1401                        ;
;     shared            ; 9                           ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 7                           ;
; boundary_port         ; 55                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 248                         ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.31                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Fri May 31 02:21:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file video_driver.sv
    Info (12023): Found entity 1: video_driver File: C:/Users/nathan7/Desktop/bomberman/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/nathan7/Desktop/bomberman/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/nathan7/Desktop/bomberman/DE1_SoC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll.v
    Info (12023): Found entity 1: CLOCK25_PLL File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clock25_pll/clock25_pll_0002.v
    Info (12023): Found entity 1: CLOCK25_PLL_0002 File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file testscreen.sv
    Info (12023): Found entity 1: testscreen File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 1
    Info (12023): Found entity 2: testscreen_testbench File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 942
Info (12021): Found 2 design units, including 2 entities, in source file player_input.sv
    Info (12023): Found entity 1: player_input File: C:/Users/nathan7/Desktop/bomberman/player_input.sv Line: 1
    Info (12023): Found entity 2: player_input_testbench File: C:/Users/nathan7/Desktop/bomberman/player_input.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/nathan7/Desktop/bomberman/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/nathan7/Desktop/bomberman/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/nathan7/Desktop/bomberman/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/nathan7/Desktop/bomberman/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_rom.v
    Info (12023): Found entity 1: audio_rom File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: C:/Users/nathan7/Desktop/bomberman/clock_divider.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/nathan7/Desktop/bomberman/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/nathan7/Desktop/bomberman/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file audio.sv
    Info (12023): Found entity 1: audio File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bombhorizontaltop.sv
    Info (12023): Found entity 1: bombHorizontalTop File: C:/Users/nathan7/Desktop/bomberman/bombHorizontalTop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bombverticaltop.sv
    Info (12023): Found entity 1: bombVerticalTop File: C:/Users/nathan7/Desktop/bomberman/bombVerticalTop.sv Line: 1
Info (12127): Elaborating entity "testscreen" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at testscreen.sv(194): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 194
Warning (10230): Verilog HDL assignment warning at testscreen.sv(196): truncated value with size 32 to match size of target (10) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 196
Warning (10230): Verilog HDL assignment warning at testscreen.sv(266): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 266
Warning (10230): Verilog HDL assignment warning at testscreen.sv(268): truncated value with size 32 to match size of target (9) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 268
Warning (10230): Verilog HDL assignment warning at testscreen.sv(338): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 338
Warning (10230): Verilog HDL assignment warning at testscreen.sv(340): truncated value with size 32 to match size of target (9) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 340
Warning (10230): Verilog HDL assignment warning at testscreen.sv(410): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 410
Warning (10230): Verilog HDL assignment warning at testscreen.sv(412): truncated value with size 32 to match size of target (10) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 412
Warning (10230): Verilog HDL assignment warning at testscreen.sv(483): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 483
Warning (10230): Verilog HDL assignment warning at testscreen.sv(485): truncated value with size 32 to match size of target (10) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 485
Warning (10230): Verilog HDL assignment warning at testscreen.sv(555): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 555
Warning (10230): Verilog HDL assignment warning at testscreen.sv(557): truncated value with size 32 to match size of target (9) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 557
Warning (10230): Verilog HDL assignment warning at testscreen.sv(627): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 627
Warning (10230): Verilog HDL assignment warning at testscreen.sv(629): truncated value with size 32 to match size of target (9) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 629
Warning (10230): Verilog HDL assignment warning at testscreen.sv(699): truncated value with size 32 to match size of target (18) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 699
Warning (10230): Verilog HDL assignment warning at testscreen.sv(701): truncated value with size 32 to match size of target (10) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 701
Warning (10230): Verilog HDL assignment warning at testscreen.sv(708): truncated value with size 32 to match size of target (29) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 708
Warning (10230): Verilog HDL assignment warning at testscreen.sv(712): truncated value with size 32 to match size of target (24) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 712
Warning (10230): Verilog HDL assignment warning at testscreen.sv(725): truncated value with size 32 to match size of target (29) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 725
Warning (10230): Verilog HDL assignment warning at testscreen.sv(729): truncated value with size 32 to match size of target (24) File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 729
Info (12128): Elaborating entity "player_input" for hierarchy "player_input:pi" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 42
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "player_input:pi|keyboard_press_driver:keyboard" File: C:/Users/nathan7/Desktop/bomberman/player_input.sv Line: 12
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "player_input:pi|keyboard_press_driver:keyboard|keyboard_inner_driver:kbd" File: C:/Users/nathan7/Desktop/bomberman/keyboard_press_driver.v Line: 38
Info (12128): Elaborating entity "audio" for hierarchy "audio:a" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 43
Warning (10036): Verilog HDL or VHDL warning at audio.sv(22): object "writedata_left_unfiltered" assigned a value but never read File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at audio.sv(22): object "writedata_right_unfiltered" assigned a value but never read File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 22
Warning (10036): Verilog HDL or VHDL warning at audio.sv(25): object "read_write_ready" assigned a value but never read File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 25
Warning (10230): Verilog HDL assignment warning at audio.sv(48): truncated value with size 32 to match size of target (24) File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 48
Warning (10230): Verilog HDL assignment warning at audio.sv(49): truncated value with size 32 to match size of target (24) File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 49
Warning (10230): Verilog HDL assignment warning at audio.sv(64): truncated value with size 32 to match size of target (15) File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 64
Info (12128): Elaborating entity "audio_rom" for hierarchy "audio:a|audio_rom:p1_bomb" File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component" File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 84
Info (12130): Elaborated megafunction instantiation "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component" File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 84
Info (12133): Instantiated megafunction "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 84
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "bomb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdf1.tdf
    Info (12023): Found entity 1: altsyncram_pdf1 File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_pdf1" for hierarchy "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a File: C:/Users/nathan7/Desktop/bomberman/db/decode_11a.tdf Line: 23
Info (12128): Elaborating entity "decode_11a" for hierarchy "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|decode_11a:rden_decode" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: C:/Users/nathan7/Desktop/bomberman/db/mux_6hb.tdf Line: 23
Info (12128): Elaborating entity "mux_6hb" for hierarchy "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|mux_6hb:mux2" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 42
Info (12128): Elaborating entity "clock_divider" for hierarchy "audio:a|clock_divider:cd" File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 37
Info (12128): Elaborating entity "clock_generator" for hierarchy "audio:a|clock_generator:my_clock_gen" File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 113
Info (12128): Elaborating entity "altpll" for hierarchy "audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/nathan7/Desktop/bomberman/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/nathan7/Desktop/bomberman/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/nathan7/Desktop/bomberman/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "audio:a|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio:a|audio_and_video_config:cfg" File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 123
Warning (12125): Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/nathan7/Desktop/bomberman/altera_up_slow_clock_generator.v Line: 53
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio:a|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/nathan7/Desktop/bomberman/audio_and_video_config.v Line: 180
Warning (12125): Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/nathan7/Desktop/bomberman/altera_up_i2c_av_auto_initialize.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/nathan7/Desktop/bomberman/audio_and_video_config.v Line: 205
Warning (12125): Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/nathan7/Desktop/bomberman/altera_up_i2c.v Line: 48
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio:a|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/nathan7/Desktop/bomberman/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio:a|audio_codec:codec" File: C:/Users/nathan7/Desktop/bomberman/audio.sv Line: 144
Warning (12125): Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/nathan7/Desktop/bomberman/altera_up_clock_edge.v Line: 48
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/nathan7/Desktop/bomberman/audio_codec.v Line: 181
Warning (12125): Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/nathan7/Desktop/bomberman/altera_up_audio_in_deserializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/nathan7/Desktop/bomberman/audio_codec.v Line: 238
Warning (12125): Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/nathan7/Desktop/bomberman/altera_up_audio_bit_counter.v Line: 49
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/nathan7/Desktop/bomberman/altera_up_audio_in_deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/nathan7/Desktop/bomberman/altera_up_audio_in_deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/nathan7/Desktop/bomberman/Altera_UP_SYNC_FIFO.v Line: 157
Info (12130): Elaborated megafunction instantiation "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/nathan7/Desktop/bomberman/Altera_UP_SYNC_FIFO.v Line: 157
Info (12133): Instantiated megafunction "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/Altera_UP_SYNC_FIFO.v Line: 157
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/nathan7/Desktop/bomberman/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/nathan7/Desktop/bomberman/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/nathan7/Desktop/bomberman/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/nathan7/Desktop/bomberman/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/nathan7/Desktop/bomberman/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/nathan7/Desktop/bomberman/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/nathan7/Desktop/bomberman/db/a_dpfifo_r2a1.tdf Line: 59
Warning (12125): Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/nathan7/Desktop/bomberman/altera_up_audio_out_serializer.v Line: 47
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio:a|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/nathan7/Desktop/bomberman/audio_codec.v Line: 267
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:display" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 907
Info (12128): Elaborating entity "CLOCK25_PLL" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen" File: C:/Users/nathan7/Desktop/bomberman/video_driver.sv Line: 47
Info (12128): Elaborating entity "CLOCK25_PLL_0002" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst" File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "video_driver:display|CLOCK25_PLL:c25_gen|CLOCK25_PLL_0002:clock25_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/CLOCK25_PLL/CLOCK25_PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "video_driver:display|altera_up_avalon_video_vga_timing:video" File: C:/Users/nathan7/Desktop/bomberman/video_driver.sv Line: 147
Info (12128): Elaborating entity "bombVerticalTop" for hierarchy "bombVerticalTop:column1" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 908
Info (12128): Elaborating entity "bombHorizontalTop" for hierarchy "bombHorizontalTop:row1" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 916
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/nathan7/Desktop/bomberman/clock_generator.v Line: 134
Warning (12010): Port "data_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND. File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 84
Warning (12010): Port "data_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 16. The formal width of the signal in the module is 24.  The extra bits will be driven by GND. File: C:/Users/nathan7/Desktop/bomberman/audio_rom.v Line: 84
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a19" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 461
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a20" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 483
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a21" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 505
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a22" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 527
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a23" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 549
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a43" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 989
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a44" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1011
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a45" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1033
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a46" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1055
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a47" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1077
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a67" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1517
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a68" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1539
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a69" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1561
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a70" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1583
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a71" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1605
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a91" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2045
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a92" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2067
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a93" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2089
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a94" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2111
        Warning (14320): Synthesized away node "audio:a|audio_rom:p2_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a95" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2133
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a19" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 461
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a20" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 483
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a21" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 505
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a22" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 527
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a23" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 549
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a43" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 989
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a44" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1011
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a45" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1033
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a46" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1055
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a47" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1077
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a67" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1517
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a68" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1539
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a69" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1561
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a70" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1583
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a71" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 1605
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a91" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2045
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a92" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2067
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a93" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2089
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a94" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2111
        Warning (14320): Synthesized away node "audio:a|audio_rom:p1_bomb|altsyncram:altsyncram_component|altsyncram_pdf1:auto_generated|ram_block1a95" File: C:/Users/nathan7/Desktop/bomberman/db/altsyncram_pdf1.tdf Line: 2133
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio:a|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/nathan7/Desktop/bomberman/altera_up_i2c_av_auto_initialize.v Line: 305
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: C:/Users/nathan7/Desktop/bomberman/db/lpm_divide_h3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: C:/Users/nathan7/Desktop/bomberman/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: C:/Users/nathan7/Desktop/bomberman/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/nathan7/Desktop/bomberman/testscreen.sv Line: 833
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/nathan7/Desktop/bomberman/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/nathan7/Desktop/bomberman/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/nathan7/Desktop/bomberman/db/alt_u_div_sse.tdf Line: 23
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/nathan7/Desktop/bomberman/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5676 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 5371 logic cells
    Info (21064): Implemented 248 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4978 megabytes
    Info: Processing ended: Fri May 31 02:22:15 2019
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/nathan7/Desktop/bomberman/output_files/DE1_SoC.map.smsg.


