WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500146 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000146 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250147 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250147 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14004185 heartbeat IPC: 1.111 cumulative IPC: 0.6448 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 29862682 heartbeat IPC: 0.6306 cumulative IPC: 0.6353 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 45811545 heartbeat IPC: 0.627 cumulative IPC: 0.6319 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 61459370 heartbeat IPC: 0.6391 cumulative IPC: 0.634 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 77502033 heartbeat IPC: 0.6233 cumulative IPC: 0.6316 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 93507679 heartbeat IPC: 0.6248 cumulative IPC: 0.6303 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 109329574 heartbeat IPC: 0.632 cumulative IPC: 0.6306 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 124989392 heartbeat IPC: 0.6386 cumulative IPC: 0.6316 (Simulation time: 00 hr 08 min 53 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv666.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 140908448 heartbeat IPC: 0.6282 cumulative IPC: 0.6312 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 156792885 heartbeat IPC: 0.6295 cumulative IPC: 0.6311 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 158254974 cumulative IPC: 0.6319 (Simulation time: 00 hr 11 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 158254974 cumulative IPC: 0.6319 (Simulation time: 00 hr 11 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv666.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6319 instructions: 100000000 cycles: 158254974
CPU 0 Branch Prediction Accuracy: 70.64% MPKI: 51.76 Average ROB Occupancy at Mispredict: 4.361
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.822
BRANCH_INDIRECT: 35.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 2.24
BRANCH_INDIRECT_CALL: 2.12
BRANCH_RETURN: 1.39

L1D TOTAL        ACCESS:   34003148 HIT:   30873555 MISS:    3129593
L1D LOAD         ACCESS:   20856978 HIT:   19149429 MISS:    1707549
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13139967 HIT:   11723871 MISS:    1416096
L1D TRANSLATION  ACCESS:       6203 HIT:        255 MISS:       5948
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 14.01 cycles
L1I TOTAL        ACCESS:   11192208 HIT:    4718746 MISS:    6473462
L1I LOAD         ACCESS:   11192208 HIT:    4718746 MISS:    6473462
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.303 cycles
L2C TOTAL        ACCESS:    7935723 HIT:    7170595 MISS:     765128
L2C LOAD         ACCESS:    6589979 HIT:    5954332 MISS:     635647
L2C RFO          ACCESS:     506134 HIT:     417887 MISS:      88247
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     833663 HIT:     797053 MISS:      36610
L2C TRANSLATION  ACCESS:       5947 HIT:       1323 MISS:       4624
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 46.32 cycles
LLC TOTAL        ACCESS:     849050 HIT:     766093 MISS:      82957
LLC LOAD         ACCESS:     635647 HIT:     603254 MISS:      32393
LLC RFO          ACCESS:      88247 HIT:      48698 MISS:      39549
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     120532 HIT:     111241 MISS:       9291
LLC TRANSLATION  ACCESS:       4624 HIT:       2900 MISS:       1724
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 250.7 cycles
cpu0_DTLB TOTAL        ACCESS:   27135499 HIT:   26049431 MISS:    1086068
cpu0_DTLB LOAD         ACCESS:   27135499 HIT:   26049431 MISS:    1086068
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.68 cycles
cpu0_ITLB TOTAL        ACCESS:    9979161 HIT:    8251880 MISS:    1727281
cpu0_ITLB LOAD         ACCESS:    9979161 HIT:    8251880 MISS:    1727281
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.158 cycles
cpu0_STLB TOTAL        ACCESS:    1746594 HIT:    1740852 MISS:       5742
cpu0_STLB LOAD         ACCESS:    1746594 HIT:    1740852 MISS:       5742
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 122.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32955
  ROW_BUFFER_MISS:      40692
 AVG DBUS CONGESTED CYCLE: 3.967
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1919
  FULL:      32592
