  0.871094  -0.046875   1.382812  -0.437500   0.496094   0.390625   1.347656   0.746094 
  0.042969   0.871094   0.433594   1.382812  -0.394531   0.496094  -0.750000   1.347656 
 -0.238281  -0.339844   0.433594   1.121094   0.117188   0.390625  -1.500000   1.062500 
  0.335938  -0.238281  -1.125000   0.433594  -0.394531   0.117188  -1.066406  -1.500000 
 -0.441406  -0.703125   0.804688  -0.460938  -0.812500  -1.031250   2.019531   0.214844 
  0.699219  -0.441406   0.457031   0.804688   1.027344  -0.812500  -0.218750   2.019531 
 -0.593750   0.746094   1.742188  -0.351562  -0.496094   0.273438  -0.539062  -0.386719 
 -0.750000  -0.593750   0.347656   1.742188  -0.277344  -0.496094   0.382812  -0.539062 

ORIGIN SIGNAL is : 
-0.714844
0.703125
-0.714844
-0.714844
-0.714844
-0.714844
0.703125
-0.714844

SIGNAL after KBEST: 
-1.000000
1.000000
-1.000000
-1.000000
-1.000000
-1.000000
1.000000
-1.000000

D:\NTHU\HLS\FINAL\CHANNEL_KBEST\MIMO\solution1\sim\verilog>set PATH= 

D:\NTHU\HLS\FINAL\CHANNEL_KBEST\MIMO\solution1\sim\verilog>call D:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_TOP_top glbl -Oenable_linking_all_libraries  -prj TOP.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s TOP -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_TOP_top glbl -Oenable_linking_all_libraries -prj TOP.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s TOP -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dadddsub_64ns_64ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadddsub_64ns_64ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dadd_64ns_64ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadd_64ns_64ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dcmp_64ns_64ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dcmp_64ns_64ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_ddiv_64ns_64ns_64_8_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_ddiv_64ns_64ns_64_8_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dlog_64ns_64ns_64_6_med_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dlog_64ns_64ns_64_6_med_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dmul_64ns_64ns_64_2_med_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dmul_64ns_64ns_64_2_med_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/ip/xil_defaultlib/TOP_dsqrt_64ns_64ns_64_7_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dsqrt_64ns_64ns_64_7_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_xxi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_xxi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_xxr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_xxr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/AESL_automem_Y_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_Y_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_TOP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_am_submul_16s_16s_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_am_submul_16s_16s_24_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module TOP_am_submul_16s_16s_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_AWGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_AWGN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_AWGN_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_AWGN_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_CORDIC_R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CORDIC_R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CORDIC_R_Pipeline_VITIS_LOOP_32_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_CORDIC_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CORDIC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CORDIC_V_cordic_phase_V_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CORDIC_V_Pipeline_VITIS_LOOP_94_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dadddsub_64ns_64ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadddsub_64ns_64ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dadd_64ns_64ns_64_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadd_64ns_64ns_64_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dadd_64ns_64ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dadd_64ns_64ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dcmp_64ns_64ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dcmp_64ns_64ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_ddiv_64ns_64ns_64_8_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_ddiv_64ns_64ns_64_8_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dlog_64ns_64ns_64_6_med_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dlog_64ns_64ns_64_6_med_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dmul_64ns_64ns_64_2_med_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dmul_64ns_64ns_64_2_med_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dmul_64ns_64ns_64_3_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dmul_64ns_64ns_64_3_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_dsqrt_64ns_64ns_64_7_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_dsqrt_64ns_64ns_64_7_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_H_mul_x_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_H_mul_x_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_H_rvd_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_H_rvd_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_347_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_347_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_364_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_364_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_373_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_373_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_410_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_410_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_Pipeline_VITIS_LOOP_420_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_Pipeline_VITIS_LOOP_420_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_survival_path_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_survival_path_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_KBEST_yy_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_KBEST_yy_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mac_muladd_16s_16s_24ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mac_muladd_16s_16s_24ns_24_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module TOP_mac_muladd_16s_16s_24ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mac_mulsub_16s_16s_24ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mac_mulsub_16s_16s_24ns_24_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module TOP_mac_mulsub_16s_16s_24ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mul_32s_32ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mul_32s_32ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mul_mul_16s_16s_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_16s_24_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_16s_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mul_mul_16s_8ns_25_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_8ns_25_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_8ns_25_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mul_mul_16s_9ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_9ns_24_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module TOP_mul_mul_16s_9ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_32_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_32_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_42_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_42_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_74_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_74_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_83_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_83_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_84_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_84_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_84_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_84_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_864_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_864_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_mux_864_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mux_864_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_QRD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_QRD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_QRD_Pipeline_LOOP_01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_QRD_Pipeline_LOOP_01
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_QRD_Pipeline_VITIS_LOOP_268_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_QRD_Pipeline_VITIS_LOOP_268_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Q_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Q_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_Hr_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_Hr_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_Pipeline_VITIS_LOOP_67_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_Pipeline_VITIS_LOOP_67_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_rngMT19937ICN_1_RAM_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_Rayleigh_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_R_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_R_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_sdiv_24ns_16s_16_28_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_sdiv_24ns_16s_16_28_1_divider
INFO: [VRFC 10-311] analyzing module TOP_sdiv_24ns_16s_16_28_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_seedInitialization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_seedInitialization
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_seedInitialization_Pipeline_SEED_INIT_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_seedInitialization_Pipeline_SEED_INIT_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_TOP_Pipeline_VITIS_LOOP_433_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TOP_Pipeline_VITIS_LOOP_433_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_TOP_Pipeline_VITIS_LOOP_461_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TOP_Pipeline_VITIS_LOOP_461_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_TOP_Pipeline_VITIS_LOOP_488_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TOP_Pipeline_VITIS_LOOP_488_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP_y_receive_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_y_receive_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_unsigned
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_table_pkg
Compiling package floating_point_v7_1_13.flt_log_l_block_pkg
Compiling package mult_gen_v12_0_17.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.TOP_H_mul_x_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_H_rvd_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_y_receive_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_Q_RAM_1WNR_AUTO_1R1W
Compiling module xil_defaultlib.TOP_R_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_KBEST_yy_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_mux_42_64_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.TOP_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.TOP_TOP_Pipeline_VITIS_LOOP_461_...
Compiling module xil_defaultlib.TOP_Rayleigh_rngMT19937ICN_unifo...
Compiling module xil_defaultlib.TOP_Rayleigh_rngMT19937ICN_1_RAM...
Compiling module xil_defaultlib.TOP_Rayleigh_Hr_RAM_AUTO_1R1W
Compiling module xil_defaultlib.TOP_mul_32s_32ns_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.TOP_seedInitialization_Pipeline_...
Compiling module xil_defaultlib.TOP_seedInitialization
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.fp_cmp [\fp_cmp(c_xdevicefamily="zynqupl...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dcmp_64ns_64ns_1_1_no_dsp_1_...
Compiling module xil_defaultlib.TOP_dcmp_64ns_64ns_1_1_no_dsp_1(...
Compiling module xil_defaultlib.TOP_Rayleigh_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.TOP_Rayleigh_Pipeline_VITIS_LOOP...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_13.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dadd_64ns_64ns_64_2_full_dsp...
Compiling module xil_defaultlib.TOP_dadd_64ns_64ns_64_2_full_dsp...
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dmul_64ns_64ns_64_3_max_dsp_...
Compiling module xil_defaultlib.TOP_dmul_64ns_64ns_64_3_max_dsp_...
Compiling module xil_defaultlib.TOP_Rayleigh_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.TOP_Rayleigh
Compiling module xil_defaultlib.TOP_AWGN_rngMT19937ICN_uniformRN...
Compiling module xil_defaultlib.TOP_AWGN_rngMT19937ICN_1_RAM_AUT...
Compiling module xil_defaultlib.TOP_AWGN
Compiling module xil_defaultlib.TOP_TOP_Pipeline_VITIS_LOOP_482_...
Compiling module xil_defaultlib.TOP_TOP_Pipeline_VITIS_LOOP_488_...
Compiling module xil_defaultlib.TOP_TOP_Pipeline_VITIS_LOOP_492_...
Compiling module xil_defaultlib.TOP_CORDIC_V_cordic_phase_V_ROM_...
Compiling module xil_defaultlib.TOP_CORDIC_V_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.TOP_mul_mul_16s_8ns_25_4_1_DSP48...
Compiling module xil_defaultlib.TOP_mul_mul_16s_8ns_25_4_1(ID=1,...
Compiling module xil_defaultlib.TOP_CORDIC_V
Compiling module xil_defaultlib.TOP_CORDIC_R_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.TOP_CORDIC_R
Compiling module xil_defaultlib.TOP_mux_42_16_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.TOP_QRD_Pipeline_LOOP_01
Compiling module xil_defaultlib.TOP_mux_84_16_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.TOP_QRD_Pipeline_LOOP_02_VITIS_L...
Compiling module xil_defaultlib.TOP_mux_83_16_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.TOP_mux_864_16_1_1(ID=1,din0_WID...
Compiling module xil_defaultlib.TOP_sdiv_24ns_16s_16_28_1_divide...
Compiling module xil_defaultlib.TOP_sdiv_24ns_16s_16_28_1(NUM_ST...
Compiling module xil_defaultlib.TOP_mac_mulsub_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.TOP_mac_mulsub_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.TOP_QRD_Pipeline_VITIS_LOOP_268_...
Compiling module xil_defaultlib.TOP_mul_mul_16s_16s_24_4_1_DSP48...
Compiling module xil_defaultlib.TOP_mul_mul_16s_16s_24_4_1(ID=1,...
Compiling module xil_defaultlib.TOP_mac_muladd_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.TOP_mac_muladd_16s_16s_24ns_24_4...
Compiling module xil_defaultlib.TOP_QRD_Pipeline_VITIS_LOOP_316_...
Compiling module xil_defaultlib.TOP_mux_74_16_1_1(ID=1,din0_WIDT...
Compiling module xil_defaultlib.TOP_QRD
Compiling module xil_defaultlib.TOP_TOP_Pipeline_VITIS_LOOP_433_...
Compiling module xil_defaultlib.TOP_KBEST_survival_path_RAM_AUTO...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_1
Compiling module xil_defaultlib.TOP_mul_mul_16s_9ns_24_4_1_DSP48...
Compiling module xil_defaultlib.TOP_mul_mul_16s_9ns_24_4_1(ID=1,...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_34...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_36...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_42...
Compiling module xil_defaultlib.TOP_mux_864_32_1_1(ID=1,din8_WID...
Compiling module xil_defaultlib.TOP_mux_42_32_1_1(ID=1,din4_WIDT...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_37...
Compiling module xil_defaultlib.TOP_mux_32_32_1_1(ID=1,din3_WIDT...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_39...
Compiling module xil_defaultlib.TOP_mux_84_32_1_1(ID=1,din8_WIDT...
Compiling module xil_defaultlib.TOP_KBEST_Pipeline_VITIS_LOOP_41...
Compiling module xil_defaultlib.TOP_am_submul_16s_16s_24_4_1_DSP...
Compiling module xil_defaultlib.TOP_am_submul_16s_16s_24_4_1(ID=...
Compiling module xil_defaultlib.TOP_KBEST
Compiling architecture rtl of entity floating_point_v7_1_13.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_13.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_13.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_13.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_13.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dadddsub_64ns_64ns_64_2_no_d...
Compiling module xil_defaultlib.TOP_dadddsub_64ns_64ns_64_2_no_d...
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dadd_64ns_64ns_64_2_no_dsp_1...
Compiling module xil_defaultlib.TOP_dadd_64ns_64ns_64_2_no_dsp_1...
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dmul_64ns_64ns_64_2_med_dsp_...
Compiling module xil_defaultlib.TOP_dmul_64ns_64ns_64_2_med_dsp_...
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_ddiv_64ns_64ns_64_8_no_dsp_1...
Compiling module xil_defaultlib.TOP_ddiv_64ns_64ns_64_8_no_dsp_1...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=31,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=43)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=52,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=4,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_13.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture virtex of entity floating_point_v7_1_13.flt_sqrt [\flt_sqrt(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dsqrt_64ns_64ns_64_7_no_dsp_...
Compiling module xil_defaultlib.TOP_dsqrt_64ns_64ns_64_7_no_dsp_...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_specialcase [\flt_log_specialcase(c_xdevicefa...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_13.twos_comp [\twos_comp(c_data_width=54,c_has...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_single_one_detect [\flt_log_single_one_detect(width...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_inproc [\flt_log_inproc(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=26,length=3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001100")(0,7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=2)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_dist_mem [\ccm_dist_mem(c_addr_width=6,c_d...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_syncmem [\ccm_syncmem(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_scaled_adder [\ccm_scaled_adder(a_width=68,b_w...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm_operation [\ccm_operation(c_xdevicefamily="...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.ccm [\ccm(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_exp [\flt_log_exp(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=54,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=4,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=59,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=60,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=59,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=60,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=67,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=68,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=66,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=68,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=6...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=68,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=61,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=62,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=5...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=63,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=63,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=6,bi_width=4...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,fast_input=true)...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=58,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul_iter [\flt_log_rr_mul_iter(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rr_mul [\flt_log_rr_mul(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=6,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_L_block_memory [\flt_log_L_block_memory(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=69,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=79,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=80,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=82,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=87,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_pt_log_L_block [\flt_pt_log_L_block(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=87,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_rr [\flt_log_rr(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000100110011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000001100111111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=96,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub_taylor_combiner_fabric [\flt_log_addsub_taylor_combiner_...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100101100110010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100111111...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub_taylor_fabric [\flt_log_addsub_taylor_fabric(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=96,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_13.mux_bus2 [\mux_bus2(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_17.mult_gen_v12_0_17_viv [\mult_gen_v12_0_17_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_taylor [\flt_log_taylor(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_lead_zero_encode [\flt_log_lead_zero_encode(c_xdev...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_shift_msb_first [\flt_log_shift_msb_first(c_a_wid...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_log_normalize [\flt_log_normalize(c_xdevicefami...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_norm [\flt_log_norm(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=65,length=0,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_rnd [\flt_log_rnd(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=64)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log_recomb [\flt_log_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_log [\flt_log(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.TOP_dlog_64ns_64ns_64_6_med_dsp_...
Compiling module xil_defaultlib.TOP_dlog_64ns_64ns_64_6_med_dsp_...
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.AESL_automem_xxr
Compiling module xil_defaultlib.AESL_automem_xxi
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.AESL_automem_Y_0
Compiling module xil_defaultlib.AESL_automem_Y_1
Compiling module xil_defaultlib.AESL_automem_Y_2
Compiling module xil_defaultlib.AESL_automem_Y_3
Compiling module xil_defaultlib.AESL_automem_Y_4
Compiling module xil_defaultlib.AESL_automem_Y_5
Compiling module xil_defaultlib.AESL_automem_Y_6
Compiling module xil_defaultlib.AESL_automem_Y_7
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=59)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=27)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_TOP_top
Compiling module work.glbl
Built simulation snapshot TOP

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/TOP/xsim_script.tcl
# xsim {TOP} -view {{TOP_dataflow_ana.wcfg}} -tclbatch {TOP.tcl} -protoinst {TOP.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file TOP.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP//AESL_inst_TOP_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_AWGN_fu_319/grp_AWGN_fu_319_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_AWGN_fu_319/grp_seedInitialization_fu_432/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_AWGN_fu_319/grp_seedInitialization_fu_432/grp_seedInitialization_fu_432_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_1_fu_903/grp_KBEST_Pipeline_1_fu_903_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_347_1_fu_939/grp_KBEST_Pipeline_VITIS_LOOP_347_1_fu_939_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_364_3_fu_947/grp_KBEST_Pipeline_VITIS_LOOP_364_3_fu_947_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_373_5_fu_1016/grp_KBEST_Pipeline_VITIS_LOOP_373_5_fu_1016_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_fu_1058/grp_KBEST_Pipeline_VITIS_LOOP_391_6_VITIS_LOOP_392_7_fu_1058_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_410_9_fu_1136/grp_KBEST_Pipeline_VITIS_LOOP_410_9_fu_1136_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_Pipeline_VITIS_LOOP_420_10_fu_1009/grp_KBEST_Pipeline_VITIS_LOOP_420_10_fu_1009_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_KBEST_fu_461/grp_KBEST_fu_461_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3308/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3308/grp_CORDIC_R_fu_3308_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3326/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3326/grp_CORDIC_R_fu_3326_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3335/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3335/grp_CORDIC_R_fu_3335_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3344/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3344/grp_CORDIC_R_fu_3344_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3353/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3353/grp_CORDIC_R_fu_3353_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3362/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157/grp_CORDIC_R_Pipeline_VITIS_LOOP_32_2_fu_157_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_R_fu_3362/grp_CORDIC_R_fu_3362_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_V_fu_3293/grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173/grp_CORDIC_V_Pipeline_VITIS_LOOP_94_2_fu_173_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_CORDIC_V_fu_3293/grp_CORDIC_V_fu_3293_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_QRD_Pipeline_LOOP_01_fu_3374/grp_QRD_Pipeline_LOOP_01_fu_3374_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6_fu_3469/grp_QRD_Pipeline_LOOP_02_VITIS_LOOP_251_6_fu_3469_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_QRD_Pipeline_VITIS_LOOP_268_8_fu_3539/grp_QRD_Pipeline_VITIS_LOOP_268_8_fu_3539_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10_fu_3674/grp_QRD_Pipeline_VITIS_LOOP_316_9_VITIS_LOOP_317_10_fu_3674_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_QRD_fu_389/grp_QRD_fu_389_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54/grp_Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_54_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66/grp_Rayleigh_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4_fu_66_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_fu_311_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_seedInitialization_fu_40/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94/grp_seedInitialization_Pipeline_SEED_INIT_LOOP_fu_94_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_seedInitialization_fu_40/grp_seedInitialization_fu_40_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445/grp_TOP_Pipeline_VITIS_LOOP_433_1_fu_445_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303/grp_TOP_Pipeline_VITIS_LOOP_461_1_fu_303_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325/grp_TOP_Pipeline_VITIS_LOOP_482_2_VITIS_LOOP_483_3_fu_325_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346/grp_TOP_Pipeline_VITIS_LOOP_488_4_fu_346_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_TOP_top/AESL_inst_TOP/grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352/grp_TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6_fu_352_activity
Time resolution is 1 ps
open_wave_config TOP_dataflow_ana.wcfg
source TOP.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinoutgroup]
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_7_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_6_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_5_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_4_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_3_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_2_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_1_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_q1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_ce1 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_address1 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_q0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/Y_0_address0 -into $return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/out_r_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxi_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_d0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/xxr_address0 -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_local_block -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_start -into $blocksiggroup
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_done -into $blocksiggroup
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_idle -into $blocksiggroup
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_TOP_top/AESL_inst_TOP/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_TOP_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_TOP_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_TOP_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_xxr -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_xxi -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_TOP_top/LENGTH_Y_7 -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinoutgroup]
## add_wave /apatb_TOP_top/Y_7_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_7_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_7_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_7_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_7_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_7_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_7_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_7_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_6_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_6_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_6_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_6_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_6_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_6_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_6_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_6_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_5_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_5_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_5_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_5_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_5_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_5_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_5_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_5_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_4_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_4_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_4_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_4_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_4_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_4_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_4_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_4_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_3_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_3_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_3_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_3_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_3_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_3_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_3_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_3_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_2_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_2_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_2_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_2_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_2_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_2_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_2_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_2_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_1_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_1_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_1_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_1_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_1_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_1_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_1_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_1_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_0_q1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_0_ce1 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_0_address1 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_0_q0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_0_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/Y_0_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_0_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/Y_0_address0 -into $tb_return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_TOP_top/out_r_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/out_r_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/out_r_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/out_r_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/xxi_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/xxi_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/xxi_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/xxi_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/xxr_d0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/xxr_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/xxr_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_TOP_top/xxr_address0 -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_TOP_top/ap_local_block -into $tb_return_group -radix hex
## save_wave_config TOP.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "165000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22995 ns  Iteration: 27  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23055 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23115 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23115 ns  Iteration: 27  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23175 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23175 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23235 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23295 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23925 ns  Iteration: 25  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23925001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dmul_64ns_64ns_64_3_max_dsp_1_U63/TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23925001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dmul_64ns_64ns_64_3_max_dsp_1_U64/TOP_dmul_64ns_64ns_64_3_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23985 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24045 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24045 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24105 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24105 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24165 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24165 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24225 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24285 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_67_6_fu_74/dadd_64ns_64ns_64_2_full_dsp_1_U62/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45225 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/dadd_64ns_64ns_64_2_full_dsp_1_U1103/TOP_dadd_64ns_64ns_64_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "239835000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 240015 ns : File "D:/NTHU/HLS/FINAL/CHANNEL_KBEST/MIMO/solution1/sim/verilog/TOP.autotb.v" Line 864
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.004 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Thu May 26 00:02:41 2022...
  0.871094  -0.046875   1.382812  -0.437500   0.496094   0.390625   1.347656   0.746094 
  0.042969   0.871094   0.433594   1.382812  -0.394531   0.496094  -0.750000   1.347656 
 -0.238281  -0.339844   0.433594   1.121094   0.117188   0.390625  -1.500000   1.062500 
  0.335938  -0.238281  -1.125000   0.433594  -0.394531   0.117188  -1.066406  -1.500000 
 -0.441406  -0.703125   0.804688  -0.460938  -0.812500  -1.031250   2.019531   0.214844 
  0.699219  -0.441406   0.457031   0.804688   1.027344  -0.812500  -0.218750   2.019531 
 -0.593750   0.746094   1.742188  -0.351562  -0.496094   0.273438  -0.539062  -0.386719 
 -0.750000  -0.593750   0.347656   1.742188  -0.277344  -0.496094   0.382812  -0.539062 

ORIGIN SIGNAL is : 
-0.714844
0.703125
-0.714844
-0.714844
-0.714844
-0.714844
0.703125
-0.714844

SIGNAL after KBEST: 
-1.000000
1.000000
-1.000000
-1.000000
-1.000000
-1.000000
1.000000
-1.000000
