
*** Running vivado
    with args -log design_1_conv_ip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_ip_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun May  4 04:31:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_conv_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/Documents/HackUPC/ip_repo/conv_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conv_ip_0_0
Command: synth_design -top design_1_conv_ip_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 217814
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1948.434 ; gain = 417.828 ; free physical = 299 ; free virtual = 5652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_ip_0_0' [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ip/design_1_conv_ip_0_0/synth/design_1_conv_ip_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv_ip' [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip.v:4]
INFO: [Synth 8-6157] synthesizing module 'conv_ip_slave_lite_v1_0_S00_AXI' [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:142]
INFO: [Synth 8-226] default block is never used [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:216]
INFO: [Synth 8-155] case statement is not full and has no default [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:269]
INFO: [Synth 8-638] synthesizing module 'conv_3x3_center' [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/src/conv_module.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'conv_3x3_center' (0#1) [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/src/conv_module.vhd:16]
WARNING: [Synth 8-689] width (32) of port connection 'pixels_in' does not match port width (72) of module 'conv_3x3_center' [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:310]
INFO: [Synth 8-6155] done synthesizing module 'conv_ip_slave_lite_v1_0_S00_AXI' (0#1) [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv_ip' (0#1) [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ipshared/2c7f/hdl/conv_ip.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_ip_0_0' (0#1) [/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.gen/sources_1/bd/design_1/ip/design_1_conv_ip_0_0/synth/design_1_conv_ip_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module conv_ip_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2028.402 ; gain = 497.797 ; free physical = 155 ; free virtual = 5330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.277 ; gain = 509.672 ; free physical = 151 ; free virtual = 5326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.277 ; gain = 509.672 ; free physical = 151 ; free virtual = 5326
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.277 ; gain = 0.000 ; free physical = 143 ; free virtual = 5319
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.027 ; gain = 0.000 ; free physical = 207 ; free virtual = 5242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2195.027 ; gain = 0.000 ; free physical = 197 ; free virtual = 5232
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2195.027 ; gain = 664.422 ; free physical = 175 ; free virtual = 5098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.031 ; gain = 672.426 ; free physical = 174 ; free virtual = 5098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.031 ; gain = 672.426 ; free physical = 174 ; free virtual = 5098
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_3x3_center'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'conv_ip_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'conv_ip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              processing |                              010 |                               01
                finished |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'conv_3x3_center'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'conv_ip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'conv_ip_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2203.031 ; gain = 672.426 ; free physical = 165 ; free virtual = 5091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_conv_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_conv_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_conv_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_conv_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_conv_ip_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_conv_ip_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2203.031 ; gain = 672.426 ; free physical = 239 ; free virtual = 5143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.031 ; gain = 683.426 ; free physical = 222 ; free virtual = 4633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2214.031 ; gain = 683.426 ; free physical = 190 ; free virtual = 4602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2225.055 ; gain = 694.449 ; free physical = 182 ; free virtual = 4594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |    13|
|3     |LUT2   |    10|
|4     |LUT3   |    19|
|5     |LUT4   |     2|
|6     |LUT5   |     3|
|7     |LUT6   |    56|
|8     |FDCE   |    19|
|9     |FDPE   |     1|
|10    |FDRE   |   132|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 863.262 ; free physical = 217 ; free virtual = 4093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.867 ; gain = 708.512 ; free physical = 206 ; free virtual = 4083
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2393.875 ; gain = 863.262 ; free physical = 205 ; free virtual = 4083
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2393.875 ; gain = 0.000 ; free physical = 331 ; free virtual = 4211
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2449.895 ; gain = 0.000 ; free physical = 557 ; free virtual = 4442
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ef7d6060
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2449.895 ; gain = 1000.762 ; free physical = 556 ; free virtual = 4442
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1457.918; main = 1417.906; forked = 197.331
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3142.062; main = 2449.898; forked = 917.004
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.906 ; gain = 0.000 ; free physical = 555 ; free virtual = 4440
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.runs/design_1_conv_ip_0_0_synth_1/design_1_conv_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_ip_0_0, cache-ID = b23121d6312fde3a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.906 ; gain = 0.000 ; free physical = 545 ; free virtual = 4433
INFO: [Common 17-1381] The checkpoint '/home/pablo/Documents/HackUPC/2d_hw_acc/2d_hw_acc.runs/design_1_conv_ip_0_0_synth_1/design_1_conv_ip_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_conv_ip_0_0_utilization_synth.rpt -pb design_1_conv_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  4 04:32:11 2025...
