read => r2
loadI 1 => r0
cmp_LE r0, r2 => r4
cbr r4 -> L0, L1
L0: nop
loadI 1 => r1
cmp_LE r1, r2 => r5
cbr r5 -> L2, L3
L2: nop
sub r2, r1 => r21
rshiftI r21, 2 => r21
lshiftI r21, 2 => r21
add r1, r21 => r22
cbr r22 -> L8, L9
L8: nop
loadI 0 => r6
subI r0, 0 => r7
multI r7, 100 => r7
add r6, r7 => r6
subI r1, 0 => r7
add r6, r7 => r6
multI r6, 4 => r6
loadI 4 => r8
add r8, r6 => r8
read => r9
store r9 => r8
addI r1, 1 => r1
loadI 0 => r6
subI r0, 0 => r7
multI r7, 100 => r7
add r6, r7 => r6
subI r1, 0 => r7
add r6, r7 => r6
multI r6, 4 => r6
loadI 4 => r8
add r8, r6 => r8
read => r9
store r9 => r8
addI r1, 1 => r1
loadI 0 => r6
subI r0, 0 => r7
multI r7, 100 => r7
add r6, r7 => r6
subI r1, 0 => r7
add r6, r7 => r6
multI r6, 4 => r6
loadI 4 => r8
add r8, r6 => r8
read => r9
store r9 => r8
addI r1, 1 => r1
loadI 0 => r6
subI r0, 0 => r7
multI r7, 100 => r7
add r6, r7 => r6
subI r1, 0 => r7
add r6, r7 => r6
multI r6, 4 => r6
loadI 4 => r8
add r8, r6 => r8
read => r9
store r9 => r8
addI r1, 1 => r1
cmp_LE r1, r22 => r10
cbr r10 -> L8, L9
L9: nop
cmp_LE r1, r2 => r10
cbr r10 -> L10, L3
L10: nop
loadI 0 => r6
subI r0, 0 => r7
multI r7, 100 => r7
add r6, r7 => r6
subI r1, 0 => r7
add r6, r7 => r6
multI r6, 4 => r6
loadI 4 => r8
add r8, r6 => r8
read => r9
store r9 => r8
addI r1, 1 => r1
cmp_LE r1, r2 => r10
cbr r10 -> L10, L3
L3: nop
addI r0, 1 => r0
cmp_LE r0, r2 => r11
cbr r11 -> L0, L1
L1: nop
loadI 0 => r3
loadI 1 => r0
cmp_LE r0, r2 => r12
cbr r12 -> L4, L5
L4: nop
loadI 1 => r1
cmp_LE r1, r2 => r13
cbr r13 -> L6, L7
L6: nop
sub r2, r1 => r23
rshiftI r23, 2 => r23
lshiftI r23, 2 => r23
add r1, r23 => r24
cbr r24 -> L11, L12
L11: nop
loadI 0 => r14
subI r0, 0 => r15
multI r15, 100 => r15
add r14, r15 => r14
subI r1, 0 => r15
add r14, r15 => r14
multI r14, 4 => r14
loadI 4 => r16
add r16, r14 => r16
load r16 => r17
add r3, r17 => r18
i2i r18 => r3
addI r1, 1 => r1
loadI 0 => r14
subI r0, 0 => r15
multI r15, 100 => r15
add r14, r15 => r14
subI r1, 0 => r15
add r14, r15 => r14
multI r14, 4 => r14
loadI 4 => r16
add r16, r14 => r16
load r16 => r17
add r3, r17 => r18
i2i r18 => r3
addI r1, 1 => r1
loadI 0 => r14
subI r0, 0 => r15
multI r15, 100 => r15
add r14, r15 => r14
subI r1, 0 => r15
add r14, r15 => r14
multI r14, 4 => r14
loadI 4 => r16
add r16, r14 => r16
load r16 => r17
add r3, r17 => r18
i2i r18 => r3
addI r1, 1 => r1
loadI 0 => r14
subI r0, 0 => r15
multI r15, 100 => r15
add r14, r15 => r14
subI r1, 0 => r15
add r14, r15 => r14
multI r14, 4 => r14
loadI 4 => r16
add r16, r14 => r16
load r16 => r17
add r3, r17 => r18
i2i r18 => r3
addI r1, 1 => r1
cmp_LE r1, r24 => r19
cbr r19 -> L11, L12
L12: nop
cmp_LE r1, r2 => r19
cbr r19 -> L13, L7
L13: nop
loadI 0 => r14
subI r0, 0 => r15
multI r15, 100 => r15
add r14, r15 => r14
subI r1, 0 => r15
add r14, r15 => r14
multI r14, 4 => r14
loadI 4 => r16
add r16, r14 => r16
load r16 => r17
add r3, r17 => r18
i2i r18 => r3
addI r1, 1 => r1
cmp_LE r1, r2 => r19
cbr r19 -> L13, L7
L7: nop
addI r0, 1 => r0
cmp_LE r0, r2 => r20
cbr r20 -> L4, L5
L5: nop
write r3	
halt
