============================================================
   Tang Dynasty, V4.2.285
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.285/bin/td.exe
   Built at =   11:19:28 Jul 25 2018
   Run by =     Administrator
   Run Date =   Thu Aug 23 18:05:25 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project Quick_Start.al"
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
CMD-004 : start command "import_device ef2_4.db -package EF2L45LG144B"
CMD-005 : finish command "import_device ef2_4.db -package EF2L45LG144B" in  1.257502s wall, 1.232408s user + 0.078001s system = 1.310408s CPU (104.2%)

CMD-006 : used memory is 129 MB, reserved memory is 93 MB, peak memory is 130 MB
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-218 WARNING: overwrite current module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(68)
VLG-1154 : previous definition of module AL_MCU is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(32)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-218 WARNING: overwrite current module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(68)
VLG-1154 : previous definition of module AL_MCU is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(68)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-218 WARNING: overwrite current module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(156)
VLG-1154 : previous definition of module quick_start is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(81)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=21) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(88)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(105)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(112)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net hclk does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(40)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(75)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(140) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "hclk" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(40)
UDR-203 WARNING: the net's pin: pin "hclk" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(107)
UDR-203 WARNING: the net's pin: pin "h2h_mclk" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(81)
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(75)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(107)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(81)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 349/97 useful/useless nets, 228/28 useful/useless insts
SEQ-300 : Remove 14 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b10
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 157 better
OPT-300 : Optimize round 2
RTL-100 : 294/30 useful/useless nets, 181/23 useful/useless insts
MUX-301 : Optimized 11 mux instances.
OPT-301 : Optimize round 2, 66 better
OPT-300 : Optimize round 3
RTL-100 : 283/11 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 287/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 403/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 336/0 useful/useless nets, 230/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12 LUT to BLE ...
PAK-BLE-302 : Packed 12 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 12 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 35/189 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir ../../AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-004 : elaborate module CFG_INT_WRAPPER in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1131/46 useful/useless nets, 883/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 220 better
OPT-300 : Optimize round 2
RTL-100 : 956/176 useful/useless nets, 708/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1043/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1043/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1351/117 useful/useless nets, 1009/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 996/0 useful/useless nets, 748/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1031 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/533 primitive instances ...
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net hwrite useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.347866s wall, 1.248008s user + 0.093601s system = 1.341609s CPU (99.5%)

CMD-006 : used memory is 170 MB, reserved memory is 125 MB, peak memory is 193 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.594792s wall, 1.544410s user + 0.124801s system = 1.669211s CPU (104.7%)

CMD-006 : used memory is 170 MB, reserved memory is 125 MB, peak memory is 193 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 272 instances
RUN-001 : 123 mslices, 124 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 761 nets
RUN-002 WARNING: There are 22 nets with only 1 pin
RUN-001 : 436 nets have 2 pins
RUN-001 : 246 nets have [3 - 5] pins
RUN-001 : 30 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-1182 WARNING: data object hclk is already declared in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(41)
VLG-979 : previous declaration of hclk is from here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(22)
VLG-341 WARNING: second declaration of hclk ignored in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(41)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-218 WARNING: overwrite current module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(108)
VLG-1154 : previous definition of module sys_pll is here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(99)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-1182 WARNING: data object hclk is already declared in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(41)
VLG-979 : previous declaration of hclk is from here in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(22)
VLG-341 WARNING: second declaration of hclk ignored in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(41)
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=6,CLKC1_DIV=48,CLKC2_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=6,CLKC1_CPHASE=48,CLKC2_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=5,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=24) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(108)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(82)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 350/97 useful/useless nets, 228/28 useful/useless insts
SEQ-300 : Remove 14 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b10
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 157 better
OPT-300 : Optimize round 2
RTL-100 : 295/30 useful/useless nets, 181/23 useful/useless insts
MUX-301 : Optimized 11 mux instances.
OPT-301 : Optimize round 2, 66 better
OPT-300 : Optimize round 3
RTL-100 : 284/11 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 288/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 404/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 337/0 useful/useless nets, 230/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12 LUT to BLE ...
PAK-BLE-302 : Packed 12 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 12 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 35/189 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir ../../AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-004 : elaborate module CFG_INT_WRAPPER in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1132/46 useful/useless nets, 883/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 220 better
OPT-300 : Optimize round 2
RTL-100 : 957/176 useful/useless nets, 708/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1044/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1044/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1352/117 useful/useless nets, 1009/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 997/0 useful/useless nets, 748/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1031 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/533 primitive instances ...
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net hwrite useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.210797s wall, 1.092007s user + 0.140401s system = 1.232408s CPU (101.8%)

CMD-006 : used memory is 185 MB, reserved memory is 140 MB, peak memory is 207 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.452832s wall, 1.357209s user + 0.156001s system = 1.513210s CPU (104.2%)

CMD-006 : used memory is 185 MB, reserved memory is 140 MB, peak memory is 207 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 272 instances
RUN-001 : 123 mslices, 124 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 762 nets
RUN-002 WARNING: There are 22 nets with only 1 pin
RUN-001 : 436 nets have 2 pins
RUN-001 : 246 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=6,CLKC1_DIV=48,CLKC2_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=6,CLKC1_CPHASE=48,CLKC2_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=5,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=24) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(108)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(82)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 350/97 useful/useless nets, 228/28 useful/useless insts
SEQ-300 : Remove 14 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b10
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 157 better
OPT-300 : Optimize round 2
RTL-100 : 295/30 useful/useless nets, 181/23 useful/useless insts
MUX-301 : Optimized 11 mux instances.
OPT-301 : Optimize round 2, 66 better
OPT-300 : Optimize round 3
RTL-100 : 284/11 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 288/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 404/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 337/0 useful/useless nets, 230/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12 LUT to BLE ...
PAK-BLE-302 : Packed 12 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 12 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 35/189 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "config_chipwatcher Debug.cwc -dir ../../AHB_Demo/AHB_FPGA144"
RUN-001 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 13 trigger nets, 45 data nets.
GUI-001 : Import Debug.cwc success!
CMD-004 : start command "compile_watcher"
CMD-004 : start command "read_verilog -dir C:/Anlogic/TD4.2.285/cw/ -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v -lib cw"
VLG-002 : analyze verilog file ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\cfg_int.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detecEdge.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\detector_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\emb_ctrl.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\register.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\tap.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\trigger_node.v
VLG-002 : analyze verilog file C:/Anlogic/TD4.2.285/cw\write_ctrl.v
VLG-004 : elaborate module CFG_INT_WRAPPER in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(1)
VLG-004 : elaborate module cfg_int(INT_CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\cfg_int.v(1)
VLG-004 : elaborate module register(CTRL_REG_LEN=61) in C:/Anlogic/TD4.2.285/cw\register.v(1)
VLG-004 : elaborate module tap in C:/Anlogic/TD4.2.285/cw\tap.v(1)
VLG-004 : elaborate module TRIGGER_NODE_WRAPPER_13 in ../../AHB_Demo/AHB_FPGA144/Quick_Start_watcherInst.v(32)
VLG-004 : elaborate module trigger_node(DET_NUM=13,STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\trigger_node.v(1)
VLG-004 : elaborate module detector_node in C:/Anlogic/TD4.2.285/cw\detector_node.v(1)
VLG-004 : elaborate module detecEdge in C:/Anlogic/TD4.2.285/cw\detecEdge.v(1)
VLG-004 : elaborate module emb_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\emb_ctrl.v(1)
VLG-004 : elaborate module write_ctrl(STOP_LEN=85) in C:/Anlogic/TD4.2.285/cw\write_ctrl.v(2)
RTL-100 : Current top model is TRIGGER_NODE_WRAPPER_13
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_0"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_1"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_2"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_3"
CMD-004 : start command "force_keep -a auto_chipwatcher_0_bram_4"
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "CFG_INT_WRAPPER"
SNT-300 : SanityCheck: Model "cfg_int(INT_CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "register(CTRL_REG_LEN=61)"
SNT-300 : SanityCheck: Model "tap"
SNT-300 : SanityCheck: Model "TRIGGER_NODE_WRAPPER_13"
SNT-300 : SanityCheck: Model "trigger_node(DET_NUM=13,STOP_LEN=85)"
SNT-300 : SanityCheck: Model "detector_node"
SNT-300 : SanityCheck: Model "detecEdge"
SNT-300 : SanityCheck: Model "emb_ctrl(STOP_LEN=85)"
SNT-300 : SanityCheck: Model "write_ctrl(STOP_LEN=85)"
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model CFG_INT_WRAPPER
FLT-300 : Flatten model cfg_int(INT_CTRL_REG_LEN=61)
FLT-300 : Flatten model register(CTRL_REG_LEN=61)
FLT-300 : Flatten model tap
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model TRIGGER_NODE_WRAPPER_13
FLT-300 : Flatten model trigger_node(DET_NUM=13,STOP_LEN=85)
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detecEdge
FLT-300 : Flatten model detector_node
MRG-300 : Merged 2 instances.
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model detector_node
FLT-300 : Flatten model emb_ctrl(STOP_LEN=85)
FLT-300 : Flatten model write_ctrl(STOP_LEN=85)
MRG-300 : Merged 71 instances.
MRG-300 : Merged 8 instances.
OPT-300 : Optimize round 1
RTL-100 : 1132/46 useful/useless nets, 883/16 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 220 better
OPT-300 : Optimize round 2
RTL-100 : 957/176 useful/useless nets, 708/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "optimize_gate"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
MRG-300 : Merged 30 instances.
RTL-100 : Map 0 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
RTL-100 : Optimize round 1
RTL-100 : 1044/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 1, 6 better
RTL-100 : Optimize round 2
RTL-100 : 1044/0 useful/useless nets, 795/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 8 macro adder
RTL-100 : 1352/117 useful/useless nets, 1009/67 useful/useless insts
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.06 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 179 (3.85), #lev = 8 (2.59)
GAT-100 : Mapper mapped 433 instances into 179 LUTs, name keeping = 40%.
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 997/0 useful/useless nets, 748/1 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 254 DFF/LATCH to SEQ ...
PAK-RLS : Pack 4 carry chain into lslice
PAK-BLE-301 : Packing 69 adder to BLE ...
PAK-BLE-302 : Packed 69 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 179 LUT to BLE ...
PAK-BLE-302 : Packed 179 LUT and 55 SEQ to BLE.
PAK-SEQ-301 : Packing 199 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (199 nodes)...
PAK-SEQ-302 : #1: Packed 78 SEQ (1031 nodes)...
PAK-SEQ-303 : Packed 78 SEQ with LUT/SLICE
PAK-SEQ-304 : 53 single LUT's are left
PAK-SEQ-304 : 199 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 300/533 primitive instances ...
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
GAT-200 WARNING: Net hwrite useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-302 : Net jtck driven by BUFG (89 clock/control pins, 0 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-309 : Tag rtl::Net jtck as clock net
CLK-310 : Tagged 5 rtl::Net as clock net
CMD-005 : finish command "optimize_gate" in  1.187870s wall, 1.076407s user + 0.171601s system = 1.248008s CPU (105.1%)

CMD-006 : used memory is 191 MB, reserved memory is 145 MB, peak memory is 214 MB
RUN-001 : ChipWatcher: Clear obsolete physical data.
CMD-005 : finish command "compile_watcher" in  1.444348s wall, 1.404009s user + 0.187201s system = 1.591210s CPU (110.2%)

CMD-006 : used memory is 191 MB, reserved memory is 145 MB, peak memory is 214 MB
GUI-001 : Compile ChipWatcher success!
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 272 instances
RUN-001 : 123 mslices, 124 lslices, 4 pads, 13 brams, 0 dsps
RUN-001 : There are total 762 nets
RUN-002 WARNING: There are 22 nets with only 1 pin
RUN-001 : 436 nets have 2 pins
RUN-001 : 246 nets have [3 - 5] pins
RUN-001 : 31 nets have [6 - 10] pins
RUN-001 : 15 nets have [11 - 20] pins
RUN-001 : 11 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-003 ERROR: Design's emb number = 13, exceeds the limit 12
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 51 instances
RUN-001 : 16 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 231 nets
RUN-002 WARNING: There are 54 nets with only 1 pin
RUN-001 : 147 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 49 instances, 32 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 543, tnet num: 229, tinst num: 48, tnode num: 639, tedge num: 757.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 229 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 56 clock pins, and constraint 94 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.040414s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (193.0%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29812.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 24724.5, overlap = 18
PLC-004 : Step(2): len = 21872.4, overlap = 18
PLC-004 : Step(3): len = 20584.4, overlap = 18
PLC-004 : Step(4): len = 19418.9, overlap = 18
PLC-004 : Step(5): len = 18201.7, overlap = 18
PLC-004 : Step(6): len = 16869.7, overlap = 15.75
PLC-004 : Step(7): len = 15585.7, overlap = 15.75
PLC-004 : Step(8): len = 14418.9, overlap = 15.75
PLC-004 : Step(9): len = 13180.7, overlap = 13.5
PLC-004 : Step(10): len = 11854.1, overlap = 15.75
PLC-004 : Step(11): len = 10830.3, overlap = 15.75
PLC-004 : Step(12): len = 9538.3, overlap = 15.75
PLC-004 : Step(13): len = 8335.9, overlap = 13.5
PLC-004 : Step(14): len = 7232.2, overlap = 13.5
PLC-004 : Step(15): len = 6334.9, overlap = 15.75
PLC-004 : Step(16): len = 5315.2, overlap = 15.75
PLC-004 : Step(17): len = 4569.3, overlap = 18
PLC-004 : Step(18): len = 4119.1, overlap = 18
PLC-004 : Step(19): len = 3738.4, overlap = 18
PLC-004 : Step(20): len = 2772.1, overlap = 18
PLC-004 : Step(21): len = 2404.3, overlap = 18
PLC-004 : Step(22): len = 2279.5, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.45003e-06
PLC-004 : Step(23): len = 2622.4, overlap = 18
PLC-004 : Step(24): len = 2710.2, overlap = 18
PLC-004 : Step(25): len = 2648.5, overlap = 18
PLC-004 : Step(26): len = 2495.1, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 6.90006e-06
PLC-004 : Step(27): len = 2666.8, overlap = 18
PLC-004 : Step(28): len = 2798.9, overlap = 18
PLC-004 : Step(29): len = 4322, overlap = 15.75
PLC-004 : Step(30): len = 4378.1, overlap = 15.75
PLC-004 : Step(31): len = 4052.3, overlap = 15.75
PLC-004 : Step(32): len = 4001.2, overlap = 15.75
PLC-004 : Step(33): len = 3987.8, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.38001e-05
PLC-004 : Step(34): len = 4223.5, overlap = 15.75
PLC-004 : Step(35): len = 4216.5, overlap = 15.75
PLC-004 : Step(36): len = 4187.4, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.76002e-05
PLC-004 : Step(37): len = 4315.8, overlap = 15.75
PLC-004 : Step(38): len = 4339.1, overlap = 15.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 5.52005e-05
PLC-004 : Step(39): len = 4426.1, overlap = 15.75
PLC-004 : Step(40): len = 5449, overlap = 13.5
PLC-004 : Step(41): len = 5489.4, overlap = 13.5
PLC-004 : Step(42): len = 5838.2, overlap = 13.5
PLC-004 : Step(43): len = 5827.2, overlap = 13.5
PLC-004 : Step(44): len = 5816, overlap = 13.5
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000105481
PLC-004 : Step(45): len = 5835, overlap = 13.5
PLC-004 : Step(46): len = 5846.5, overlap = 13.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000210961
PLC-004 : Step(47): len = 5846.5, overlap = 13.5
PLC-004 : Step(48): len = 5846.5, overlap = 13.5
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000356638
PLC-004 : Step(49): len = 5859.9, overlap = 13.5
PLC-004 : Step(50): len = 5859.9, overlap = 13.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(51): len = 9074.4, overlap = 0
PLC-004 : Step(52): len = 9078.8, overlap = 0
PLC-004 : Step(53): len = 9062.8, overlap = 0
PLC-004 : Step(54): len = 9040.3, overlap = 0
PLC-004 : Step(55): len = 9047.2, overlap = 0
PLC-004 : Step(56): len = 9056.5, overlap = 0
PLC-004 : Step(57): len = 9052.6, overlap = 0
PLC-004 : Step(58): len = 9052.6, overlap = 0
PLC-004 : Step(59): len = 9033.2, overlap = 0
PLC-004 : Step(60): len = 9013.8, overlap = 0
PLC-004 : Step(61): len = 9013.8, overlap = 0
PLC-004 : Step(62): len = 9001.9, overlap = 0
PLC-004 : Step(63): len = 8998.8, overlap = 0
PLC-004 : Step(64): len = 8998.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 5.62336e-05
PLC-004 : Step(65): len = 9017.2, overlap = 1.5
PLC-004 : Step(66): len = 9022.7, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000112467
PLC-004 : Step(67): len = 9013.2, overlap = 1.5
PLC-004 : Step(68): len = 9045.7, overlap = 1.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000224934
PLC-004 : Step(69): len = 9030.5, overlap = 1.5
PLC-004 : Step(70): len = 9035.9, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00248716
PLC-004 : Step(71): len = 9186.7, overlap = 1.75
PLC-004 : Step(72): len = 9140.5, overlap = 2.25
PLC-004 : Step(73): len = 9099.1, overlap = 2.25
PLC-004 : Step(74): len = 9084.8, overlap = 2.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00413603
PLC-004 : Step(75): len = 9118.4, overlap = 1.75
PLC-004 : Step(76): len = 9120.5, overlap = 1.75
PLC-004 : Step(77): len = 9118.2, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00827205
PLC-004 : Step(78): len = 9128.9, overlap = 1.75
PLC-004 : Step(79): len = 9138.9, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 9294.6, Over = 0
PLC-001 : Final: Len = 9294.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 543, tnet num: 229, tinst num: 48, tnode num: 639, tedge num: 757.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.102781s wall, 1.528810s user + 0.577204s system = 2.106013s CPU (191.0%)

CMD-006 : used memory is 193 MB, reserved memory is 146 MB, peak memory is 214 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.005496s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (567.6%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 51 instances
RUN-001 : 16 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 231 nets
RUN-002 WARNING: There are 54 nets with only 1 pin
RUN-001 : 147 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 9936, over cnt = 35(0%), over = 87, worst = 11
RTE-302 : len = 10312, over cnt = 29(0%), over = 64, worst = 6
RTE-302 : len = 10480, over cnt = 26(0%), over = 51, worst = 5
RTE-302 : len = 11216, over cnt = 13(0%), over = 25, worst = 4
RTE-302 : len = 11632, over cnt = 7(0%), over = 17, worst = 4
RTE-302 : len = 11616, over cnt = 8(0%), over = 17, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 229 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.081047s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (154.0%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 10% nets. 
RTE-301 : Routed 26% nets. 
RTE-301 : Routed 38% nets. 
RTE-301 : Routed 38% nets. 
RTE-301 : Routed 48% nets. 
RTE-301 : Routed 48% nets. 
RTE-301 : Routed 51% nets. 
RTE-301 : Routed 51% nets. 
RTE-301 :  0.187691s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (108.1%)

RTE-302 : len = 15104, over cnt = 33(0%), over = 34, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.035739s wall, 0.031200s user + 0.031200s system = 0.062400s CPU (174.6%)

RTE-302 : len = 15128, over cnt = 12(0%), over = 12, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.011430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 15144, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.021772s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (71.7%)

RTE-302 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 15192
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.439095s wall, 1.435209s user + 0.093601s system = 1.528810s CPU (106.2%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.576624s wall, 1.606810s user + 0.140401s system = 1.747211s CPU (110.8%)

CMD-006 : used memory is 212 MB, reserved memory is 166 MB, peak memory is 294 MB
CMD-004 : start command "report_area -io_info -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 51
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 231, pip num: 1405
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 224 valid insts, and 3523 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.732179s wall, 4.836031s user + 0.031200s system = 4.867231s CPU (130.4%)

CMD-006 : used memory is 219 MB, reserved memory is 172 MB, peak memory is 294 MB
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=6,CLKC1_DIV=48,CLKC2_DIV=8,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=6,CLKC1_CPHASE=48,CLKC2_CPHASE=8,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=5,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=24) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 10 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(108)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(82)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 344/94 useful/useless nets, 225/22 useful/useless insts
SEQ-300 : Remove 13 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 12 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 148 better
OPT-300 : Optimize round 2
RTL-100 : 289/32 useful/useless nets, 178/23 useful/useless insts
MUX-301 : Optimized 8 mux instances.
OPT-301 : Optimize round 2, 63 better
OPT-300 : Optimize round 3
RTL-100 : 281/8 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 285/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 401/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 333/0 useful/useless nets, 229/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 9 LUT to BLE ...
PAK-BLE-302 : Packed 9 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 9 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 32/188 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[10] useless
GAT-200 WARNING: Net haddr[11] useless
GAT-200 WARNING: Net haddr[12] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   23   out of   4480    0.51%
#reg                   38   out of   4480    0.85%
#le                    48
  #lut only            10   out of     48   20.83%
  #reg only            25   out of     48   52.08%
  #lut&reg             13   out of     48   27.08%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 52 instances
RUN-001 : 15 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 230 nets
RUN-002 WARNING: There are 57 nets with only 1 pin
RUN-001 : 144 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 11 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 48 instances, 31 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 513, tnet num: 226, tinst num: 47, tnode num: 609, tedge num: 703.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 226 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 56 clock pins, and constraint 94 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.037745s wall, 0.062400s user + 0.015600s system = 0.078001s CPU (206.7%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29886.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(80): len = 24414, overlap = 18
PLC-004 : Step(81): len = 21903.1, overlap = 18
PLC-004 : Step(82): len = 20599.2, overlap = 18
PLC-004 : Step(83): len = 19388.4, overlap = 18
PLC-004 : Step(84): len = 18214, overlap = 18
PLC-004 : Step(85): len = 16924.7, overlap = 15.75
PLC-004 : Step(86): len = 15556.3, overlap = 15.75
PLC-004 : Step(87): len = 14385, overlap = 15.75
PLC-004 : Step(88): len = 13289, overlap = 13.5
PLC-004 : Step(89): len = 12035.1, overlap = 13.5
PLC-004 : Step(90): len = 10793.9, overlap = 15.75
PLC-004 : Step(91): len = 9571.2, overlap = 15.75
PLC-004 : Step(92): len = 8428.5, overlap = 15.75
PLC-004 : Step(93): len = 7279.9, overlap = 13.5
PLC-004 : Step(94): len = 6137.6, overlap = 15.75
PLC-004 : Step(95): len = 5328.5, overlap = 15.75
PLC-004 : Step(96): len = 4617.9, overlap = 18
PLC-004 : Step(97): len = 3963.5, overlap = 18
PLC-004 : Step(98): len = 3768.9, overlap = 18
PLC-004 : Step(99): len = 2775.8, overlap = 18
PLC-004 : Step(100): len = 2391.9, overlap = 18
PLC-004 : Step(101): len = 2351.1, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.50718e-06
PLC-004 : Step(102): len = 2602.1, overlap = 18
PLC-004 : Step(103): len = 2804.3, overlap = 18
PLC-004 : Step(104): len = 2802.1, overlap = 18
PLC-004 : Step(105): len = 2807.2, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 9.01436e-06
PLC-004 : Step(106): len = 2931.2, overlap = 18
PLC-004 : Step(107): len = 4138.9, overlap = 15.75
PLC-004 : Step(108): len = 4182.3, overlap = 15.75
PLC-004 : Step(109): len = 4149.5, overlap = 15.75
PLC-004 : Step(110): len = 4155.6, overlap = 15.75
PLC-004 : Step(111): len = 4060.5, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.61076e-05
PLC-004 : Step(112): len = 4225.3, overlap = 15.75
PLC-004 : Step(113): len = 4231.4, overlap = 15.75
PLC-004 : Step(114): len = 4231.4, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 3.22152e-05
PLC-004 : Step(115): len = 4333.8, overlap = 15.75
PLC-004 : Step(116): len = 4353.4, overlap = 15.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 6.44304e-05
PLC-004 : Step(117): len = 6835.3, overlap = 15.75
PLC-004 : Step(118): len = 6881.7, overlap = 15.75
PLC-004 : Step(119): len = 7294.9, overlap = 15.75
PLC-004 : Step(120): len = 7299.9, overlap = 15.75
PLC-004 : Step(121): len = 7299.9, overlap = 15.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000128861
PLC-004 : Step(122): len = 7309.7, overlap = 15.75
PLC-004 : Step(123): len = 7309.7, overlap = 15.75
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000257722
PLC-004 : Step(124): len = 7309.7, overlap = 15.75
PLC-004 : Step(125): len = 7309.7, overlap = 15.75
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(126): len = 7309.7, overlap = 15.75
PLC-004 : Step(127): len = 7309.7, overlap = 15.75
PLC-001 : :::9::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(128): len = 7309.7, overlap = 15.75
PLC-004 : Step(129): len = 7309.7, overlap = 15.75
PLC-001 : :::10::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(130): len = 7309.7, overlap = 15.75
PLC-004 : Step(131): len = 7309.7, overlap = 15.75
PLC-001 : :::11::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(132): len = 7309.7, overlap = 15.75
PLC-004 : Step(133): len = 7309.7, overlap = 15.75
PLC-001 : :::12::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(134): len = 7309.7, overlap = 15.75
PLC-004 : Step(135): len = 7309.7, overlap = 15.75
PLC-001 : :::13::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(136): len = 7309.7, overlap = 15.75
PLC-004 : Step(137): len = 7309.7, overlap = 15.75
PLC-001 : :::14::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(138): len = 7309.7, overlap = 15.75
PLC-004 : Step(139): len = 7309.7, overlap = 15.75
PLC-001 : :::15::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(140): len = 7309.7, overlap = 15.75
PLC-004 : Step(141): len = 7309.7, overlap = 15.75
PLC-001 : :::16::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(142): len = 7309.7, overlap = 15.75
PLC-004 : Step(143): len = 7309.7, overlap = 15.75
PLC-001 : :::17::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(144): len = 7309.7, overlap = 15.75
PLC-004 : Step(145): len = 7309.7, overlap = 15.75
PLC-001 : :::18::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(146): len = 7309.7, overlap = 15.75
PLC-004 : Step(147): len = 7309.7, overlap = 15.75
PLC-001 : :::19::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(148): len = 7309.7, overlap = 15.75
PLC-004 : Step(149): len = 7309.7, overlap = 15.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(150): len = 8673.8, overlap = 0
PLC-004 : Step(151): len = 8673.8, overlap = 0
PLC-004 : Step(152): len = 8640.6, overlap = 0
PLC-004 : Step(153): len = 8649, overlap = 0
PLC-004 : Step(154): len = 8651, overlap = 0
PLC-004 : Step(155): len = 8606.9, overlap = 0
PLC-004 : Step(156): len = 8601.7, overlap = 0
PLC-004 : Step(157): len = 8596.1, overlap = 0
PLC-004 : Step(158): len = 8586.3, overlap = 0
PLC-004 : Step(159): len = 8589.6, overlap = 0
PLC-004 : Step(160): len = 8534.5, overlap = 0
PLC-004 : Step(161): len = 8486.9, overlap = 0
PLC-004 : Step(162): len = 8430.8, overlap = 0
PLC-004 : Step(163): len = 8400.9, overlap = 0
PLC-004 : Step(164): len = 8366.1, overlap = 0
PLC-004 : Step(165): len = 8366.1, overlap = 0
PLC-004 : Step(166): len = 8382.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.54823e-05
PLC-004 : Step(167): len = 8377, overlap = 1.75
PLC-004 : Step(168): len = 8383.7, overlap = 1.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 7.09647e-05
PLC-004 : Step(169): len = 8400.2, overlap = 1.75
PLC-004 : Step(170): len = 8408.1, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000141929
PLC-004 : Step(171): len = 8394.9, overlap = 1.75
PLC-004 : Step(172): len = 8404.8, overlap = 1.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.117857
PLC-004 : Step(173): len = 8727.8, overlap = 0.75
PLC-004 : Step(174): len = 8699.8, overlap = 0.5
PLC-004 : Step(175): len = 8660, overlap = 0.75
PLC-004 : Step(176): len = 8631.3, overlap = 0.75
PLC-004 : Step(177): len = 8630.4, overlap = 0.75
PLC-004 : Step(178): len = 8629.4, overlap = 0.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.189866
PLC-004 : Step(179): len = 8629.4, overlap = 0.75
PLC-004 : Step(180): len = 8629.4, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 8647.6, Over = 0
PLC-001 : Final: Len = 8647.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 513, tnet num: 226, tinst num: 47, tnode num: 609, tedge num: 703.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.540497s wall, 2.043613s user + 0.920406s system = 2.964019s CPU (192.4%)

CMD-006 : used memory is 225 MB, reserved memory is 178 MB, peak memory is 294 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.004342s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 52 instances
RUN-001 : 15 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 230 nets
RUN-002 WARNING: There are 57 nets with only 1 pin
RUN-001 : 144 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 11 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 9272, over cnt = 27(0%), over = 64, worst = 11
RTE-302 : len = 9472, over cnt = 19(0%), over = 44, worst = 6
RTE-302 : len = 9576, over cnt = 18(0%), over = 41, worst = 5
RTE-302 : len = 10152, over cnt = 11(0%), over = 23, worst = 4
RTE-302 : len = 10584, over cnt = 5(0%), over = 15, worst = 4
RTE-302 : len = 10568, over cnt = 6(0%), over = 15, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 226 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.060059s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (129.9%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 10% nets. 
RTE-301 : Routed 25% nets. 
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 45% nets. 
RTE-301 : Routed 45% nets. 
RTE-301 : Routed 49% nets. 
RTE-301 : Routed 49% nets. 
RTE-301 :  0.179256s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (156.6%)

RTE-302 : len = 14320, over cnt = 24(0%), over = 25, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.026183s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (119.2%)

RTE-302 : len = 14416, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.008572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14416, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.013194s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14384, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.006042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14384, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.008068s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (193.3%)

RTE-302 : len = 14384, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 14384
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.890633s wall, 0.982806s user + 0.031200s system = 1.014007s CPU (113.9%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.004238s wall, 1.123207s user + 0.031200s system = 1.154407s CPU (115.0%)

CMD-006 : used memory is 223 MB, reserved memory is 176 MB, peak memory is 307 MB
CMD-004 : start command "report_area -io_info -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   23   out of   4480    0.51%
#reg                   38   out of   4480    0.85%
#le                    48
  #lut only            10   out of     48   20.83%
  #reg only            25   out of     48   52.08%
  #lut&reg             13   out of     48   27.08%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 52
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 230, pip num: 1357
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 225 valid insts, and 3395 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.766675s wall, 4.789231s user + 0.140401s system = 4.929632s CPU (130.9%)

CMD-006 : used memory is 229 MB, reserved memory is 182 MB, peak memory is 307 MB
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 10 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(108)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(82)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 344/94 useful/useless nets, 225/22 useful/useless insts
SEQ-300 : Remove 13 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 12 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 148 better
OPT-300 : Optimize round 2
RTL-100 : 289/32 useful/useless nets, 178/23 useful/useless insts
MUX-301 : Optimized 8 mux instances.
OPT-301 : Optimize round 2, 63 better
OPT-300 : Optimize round 3
RTL-100 : 281/8 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 285/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 401/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 333/0 useful/useless nets, 229/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 9 LUT to BLE ...
PAK-BLE-302 : Packed 9 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 9 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 32/188 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[10] useless
GAT-200 WARNING: Net haddr[11] useless
GAT-200 WARNING: Net haddr[12] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   23   out of   4480    0.51%
#reg                   38   out of   4480    0.85%
#le                    48
  #lut only            10   out of     48   20.83%
  #reg only            25   out of     48   52.08%
  #lut&reg             13   out of     48   27.08%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 52 instances
RUN-001 : 15 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 230 nets
RUN-002 WARNING: There are 57 nets with only 1 pin
RUN-001 : 144 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 11 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 48 instances, 31 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 513, tnet num: 226, tinst num: 47, tnode num: 609, tedge num: 703.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 226 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 56 clock pins, and constraint 94 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.035656s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (131.3%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29886.6
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(181): len = 24414, overlap = 18
PLC-004 : Step(182): len = 21903.1, overlap = 18
PLC-004 : Step(183): len = 20599.2, overlap = 18
PLC-004 : Step(184): len = 19388.4, overlap = 18
PLC-004 : Step(185): len = 18214, overlap = 18
PLC-004 : Step(186): len = 16924.7, overlap = 15.75
PLC-004 : Step(187): len = 15556.3, overlap = 15.75
PLC-004 : Step(188): len = 14385, overlap = 15.75
PLC-004 : Step(189): len = 13289, overlap = 13.5
PLC-004 : Step(190): len = 12035.1, overlap = 13.5
PLC-004 : Step(191): len = 10793.9, overlap = 15.75
PLC-004 : Step(192): len = 9571.2, overlap = 15.75
PLC-004 : Step(193): len = 8428.5, overlap = 15.75
PLC-004 : Step(194): len = 7279.9, overlap = 13.5
PLC-004 : Step(195): len = 6137.6, overlap = 15.75
PLC-004 : Step(196): len = 5328.5, overlap = 15.75
PLC-004 : Step(197): len = 4617.9, overlap = 18
PLC-004 : Step(198): len = 3963.5, overlap = 18
PLC-004 : Step(199): len = 3768.9, overlap = 18
PLC-004 : Step(200): len = 2775.8, overlap = 18
PLC-004 : Step(201): len = 2391.9, overlap = 18
PLC-004 : Step(202): len = 2351.1, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 4.50718e-06
PLC-004 : Step(203): len = 2602.1, overlap = 18
PLC-004 : Step(204): len = 2804.3, overlap = 18
PLC-004 : Step(205): len = 2802.1, overlap = 18
PLC-004 : Step(206): len = 2807.2, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 9.01436e-06
PLC-004 : Step(207): len = 2931.2, overlap = 18
PLC-004 : Step(208): len = 4138.9, overlap = 15.75
PLC-004 : Step(209): len = 4182.3, overlap = 15.75
PLC-004 : Step(210): len = 4149.5, overlap = 15.75
PLC-004 : Step(211): len = 4155.6, overlap = 15.75
PLC-004 : Step(212): len = 4060.5, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.61076e-05
PLC-004 : Step(213): len = 4225.3, overlap = 15.75
PLC-004 : Step(214): len = 4231.4, overlap = 15.75
PLC-004 : Step(215): len = 4231.4, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 3.22152e-05
PLC-004 : Step(216): len = 4333.8, overlap = 15.75
PLC-004 : Step(217): len = 4353.4, overlap = 15.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 6.44304e-05
PLC-004 : Step(218): len = 6835.3, overlap = 15.75
PLC-004 : Step(219): len = 6881.7, overlap = 15.75
PLC-004 : Step(220): len = 7294.9, overlap = 15.75
PLC-004 : Step(221): len = 7299.9, overlap = 15.75
PLC-004 : Step(222): len = 7299.9, overlap = 15.75
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000128861
PLC-004 : Step(223): len = 7309.7, overlap = 15.75
PLC-004 : Step(224): len = 7309.7, overlap = 15.75
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000257722
PLC-004 : Step(225): len = 7309.7, overlap = 15.75
PLC-004 : Step(226): len = 7309.7, overlap = 15.75
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(227): len = 7309.7, overlap = 15.75
PLC-004 : Step(228): len = 7309.7, overlap = 15.75
PLC-001 : :::9::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(229): len = 7309.7, overlap = 15.75
PLC-004 : Step(230): len = 7309.7, overlap = 15.75
PLC-001 : :::10::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(231): len = 7309.7, overlap = 15.75
PLC-004 : Step(232): len = 7309.7, overlap = 15.75
PLC-001 : :::11::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(233): len = 7309.7, overlap = 15.75
PLC-004 : Step(234): len = 7309.7, overlap = 15.75
PLC-001 : :::12::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(235): len = 7309.7, overlap = 15.75
PLC-004 : Step(236): len = 7309.7, overlap = 15.75
PLC-001 : :::13::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(237): len = 7309.7, overlap = 15.75
PLC-004 : Step(238): len = 7309.7, overlap = 15.75
PLC-001 : :::14::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(239): len = 7309.7, overlap = 15.75
PLC-004 : Step(240): len = 7309.7, overlap = 15.75
PLC-001 : :::15::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(241): len = 7309.7, overlap = 15.75
PLC-004 : Step(242): len = 7309.7, overlap = 15.75
PLC-001 : :::16::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(243): len = 7309.7, overlap = 15.75
PLC-004 : Step(244): len = 7309.7, overlap = 15.75
PLC-001 : :::17::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(245): len = 7309.7, overlap = 15.75
PLC-004 : Step(246): len = 7309.7, overlap = 15.75
PLC-001 : :::18::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(247): len = 7309.7, overlap = 15.75
PLC-004 : Step(248): len = 7309.7, overlap = 15.75
PLC-001 : :::19::: Try harder cell spreading with beta_ = 0.000495909
PLC-004 : Step(249): len = 7309.7, overlap = 15.75
PLC-004 : Step(250): len = 7309.7, overlap = 15.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(251): len = 8673.8, overlap = 0
PLC-004 : Step(252): len = 8673.8, overlap = 0
PLC-004 : Step(253): len = 8640.6, overlap = 0
PLC-004 : Step(254): len = 8649, overlap = 0
PLC-004 : Step(255): len = 8651, overlap = 0
PLC-004 : Step(256): len = 8606.9, overlap = 0
PLC-004 : Step(257): len = 8601.7, overlap = 0
PLC-004 : Step(258): len = 8596.1, overlap = 0
PLC-004 : Step(259): len = 8586.3, overlap = 0
PLC-004 : Step(260): len = 8589.6, overlap = 0
PLC-004 : Step(261): len = 8534.5, overlap = 0
PLC-004 : Step(262): len = 8486.9, overlap = 0
PLC-004 : Step(263): len = 8430.8, overlap = 0
PLC-004 : Step(264): len = 8400.9, overlap = 0
PLC-004 : Step(265): len = 8366.1, overlap = 0
PLC-004 : Step(266): len = 8366.1, overlap = 0
PLC-004 : Step(267): len = 8382.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 3.54823e-05
PLC-004 : Step(268): len = 8377, overlap = 1.75
PLC-004 : Step(269): len = 8383.7, overlap = 1.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 7.09647e-05
PLC-004 : Step(270): len = 8400.2, overlap = 1.75
PLC-004 : Step(271): len = 8408.1, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000141929
PLC-004 : Step(272): len = 8394.9, overlap = 1.75
PLC-004 : Step(273): len = 8404.8, overlap = 1.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991696
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.117857
PLC-004 : Step(274): len = 8727.8, overlap = 0.75
PLC-004 : Step(275): len = 8699.8, overlap = 0.5
PLC-004 : Step(276): len = 8660, overlap = 0.75
PLC-004 : Step(277): len = 8631.3, overlap = 0.75
PLC-004 : Step(278): len = 8630.4, overlap = 0.75
PLC-004 : Step(279): len = 8629.4, overlap = 0.75
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.189866
PLC-004 : Step(280): len = 8629.4, overlap = 0.75
PLC-004 : Step(281): len = 8629.4, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 8647.6, Over = 0
PLC-001 : Final: Len = 8647.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 513, tnet num: 226, tinst num: 47, tnode num: 609, tedge num: 703.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.406302s wall, 1.794012s user + 0.702005s system = 2.496016s CPU (177.5%)

CMD-006 : used memory is 245 MB, reserved memory is 198 MB, peak memory is 307 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.004027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 52 instances
RUN-001 : 15 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 230 nets
RUN-002 WARNING: There are 57 nets with only 1 pin
RUN-001 : 144 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 11 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 9272, over cnt = 27(0%), over = 64, worst = 11
RTE-302 : len = 9472, over cnt = 19(0%), over = 44, worst = 6
RTE-302 : len = 9576, over cnt = 18(0%), over = 41, worst = 5
RTE-302 : len = 10152, over cnt = 11(0%), over = 23, worst = 4
RTE-302 : len = 10584, over cnt = 5(0%), over = 15, worst = 4
RTE-302 : len = 10568, over cnt = 6(0%), over = 15, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 226 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.061650s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (151.8%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 10% nets. 
RTE-301 : Routed 25% nets. 
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 36% nets. 
RTE-301 : Routed 45% nets. 
RTE-301 : Routed 45% nets. 
RTE-301 : Routed 49% nets. 
RTE-301 : Routed 49% nets. 
RTE-301 :  0.167128s wall, 0.187201s user + 0.031200s system = 0.218401s CPU (130.7%)

RTE-302 : len = 14320, over cnt = 24(0%), over = 25, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.025111s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (124.3%)

RTE-302 : len = 14416, over cnt = 9(0%), over = 9, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.006352s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14416, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.012810s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14384, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.006300s wall, 0.031200s user + 0.015600s system = 0.046800s CPU (742.9%)

RTE-302 : len = 14384, over cnt = 1(0%), over = 1, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.006215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 14384, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 14384
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.848757s wall, 0.873606s user + 0.093601s system = 0.967206s CPU (114.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   23   out of   4480    0.51%
#reg                   38   out of   4480    0.85%
#le                    48
  #lut only            10   out of     48   20.83%
  #reg only            25   out of     48   52.08%
  #lut&reg             13   out of     48   27.08%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 52
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 230, pip num: 1357
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 225 valid insts, and 3389 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.740259s wall, 4.648830s user + 0.171601s system = 4.820431s CPU (128.9%)

CMD-006 : used memory is 256 MB, reserved memory is 209 MB, peak memory is 325 MB
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 52
BIT-701 : Init pips completely, net num: 230, pip num: 1357
BIT-701 : Generate bitstream completely, there are 225 valid insts, and 3389 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/BRAM_Demo/exchange_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.216381s wall, 4.196427s user + 0.062400s system = 4.258827s CPU (101.0%)

CMD-006 : used memory is 244 MB, reserved memory is 197 MB, peak memory is 325 MB
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 52
BIT-701 : Init pips completely, net num: 230, pip num: 1357
BIT-701 : Generate bitstream completely, there are 225 valid insts, and 3389 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.227520s wall, 4.258827s user + 0.078001s system = 4.336828s CPU (102.6%)

CMD-006 : used memory is 245 MB, reserved memory is 198 MB, peak memory is 325 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.743333s wall, 0.124801s user + 0.015600s system = 0.140401s CPU (8.1%)

CMD-006 : used memory is 297 MB, reserved memory is 249 MB, peak memory is 325 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.900613s wall, 0.280802s user + 0.015600s system = 0.296402s CPU (15.6%)

CMD-006 : used memory is 297 MB, reserved memory is 249 MB, peak memory is 325 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 52
BIT-701 : Init pips completely, net num: 230, pip num: 1357
BIT-701 : Generate bitstream completely, there are 225 valid insts, and 3389 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.211658s wall, 4.180827s user + 0.046800s system = 4.227627s CPU (100.4%)

CMD-006 : used memory is 305 MB, reserved memory is 256 MB, peak memory is 325 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.743712s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.5%)

CMD-006 : used memory is 303 MB, reserved memory is 254 MB, peak memory is 325 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.935514s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (13.7%)

CMD-006 : used memory is 303 MB, reserved memory is 254 MB, peak memory is 325 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.765519s wall, 0.156001s user + 0.015600s system = 0.171601s CPU (9.7%)

CMD-006 : used memory is 296 MB, reserved memory is 247 MB, peak memory is 325 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.919580s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (17.1%)

CMD-006 : used memory is 296 MB, reserved memory is 247 MB, peak memory is 325 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1002 WARNING: net sys_rstn does not have a driver in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
UDR-202 WARNING: Undriven net: model "quick_start" / net "sys_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(76)
UDR-203 WARNING: the net's pin: pin "hresetn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(108)
UDR-203 WARNING: the net's pin: pin "h2h_rstn" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(82)
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 6 instances.
OPT-300 : Optimize round 1
RTL-100 : 350/97 useful/useless nets, 228/28 useful/useless insts
SEQ-300 : Remove 14 const input seq instances
SEQ-301 :     u_ahb_mem/hready_resp_reg
SEQ-301 :     u_ahb_mem/int_mem_we_i_reg
SEQ-301 :     u_ahb_mem/reg0_b0
SEQ-301 :     u_ahb_mem/reg0_b1
SEQ-301 :     u_ahb_mem/reg0_b10
SEQ-301 :     u_ahb_mem/reg0_b2
SEQ-301 :     u_ahb_mem/reg0_b3
SEQ-301 :     u_ahb_mem/reg0_b4
SEQ-301 :     u_ahb_mem/reg0_b5
SEQ-301 :     u_ahb_mem/reg0_b6
SEQ-301 :     u_ahb_mem/reg0_b7
SEQ-301 :     u_ahb_mem/reg0_b8
SEQ-301 :     u_ahb_mem/reg0_b9
SEQ-301 :     u_ahb_mem/reg1_b0
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 157 better
OPT-300 : Optimize round 2
RTL-100 : 295/30 useful/useless nets, 181/23 useful/useless insts
MUX-301 : Optimized 11 mux instances.
OPT-301 : Optimize round 2, 66 better
OPT-300 : Optimize round 3
RTL-100 : 284/11 useful/useless nets, 170/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           40
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  1
  #bufif1               1
  #MX21                 0
  #FADD                 0
  #DFF                 38
  #LATCH                0
#MACRO_ADD              2

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 288/0 useful/useless nets, 181/0 useful/useless insts
RTL-100 : Optimize round 1, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 404/76 useful/useless nets, 221/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 337/0 useful/useless nets, 230/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 38 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 12 LUT to BLE ...
PAK-BLE-302 : Packed 12 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 25 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (25 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 12 single LUT's are left
PAK-SEQ-304 : 25 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 35/189 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[0] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[1] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 51 instances
RUN-001 : 16 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 231 nets
RUN-002 WARNING: There are 54 nets with only 1 pin
RUN-001 : 147 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 49 instances, 32 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 543, tnet num: 229, tinst num: 48, tnode num: 639, tedge num: 757.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 229 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 56 clock pins, and constraint 94 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.035462s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (88.0%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 29812.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(282): len = 24724.5, overlap = 18
PLC-004 : Step(283): len = 21872.4, overlap = 18
PLC-004 : Step(284): len = 20584.4, overlap = 18
PLC-004 : Step(285): len = 19418.9, overlap = 18
PLC-004 : Step(286): len = 18201.7, overlap = 18
PLC-004 : Step(287): len = 16869.7, overlap = 15.75
PLC-004 : Step(288): len = 15585.7, overlap = 15.75
PLC-004 : Step(289): len = 14418.9, overlap = 15.75
PLC-004 : Step(290): len = 13180.7, overlap = 13.5
PLC-004 : Step(291): len = 11854.1, overlap = 15.75
PLC-004 : Step(292): len = 10830.3, overlap = 15.75
PLC-004 : Step(293): len = 9538.3, overlap = 15.75
PLC-004 : Step(294): len = 8335.9, overlap = 13.5
PLC-004 : Step(295): len = 7232.2, overlap = 13.5
PLC-004 : Step(296): len = 6334.9, overlap = 15.75
PLC-004 : Step(297): len = 5315.2, overlap = 15.75
PLC-004 : Step(298): len = 4569.3, overlap = 18
PLC-004 : Step(299): len = 4119.1, overlap = 18
PLC-004 : Step(300): len = 3738.4, overlap = 18
PLC-004 : Step(301): len = 2772.1, overlap = 18
PLC-004 : Step(302): len = 2404.3, overlap = 18
PLC-004 : Step(303): len = 2279.5, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 3.45003e-06
PLC-004 : Step(304): len = 2622.4, overlap = 18
PLC-004 : Step(305): len = 2710.2, overlap = 18
PLC-004 : Step(306): len = 2648.5, overlap = 18
PLC-004 : Step(307): len = 2495.1, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 6.90006e-06
PLC-004 : Step(308): len = 2666.8, overlap = 18
PLC-004 : Step(309): len = 2798.9, overlap = 18
PLC-004 : Step(310): len = 4322, overlap = 15.75
PLC-004 : Step(311): len = 4378.1, overlap = 15.75
PLC-004 : Step(312): len = 4052.3, overlap = 15.75
PLC-004 : Step(313): len = 4001.2, overlap = 15.75
PLC-004 : Step(314): len = 3987.8, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 1.38001e-05
PLC-004 : Step(315): len = 4223.5, overlap = 15.75
PLC-004 : Step(316): len = 4216.5, overlap = 15.75
PLC-004 : Step(317): len = 4187.4, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 2.76002e-05
PLC-004 : Step(318): len = 4315.8, overlap = 15.75
PLC-004 : Step(319): len = 4339.1, overlap = 15.75
PLC-001 : :::5::: Try harder cell spreading with beta_ = 5.52005e-05
PLC-004 : Step(320): len = 4426.1, overlap = 15.75
PLC-004 : Step(321): len = 5449, overlap = 13.5
PLC-004 : Step(322): len = 5489.4, overlap = 13.5
PLC-004 : Step(323): len = 5838.2, overlap = 13.5
PLC-004 : Step(324): len = 5827.2, overlap = 13.5
PLC-004 : Step(325): len = 5816, overlap = 13.5
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000105481
PLC-004 : Step(326): len = 5835, overlap = 13.5
PLC-004 : Step(327): len = 5846.5, overlap = 13.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000210961
PLC-004 : Step(328): len = 5846.5, overlap = 13.5
PLC-004 : Step(329): len = 5846.5, overlap = 13.5
PLC-001 : :::8::: Try harder cell spreading with beta_ = 0.000356638
PLC-004 : Step(330): len = 5859.9, overlap = 13.5
PLC-004 : Step(331): len = 5859.9, overlap = 13.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(332): len = 9074.4, overlap = 0
PLC-004 : Step(333): len = 9078.8, overlap = 0
PLC-004 : Step(334): len = 9062.8, overlap = 0
PLC-004 : Step(335): len = 9040.3, overlap = 0
PLC-004 : Step(336): len = 9047.2, overlap = 0
PLC-004 : Step(337): len = 9056.5, overlap = 0
PLC-004 : Step(338): len = 9052.6, overlap = 0
PLC-004 : Step(339): len = 9052.6, overlap = 0
PLC-004 : Step(340): len = 9033.2, overlap = 0
PLC-004 : Step(341): len = 9013.8, overlap = 0
PLC-004 : Step(342): len = 9013.8, overlap = 0
PLC-004 : Step(343): len = 9001.9, overlap = 0
PLC-004 : Step(344): len = 8998.8, overlap = 0
PLC-004 : Step(345): len = 8998.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 5.62336e-05
PLC-004 : Step(346): len = 9017.2, overlap = 1.5
PLC-004 : Step(347): len = 9022.7, overlap = 1.5
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000112467
PLC-004 : Step(348): len = 9013.2, overlap = 1.5
PLC-004 : Step(349): len = 9045.7, overlap = 1.5
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000224934
PLC-004 : Step(350): len = 9030.5, overlap = 1.5
PLC-004 : Step(351): len = 9035.9, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.991429
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0.00248716
PLC-004 : Step(352): len = 9186.7, overlap = 1.75
PLC-004 : Step(353): len = 9140.5, overlap = 2.25
PLC-004 : Step(354): len = 9099.1, overlap = 2.25
PLC-004 : Step(355): len = 9084.8, overlap = 2.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.00413603
PLC-004 : Step(356): len = 9118.4, overlap = 1.75
PLC-004 : Step(357): len = 9120.5, overlap = 1.75
PLC-004 : Step(358): len = 9118.2, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.00827205
PLC-004 : Step(359): len = 9128.9, overlap = 1.75
PLC-004 : Step(360): len = 9138.9, overlap = 1.5
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 9294.6, Over = 0
PLC-001 : Final: Len = 9294.6, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 543, tnet num: 229, tinst num: 48, tnode num: 639, tedge num: 757.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.084485s wall, 1.232408s user + 0.514803s system = 1.747211s CPU (161.1%)

CMD-006 : used memory is 306 MB, reserved memory is 257 MB, peak memory is 325 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.003910s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (398.9%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 51 instances
RUN-001 : 16 mslices, 16 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 231 nets
RUN-002 WARNING: There are 54 nets with only 1 pin
RUN-001 : 147 nets have 2 pins
RUN-001 : 14 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 9936, over cnt = 35(0%), over = 87, worst = 11
RTE-302 : len = 10312, over cnt = 29(0%), over = 64, worst = 6
RTE-302 : len = 10480, over cnt = 26(0%), over = 51, worst = 5
RTE-302 : len = 11216, over cnt = 13(0%), over = 25, worst = 4
RTE-302 : len = 11632, over cnt = 7(0%), over = 17, worst = 4
RTE-302 : len = 11616, over cnt = 8(0%), over = 17, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 229 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.067719s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (92.1%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 10% nets. 
RTE-301 : Routed 26% nets. 
RTE-301 : Routed 38% nets. 
RTE-301 : Routed 38% nets. 
RTE-301 : Routed 48% nets. 
RTE-301 : Routed 48% nets. 
RTE-301 : Routed 51% nets. 
RTE-301 : Routed 51% nets. 
RTE-301 :  0.168543s wall, 0.202801s user + 0.015600s system = 0.218401s CPU (129.6%)

RTE-302 : len = 15104, over cnt = 33(0%), over = 34, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.031351s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (99.5%)

RTE-302 : len = 15128, over cnt = 12(0%), over = 12, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.007255s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (860.0%)

RTE-302 : len = 15144, over cnt = 6(0%), over = 6, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.016825s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (92.7%)

RTE-302 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 15192
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.850850s wall, 0.889206s user + 0.046800s system = 0.936006s CPU (110.0%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   26   out of   4480    0.58%
#reg                   38   out of   4480    0.85%
#le                    51
  #lut only            13   out of     51   25.49%
  #reg only            25   out of     51   49.02%
  #lut&reg             13   out of     51   25.49%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 51
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 231, pip num: 1405
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 224 valid insts, and 3517 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.569187s wall, 4.477229s user + 0.093601s system = 4.570829s CPU (128.1%)

CMD-006 : used memory is 329 MB, reserved memory is 281 MB, peak memory is 401 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.803323s wall, 0.062400s user + 0.046800s system = 0.109201s CPU (6.1%)

CMD-006 : used memory is 320 MB, reserved memory is 272 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.998101s wall, 0.218401s user + 0.078001s system = 0.296402s CPU (14.8%)

CMD-006 : used memory is 320 MB, reserved memory is 272 MB, peak memory is 401 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
RUN-003 ERROR: USB Error: read data failed

GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.734195s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (10.8%)

CMD-006 : used memory is 314 MB, reserved memory is 266 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.884875s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (18.2%)

CMD-006 : used memory is 314 MB, reserved memory is 266 MB, peak memory is 401 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.730057s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (10.8%)

CMD-006 : used memory is 313 MB, reserved memory is 264 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.921450s wall, 0.358802s user + 0.015600s system = 0.374402s CPU (19.5%)

CMD-006 : used memory is 313 MB, reserved memory is 264 MB, peak memory is 401 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 51
BIT-701 : Init pips completely, net num: 231, pip num: 1405
BIT-701 : Generate bitstream completely, there are 224 valid insts, and 3517 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.170889s wall, 4.212027s user + 0.031200s system = 4.243227s CPU (101.7%)

CMD-006 : used memory is 319 MB, reserved memory is 272 MB, peak memory is 401 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.729484s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (6.3%)

CMD-006 : used memory is 314 MB, reserved memory is 265 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.919008s wall, 0.249602s user + 0.031200s system = 0.280802s CPU (14.6%)

CMD-006 : used memory is 314 MB, reserved memory is 265 MB, peak memory is 401 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 51
BIT-701 : Init pips completely, net num: 231, pip num: 1405
BIT-701 : Generate bitstream completely, there are 224 valid insts, and 3517 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.296742s wall, 4.258827s user + 0.156001s system = 4.414828s CPU (102.7%)

CMD-006 : used memory is 303 MB, reserved memory is 254 MB, peak memory is 401 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.726945s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (3.6%)

CMD-006 : used memory is 315 MB, reserved memory is 266 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.880212s wall, 0.202801s user + 0.000000s system = 0.202801s CPU (10.8%)

CMD-006 : used memory is 315 MB, reserved memory is 266 MB, peak memory is 401 MB
GUI-001 : Download success!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.733664s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (6.3%)

CMD-006 : used memory is 322 MB, reserved memory is 275 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.887393s wall, 0.265202s user + 0.000000s system = 0.265202s CPU (14.1%)

CMD-006 : used memory is 322 MB, reserved memory is 275 MB, peak memory is 401 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 51
BIT-701 : Init pips completely, net num: 231, pip num: 1405
BIT-701 : Generate bitstream completely, there are 224 valid insts, and 3517 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.200936s wall, 4.477229s user + 0.078001s system = 4.555229s CPU (108.4%)

CMD-006 : used memory is 283 MB, reserved memory is 235 MB, peak memory is 401 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.735575s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (9.0%)

CMD-006 : used memory is 315 MB, reserved memory is 267 MB, peak memory is 401 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.889639s wall, 0.312002s user + 0.000000s system = 0.312002s CPU (16.5%)

CMD-006 : used memory is 315 MB, reserved memory is 267 MB, peak memory is 401 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
CMD-004 : start command "elaborate -top quick_start"
VLG-004 : elaborate module quick_start in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(2)
VLG-004 : elaborate module sys_pll in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v(24)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=8,CLKC0_DIV=5,CLKC1_DIV=40,CLKC2_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,CLKC2_CPHASE=10,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2644)
VLG-939 WARNING: port i2s_mst_clk remains unconnected for this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module AL_MCU in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L7="ENABLE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(741)
VIN-1013 WARNING: input port i2s_mst_clk is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v(67)
VLG-004 : elaborate module ahb_mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v(106)
VLG-342 WARNING: actual bit length 32 differs from formal bit length 35 for port haddr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(89)
VLG-342 WARNING: actual bit length 11 differs from formal bit length 13 for port int_mem_addr in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(106)
VLG-004 : elaborate module mem in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v(14)
VLG-004 : elaborate module EF2_LOGIC_BRAM(DATA_WIDTH_A=32,DATA_WIDTH_B=32,ADDR_WIDTH_A=11,ADDR_WIDTH_B=11,DATA_DEPTH_A=2048,DATA_DEPTH_B=2048,MODE="SP",DEBUGGABLE="YES",FORCE_KEEP="ON",FILL_ALL="00000000000000000000000000000000") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(2783)
VLG-342 WARNING: actual bit length 4 differs from formal bit length 1 for port wea in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(113)
VLG-004 : elaborate module bram256kbit in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v(14)
VLG-004 : elaborate module EF2_PHY_BRAM256K(MODE="SP",REGMODE_B="OUTREG",INIT_FILE="NONE") in C:/Anlogic/TD4.2.285/arch/ef2_macro.v(823)
VIN-1013 WARNING: input port dib[31] is not connected on this instance in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141)
RTL-100 : Current top model is quick_start
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
SNT-300 : SanityCheck: Model "quick_start"
SNT-300 : SanityCheck: Model "AL_MCU"
SNT-300 : SanityCheck: Model "sys_pll"
SNT-300 : SanityCheck: Model "ahb_mem"
SNT-300 : SanityCheck: Model "bram256kbit"
SNT-300 : SanityCheck: Model "mem"
RTL-100 : Mark sys_pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[31]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[30]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[29]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[28]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[27]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[26]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[25]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[24]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[23]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[22]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[21]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[20]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[19]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[18]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[17]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[16]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[15]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[14]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[13]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[12]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[11]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[10]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[9]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[8]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[7]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[6]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[5]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[4]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[3]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[2]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[1]"
UDR-200 WARNING: Undriven pin: model "quick_start" / inst "u_bram256kbit" in F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v(141) / pin "dib[0]"
RTL-200 WARNING: Using 0 for all undriven pins and nets
FLT-300 : Flatten model quick_start
FLT-300 : Flatten model AL_MCU
FLT-300 : Flatten model sys_pll
FLT-300 : Flatten model ahb_mem
FLT-300 : Flatten model bram256kbit
FLT-300 : Flatten model mem
MRG-300 : Merged 7 instances.
OPT-300 : Optimize round 1
RTL-100 : 350/97 useful/useless nets, 228/28 useful/useless insts
MUX-301 : Optimized 11 mux instances.
MUX-302 : Optimized 1 distributor mux.
MRG-300 : Merged 1 instances.
OPT-301 : Optimize round 1, 142 better
OPT-300 : Optimize round 2
RTL-100 : 343/13 useful/useless nets, 221/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 1 better
OPT-300 : Optimize round 3
RTL-100 : 343/0 useful/useless nets, 221/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 3, 0 better
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_rtl.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Gate Statistics
#Basic gates           74
  #and                  7
  #nand                 0
  #or                   5
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  8
  #bufif1               1
  #MX21                 1
  #FADD                 0
  #DFF                 52
  #LATCH                0
#MACRO_ADD              2
#MACRO_EQ               6
#MACRO_MUX             11

CMD-004 : start command "read_adc constrs/board.adc"
CMD-004 : start command "set_pin_assignment fpga_clk_in  LOCATION = P28;  "
CMD-004 : start command "set_pin_assignment fpga_rst_n  LOCATION = P38;  "
CMD-004 : start command "set_pin_assignment hw_led  LOCATION = P100;  "
CMD-004 : start command "set_pin_assignment sw_led  LOCATION = P99;   "
GUI-001 : export rtl_db failed
CMD-004 : start command "map_macro"
RTL-100 : Map 4 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
GAT-100 : LOGIC BRAM "u_mem/inst"
RTL-100 : Optimize round 1
RTL-100 : 360/0 useful/useless nets, 245/0 useful/useless insts
MRG-300 : Merged 3 instances.
RTL-100 : Optimize round 1, 17 better
RTL-100 : Optimize round 2
RTL-100 : 357/0 useful/useless nets, 242/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 2 macro adder
RTL-100 : 473/76 useful/useless nets, 282/38 useful/useless insts
CMD-004 : start command "map"
GAT-100 : Running gate level optimization.
GAT-100 : LUT mapping.
GAT-100 : Post mapping optimization.
GAT-100 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
GAT-100 : Mapping with K=5, #lut = 15 (3.00), #lev = 1 (0.83)
GAT-100 : Mapper mapped 48 instances into 16 LUTs, name keeping = 100%.
CMD-004 : start command "pack"
GAT-100 : Packing top model "quick_start" ...
PAK-301 : Pack lib has 34 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 362/0 useful/useless nets, 248/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 52 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 14 adder to BLE ...
PAK-BLE-302 : Packed 14 adder and 13 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 16 LUT to BLE ...
PAK-BLE-302 : Packed 16 LUT and 3 SEQ to BLE.
PAK-SEQ-301 : Packing 36 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (36 nodes)...
PAK-SEQ-302 : #1: Packed 13 SEQ (35 nodes)...
PAK-SEQ-303 : Packed 13 SEQ with LUT/SLICE
PAK-SEQ-304 : 2 single LUT's are left
PAK-SEQ-304 : 36 single SEQ's are left
PAK-303 : Packing model "quick_start" (AL_USER_NORMAL) with 39/193 primitive instances ...
GAT-200 WARNING: Net bram32k_out[0] useless
GAT-200 WARNING: Net bram32k_out[10] useless
GAT-200 WARNING: Net bram32k_out[11] useless
GAT-200 WARNING: Net bram32k_out[12] useless
GAT-200 WARNING: Net bram32k_out[13] useless
GAT-200 WARNING: Net bram32k_out[14] useless
GAT-200 WARNING: Net bram32k_out[15] useless
GAT-200 WARNING: Net bram32k_out[16] useless
GAT-200 WARNING: Net bram32k_out[17] useless
GAT-200 WARNING: Net bram32k_out[18] useless
GAT-200 WARNING: Net bram32k_out[19] useless
GAT-200 WARNING: Net bram32k_out[1] useless
GAT-200 WARNING: Net bram32k_out[20] useless
GAT-200 WARNING: Net bram32k_out[21] useless
GAT-200 WARNING: Net bram32k_out[22] useless
GAT-200 WARNING: Net bram32k_out[23] useless
GAT-200 WARNING: Net bram32k_out[24] useless
GAT-200 WARNING: Net bram32k_out[25] useless
GAT-200 WARNING: Net bram32k_out[26] useless
GAT-200 WARNING: Net bram32k_out[27] useless
GAT-200 WARNING: Net bram32k_out[28] useless
GAT-200 WARNING: Net bram32k_out[29] useless
GAT-200 WARNING: Net bram32k_out[2] useless
GAT-200 WARNING: Net bram32k_out[30] useless
GAT-200 WARNING: Net bram32k_out[31] useless
GAT-200 WARNING: Net bram32k_out[3] useless
GAT-200 WARNING: Net bram32k_out[4] useless
GAT-200 WARNING: Net bram32k_out[5] useless
GAT-200 WARNING: Net bram32k_out[6] useless
GAT-200 WARNING: Net bram32k_out[7] useless
GAT-200 WARNING: Net bram32k_out[8] useless
GAT-200 WARNING: Net bram32k_out[9] useless
GAT-200 WARNING: Net haddr[13] useless
GAT-200 WARNING: Net haddr[14] useless
GAT-200 WARNING: Net haddr[15] useless
GAT-200 WARNING: Net haddr[16] useless
GAT-200 WARNING: Net haddr[17] useless
GAT-200 WARNING: Net haddr[18] useless
GAT-200 WARNING: Net haddr[19] useless
GAT-200 WARNING: Net haddr[20] useless
GAT-200 WARNING: Net haddr[21] useless
GAT-200 WARNING: Net haddr[22] useless
GAT-200 WARNING: Net haddr[23] useless
GAT-200 WARNING: Net haddr[24] useless
GAT-200 WARNING: Net haddr[25] useless
GAT-200 WARNING: Net haddr[26] useless
GAT-200 WARNING: Net haddr[27] useless
GAT-200 WARNING: Net haddr[28] useless
GAT-200 WARNING: Net haddr[29] useless
GAT-200 WARNING: Net haddr[30] useless
GAT-200 WARNING: Net haddr[31] useless
CLK-302 : Net U_SYS_PLL/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk25 is clkc1 of pll U_SYS_PLL/pll_inst.
CLK-311 : Net hclk is clkc2 of pll U_SYS_PLL/pll_inst.
CLK-304 : Net fpga_clk_in_pad is refclk of pll U_SYS_PLL/pll_inst.
CLK-305 : Net fpga_clk_in_pad is fbclk of pll U_SYS_PLL/pll_inst.
CLK-309 : Tag rtl::Net U_SYS_PLL/clk0_out as clock net
CLK-309 : Tag rtl::Net clk25 as clock net
CLK-309 : Tag rtl::Net fpga_clk_in_pad as clock net
CLK-309 : Tag rtl::Net hclk as clock net
CLK-310 : Tagged 4 rtl::Net as clock net
CMD-004 : start command "report_area -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   52   out of   4480    1.16%
#le                    55
  #lut only             3   out of     55    5.45%
  #reg only            25   out of     55   45.45%
  #lut&reg             27   out of     55   49.09%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
RUN-001 : There are total 53 instances
RUN-001 : 17 mslices, 17 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 250 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 154 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
PLC-001 : Initial placement ...
PLC-001 : design contains 51 instances, 34 slices, 2 macros(14 instances)
PLC-001 : Start timing update ...
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 633, tnet num: 248, tinst num: 50, tnode num: 759, tedge num: 903.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 248 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : No user constraint, initiate default constraint.
TMR-601 : Assign derive clock DeriveClock to 72 clock pins, and constraint 124 relative nodes.
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.039770s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (117.7%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 34634
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(361): len = 27462.6, overlap = 18
PLC-004 : Step(362): len = 23145.7, overlap = 18
PLC-004 : Step(363): len = 21196.2, overlap = 13.5
PLC-004 : Step(364): len = 19998.3, overlap = 15.75
PLC-004 : Step(365): len = 18632.2, overlap = 15.75
PLC-004 : Step(366): len = 17449.9, overlap = 15.75
PLC-004 : Step(367): len = 16335.3, overlap = 15.75
PLC-004 : Step(368): len = 14922.7, overlap = 13.5
PLC-004 : Step(369): len = 13808.2, overlap = 13.5
PLC-004 : Step(370): len = 12664.2, overlap = 15.75
PLC-004 : Step(371): len = 11397.2, overlap = 15.75
PLC-004 : Step(372): len = 10216.7, overlap = 15.75
PLC-004 : Step(373): len = 9005.6, overlap = 15.75
PLC-004 : Step(374): len = 7692.3, overlap = 13.5
PLC-004 : Step(375): len = 6490.8, overlap = 15.75
PLC-004 : Step(376): len = 5522.3, overlap = 15.75
PLC-004 : Step(377): len = 4581.3, overlap = 15.75
PLC-004 : Step(378): len = 3640.5, overlap = 18
PLC-004 : Step(379): len = 3085.3, overlap = 18
PLC-004 : Step(380): len = 2684, overlap = 18
PLC-004 : Step(381): len = 2418.5, overlap = 18
PLC-001 : :::1::: Try harder cell spreading with beta_ = 5.55832e-06
PLC-004 : Step(382): len = 2734.1, overlap = 18
PLC-004 : Step(383): len = 2841, overlap = 18
PLC-004 : Step(384): len = 2995.7, overlap = 18
PLC-004 : Step(385): len = 2995.7, overlap = 18
PLC-001 : :::2::: Try harder cell spreading with beta_ = 1.11166e-05
PLC-004 : Step(386): len = 2973.8, overlap = 18
PLC-004 : Step(387): len = 4658.5, overlap = 15.75
PLC-004 : Step(388): len = 4748, overlap = 15.75
PLC-004 : Step(389): len = 4292.7, overlap = 15.75
PLC-004 : Step(390): len = 4390.2, overlap = 15.75
PLC-004 : Step(391): len = 4445.9, overlap = 15.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 2.22333e-05
PLC-004 : Step(392): len = 4490, overlap = 15.75
PLC-004 : Step(393): len = 4556, overlap = 15.75
PLC-004 : Step(394): len = 4556, overlap = 15.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 4.44666e-05
PLC-004 : Step(395): len = 5762.9, overlap = 13.5
PLC-004 : Step(396): len = 5821.8, overlap = 13.5
PLC-004 : Step(397): len = 6127.5, overlap = 13.5
PLC-004 : Step(398): len = 6145.2, overlap = 13.5
PLC-004 : Step(399): len = 6189.2, overlap = 13.5
PLC-004 : Step(400): len = 6214.6, overlap = 13.5
PLC-001 : :::5::: Try harder cell spreading with beta_ = 8.89331e-05
PLC-004 : Step(401): len = 6241.4, overlap = 13.5
PLC-004 : Step(402): len = 6180.9, overlap = 13.5
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.000176929
PLC-004 : Step(403): len = 6200.1, overlap = 13.5
PLC-004 : Step(404): len = 6197.5, overlap = 13.5
PLC-001 : :::7::: Try harder cell spreading with beta_ = 0.000285008
PLC-004 : Step(405): len = 6202.6, overlap = 13.5
PLC-004 : Step(406): len = 6202.6, overlap = 13.5
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(407): len = 9745.9, overlap = 0
PLC-004 : Step(408): len = 9766.7, overlap = 0
PLC-004 : Step(409): len = 9753.6, overlap = 0
PLC-004 : Step(410): len = 9753.6, overlap = 0
PLC-004 : Step(411): len = 9744.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.79419e-05
PLC-004 : Step(412): len = 9754, overlap = 4
PLC-004 : Step(413): len = 9759.6, overlap = 4
PLC-001 : :::1::: Try harder cell spreading with beta_ = 9.58838e-05
PLC-004 : Step(414): len = 9747.6, overlap = 4
PLC-004 : Step(415): len = 9765.3, overlap = 4
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000191768
PLC-004 : Step(416): len = 9773.5, overlap = 4
PLC-004 : Step(417): len = 9789.5, overlap = 4
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000383535
PLC-004 : Step(418): len = 9842.3, overlap = 4
PLC-004 : Step(419): len = 9858.7, overlap = 3.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000767071
PLC-004 : Step(420): len = 9965.4, overlap = 3
PLC-004 : Step(421): len = 9979.4, overlap = 3
PLC-004 : Step(422): len = 9978.7, overlap = 1.75
PLC-004 : Step(423): len = 9932.4, overlap = 2.25
PLC-004 : Step(424): len = 9954.4, overlap = 1.75
PLC-004 : Step(425): len = 9889.4, overlap = 2
PLC-004 : Step(426): len = 9868.3, overlap = 2
PLC-004 : Step(427): len = 9855.1, overlap = 2
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.00153414
PLC-004 : Step(428): len = 9892.2, overlap = 2
PLC-004 : Step(429): len = 9900.3, overlap = 2
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.00306828
PLC-004 : Step(430): len = 9923.9, overlap = 2
PLC-004 : Step(431): len = 9926.7, overlap = 2
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 2%, beta_incr = 0.990893
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(432): len = 10160.7, overlap = 2
PLC-004 : Step(433): len = 10079.2, overlap = 3.25
PLC-004 : Step(434): len = 10072.2, overlap = 3.75
PLC-004 : Step(435): len = 10043.8, overlap = 3.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 0.000170382
PLC-004 : Step(436): len = 10025.2, overlap = 3.75
PLC-004 : Step(437): len = 10019.3, overlap = 3.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000340764
PLC-004 : Step(438): len = 10015, overlap = 2.75
PLC-004 : Step(439): len = 10015, overlap = 2.75
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 10223, Over = 0
PLC-001 : Final: Len = 10223, Over = 0
PLC-001 : Improving timing with driver duplication.
CMD-004 : start command "start_timer"
TMR-611 WARNING: No sdc constraints found while initiating timer.
TMR-601 : Start building timing graph for model quick_start
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 633, tnet num: 248, tinst num: 50, tnode num: 759, tedge num: 903.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-005 : finish command "place" in  1.141483s wall, 1.372809s user + 0.358802s system = 1.731611s CPU (151.7%)

CMD-006 : used memory is 325 MB, reserved memory is 276 MB, peak memory is 401 MB
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.285/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 9 to 7
RUN-001 : Pin misalignment score is improved from 7 to 7
RUN-001 : Pin local connectivity score is improved from 13 to 1
RUN-001 : Pin misalignment score is improved from 7 to 7
RUN-001 : Pin local connectivity score is improved from 2 to 1
RTE-301 : End pin swap;  0.006599s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 53 instances
RUN-001 : 17 mslices, 17 lslices, 4 pads, 8 brams, 0 dsps
RUN-001 : There are total 250 nets
RUN-002 WARNING: There are 51 nets with only 1 pin
RUN-001 : 154 nets have 2 pins
RUN-001 : 27 nets have [3 - 5] pins
RUN-001 : 12 nets have [6 - 10] pins
RUN-001 : 2 nets have [11 - 20] pins
RUN-001 : 3 nets have [21 - 99] pins
RUN-001 : 1 nets have 100+ pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 11176, over cnt = 31(0%), over = 87, worst = 11
RTE-302 : len = 11480, over cnt = 24(0%), over = 62, worst = 7
RTE-302 : len = 11888, over cnt = 17(0%), over = 45, worst = 6
RTE-302 : len = 12776, over cnt = 11(0%), over = 25, worst = 4
RTE-302 : len = 13104, over cnt = 9(0%), over = 19, worst = 4
RTE-302 : len = 13136, over cnt = 10(0%), over = 19, worst = 4
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 248 nets completely.
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.066390s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (117.5%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 20% nets. 
RTE-301 : Routed 33% nets. 
RTE-301 : Routed 44% nets. 
RTE-301 : Routed 46% nets. 
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 52% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 : Routed 55% nets. 
RTE-301 :  0.202483s wall, 0.249602s user + 0.015600s system = 0.265202s CPU (131.0%)

RTE-302 : len = 17576, over cnt = 41(0%), over = 42, worst = 2
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.036399s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (85.7%)

RTE-302 : len = 17568, over cnt = 16(0%), over = 16, worst = 1
RTE-301 : ===== DR Iter 2 =====
RTE-301 :  0.014141s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (110.3%)

RTE-302 : len = 17592, over cnt = 7(0%), over = 7, worst = 1
RTE-301 : ===== DR Iter 3 =====
RTE-301 :  0.014670s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (106.3%)

RTE-302 : len = 17600, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 4 =====
RTE-301 :  0.006874s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (453.9%)

RTE-302 : len = 17600, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : ===== DR Iter 5 =====
RTE-301 :  0.007218s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 17600, over cnt = 2(0%), over = 2, worst = 1
RTE-301 : ===== DR Iter 6 =====
RTE-301 :  0.008484s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (551.7%)

RTE-302 : len = 17584, over cnt = 3(0%), over = 3, worst = 1
RTE-301 : LB ...
RTE-301 : ===== LB Iter 1 =====
RTE-301 :  0.007158s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (217.9%)

RTE-302 : len = 17664, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 17664
RTE-301 : 1 feed throughs used by 1 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : clock net U_SYS_PLL/clk0_out will be merged with clock U_SYS_PLL/clk0_buf
RTE-301 : net clk25 will be routed on clock mesh
RTE-301 : net fpga_clk_in_pad will be routed on clock mesh
RTE-301 : net hclk will be routed on clock mesh
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.958562s wall, 1.029607s user + 0.078001s system = 1.107607s CPU (115.5%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.079832s wall, 1.154407s user + 0.078001s system = 1.232408s CPU (114.1%)

CMD-006 : used memory is 340 MB, reserved memory is 293 MB, peak memory is 417 MB
CMD-004 : start command "report_area -io_info -file ../../AHB_Demo/AHB_FPGA144/Quick_Start_phy.area"
standard
IO Statistics
#IO                     4
  #input                2
  #output               1
  #inout                1

Utilization Statistics
#lut                   30   out of   4480    0.67%
#reg                   52   out of   4480    1.16%
#le                    55
  #lut only             3   out of     55    5.45%
  #reg only            25   out of     55   45.45%
  #lut&reg             27   out of     55   49.09%
#dsp                    0   out of     15    0.00%
#bram                   8   out of     12   66.67%
  #bram9k               8
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#bram256k               1   out of      1  100.00%
#mcu                    1   out of      1  100.00%
#pad                    4   out of    109    3.67%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 4   out of     16   25.00%
  #gclk                 1

CMD-004 : start command "export_db ../../AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  3.709261s wall, 4.726830s user + 0.046800s system = 4.773631s CPU (128.7%)

CMD-006 : used memory is 344 MB, reserved memory is 296 MB, peak memory is 417 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  2.015433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

CMD-006 : used memory is 336 MB, reserved memory is 288 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  2.211820s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (8.5%)

CMD-006 : used memory is 336 MB, reserved memory is 288 MB, peak memory is 417 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  2.182758s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (0.7%)

CMD-006 : used memory is 336 MB, reserved memory is 292 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  2.334973s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (7.3%)

CMD-006 : used memory is 336 MB, reserved memory is 292 MB, peak memory is 417 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.283668s wall, 4.165227s user + 0.093601s system = 4.258827s CPU (99.4%)

CMD-006 : used memory is 300 MB, reserved memory is 253 MB, peak memory is 417 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.735333s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (8.1%)

CMD-006 : used memory is 331 MB, reserved memory is 283 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.889327s wall, 0.296402s user + 0.000000s system = 0.296402s CPU (15.7%)

CMD-006 : used memory is 331 MB, reserved memory is 283 MB, peak memory is 417 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.288027s wall, 4.227627s user + 0.109201s system = 4.336828s CPU (101.1%)

CMD-006 : used memory is 334 MB, reserved memory is 285 MB, peak memory is 417 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.724275s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.5%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.920085s wall, 0.265202s user + 0.015600s system = 0.280802s CPU (14.6%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.743303s wall, 0.140401s user + 0.046800s system = 0.187201s CPU (10.7%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.896906s wall, 0.280802s user + 0.046800s system = 0.327602s CPU (17.3%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.269770s wall, 4.196427s user + 0.093601s system = 4.290027s CPU (100.5%)

CMD-006 : used memory is 333 MB, reserved memory is 285 MB, peak memory is 417 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.825326s wall, 0.093601s user + 0.031200s system = 0.124801s CPU (6.8%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  2.024052s wall, 0.280802s user + 0.031200s system = 0.312002s CPU (15.4%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
GUI-001 : Download success!
CMD-004 : start command "import_db F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_pr.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
CMD-004 : start command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances completely, inst num: 54
BIT-701 : Init pips completely, net num: 250, pip num: 1579
BIT-701 : Generate bitstream completely, there are 237 valid insts, and 3922 bits set as '1'.
BIT-701 : Generate bits file ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit.
BIT-701 : Generate svf file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf.
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_sram.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_spi_norefresh_bk.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_refresh.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_erase_spi.tde
BIT-701 : Generate tde file ../../AHB_Demo/AHB_FPGA144/Quick_Start_readstatus.tde
CMD-005 : finish command "bitgen -bit ../../AHB_Demo/AHB_FPGA144/Quick_Start.bit -version 0X00 -svf ../../AHB_Demo/AHB_FPGA144/Quick_Start.svf -svf_comment_on -128 F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_SDK144/Quick_Start.bin -g ucode:00000000110011000000000000000000 -f ../../AHB_Demo/AHB_FPGA144/Quick_Start.btc" in  4.293699s wall, 4.258827s user + 0.031200s system = 4.290027s CPU (99.9%)

CMD-006 : used memory is 333 MB, reserved memory is 285 MB, peak memory is 417 MB
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.809241s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (4.3%)

CMD-006 : used memory is 329 MB, reserved memory is 280 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  2.007784s wall, 0.280802s user + 0.000000s system = 0.280802s CPU (14.0%)

CMD-006 : used memory is 329 MB, reserved memory is 280 MB, peak memory is 417 MB
GUI-001 : Download success!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
RUN-003 ERROR: USB device open error, please re-connect the USB cable!
CMD-004 : start command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B"
CMD-004 : start command "bit_to_vec -chip EF2L45B -m jtag -svf F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/Quick_Start_sram.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.731090s wall, 0.078001s user + 0.031200s system = 0.109201s CPU (6.3%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
CMD-005 : finish command "download -svf F:\SVN_ELF2_SOC\trunk\Basic_Demo\AHB_Demo\AHB_FPGA144\Quick_Start_sram.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2L45B" in  1.886033s wall, 0.234002s user + 0.031200s system = 0.265202s CPU (14.1%)

CMD-006 : used memory is 328 MB, reserved memory is 280 MB, peak memory is 417 MB
GUI-001 : Download success!
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/sys_pll.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/AL_MCU.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/quick_start.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/bram256kbit.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/al_ip/mem.v
VLG-002 : analyze verilog file F:/SVN_ELF2_SOC/trunk/Basic_Demo/AHB_Demo/AHB_FPGA144/src/ahb_mem.v
