<stg><name>match_prop_hw</name>


<trans_list>

<trans id="520" from="1" to="2">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="2" to="3">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="3" to="4">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="4" to="5">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="5" to="6">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="6" to="7">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="7" to="8">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="8" to="9">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="9" to="10">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="10" to="11">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="11" to="12">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="12" to="13">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="13" to="14">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="14" to="15">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="15" to="16">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="16" to="17">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="17" to="18">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="18" to="19">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="19" to="20">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="20" to="21">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="21" to="22">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="22" to="23">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="23" to="24">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="24" to="25">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="25" to="26">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="26" to="27">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="27" to="28">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="28" to="29">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="29" to="30">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="30" to="31">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="31" to="32">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="32" to="33">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="33" to="34">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="34" to="35">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="35" to="36">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="36" to="37">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="37" to="38">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="38" to="39">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="39" to="40">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="40" to="41">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="41" to="42">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="42" to="43">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="43" to="44">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="44" to="45">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="45" to="46">
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:30  %inTrack_hwPropEta_V_s = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %inTrack_hwPropEta_V)

]]></Node>
<StgValue><ssdm name="inTrack_hwPropEta_V_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:80  %inTrack_hwPropPhi_V_s = call i23 @_ssdm_op_Read.ap_auto.i23P(i23* %inTrack_hwPropPhi_V)

]]></Node>
<StgValue><ssdm name="inTrack_hwPropPhi_V_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:81  %tmp_14 = sext i23 %inTrack_hwPropPhi_V_s to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:150  %inMuon_hwEta_V_read = call i9 @_ssdm_op_Read.ap_auto.i9P(i9* %inMuon_hwEta_V)

]]></Node>
<StgValue><ssdm name="inMuon_hwEta_V_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:151  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %inMuon_hwEta_V_read, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:155  %x_assign_cast = sext i9 %inMuon_hwEta_V_read to i10

]]></Node>
<StgValue><ssdm name="x_assign_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:156  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %inMuon_hwEta_V_read, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:157  %tmp_92_i = sub i9 0, %inMuon_hwEta_V_read

]]></Node>
<StgValue><ssdm name="tmp_92_i"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="9">
<![CDATA[
_ifconv:158  %tmp_93_i_cast = zext i9 %tmp_92_i to i10

]]></Node>
<StgValue><ssdm name="tmp_93_i_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:159  %tmp_94_i = select i1 %tmp_85, i10 %tmp_93_i_cast, i10 %x_assign_cast

]]></Node>
<StgValue><ssdm name="tmp_94_i"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:210  %inMuon_hwPhi_V_read = call i10 @_ssdm_op_Read.ap_auto.i10P(i10* %inMuon_hwPhi_V)

]]></Node>
<StgValue><ssdm name="inMuon_hwPhi_V_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:211  %tmp_64 = zext i10 %inMuon_hwPhi_V_read to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:152  %tmp_40 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_82, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:153  %tmp_41 = sub i2 1, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="2">
<![CDATA[
_ifconv:154  %tmp_41_cast_cast = sext i2 %tmp_41 to i12

]]></Node>
<StgValue><ssdm name="tmp_41_cast_cast"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="10">
<![CDATA[
_ifconv:160  %tmp_94_i_cast_cast = sext i10 %tmp_94_i to i12

]]></Node>
<StgValue><ssdm name="tmp_94_i_cast_cast"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:161  %tmp_43 = mul i12 %tmp_94_i_cast_cast, %tmp_41_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:161  %tmp_43 = mul i12 %tmp_94_i_cast_cast, %tmp_41_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:161  %tmp_43 = mul i12 %tmp_94_i_cast_cast, %tmp_41_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:31  %tmp5 = sext i14 %inTrack_hwPropEta_V_s to i32

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:162  %tmp_56 = sext i12 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:82  %tmp_16 = sitofp i32 %tmp_14 to double

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:212  %tmp_65 = sitofp i32 %tmp_64 to double

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="84" st_id="7" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:32  %tmp = sitofp i32 %tmp5 to double

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:163  %tmp_44 = sitofp i32 %tmp_56 to double

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="104" st_id="12" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="108" st_id="13" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="112" st_id="14" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:83  %returnValue_6 = fmul double %tmp_16, 4.734500e-06

]]></Node>
<StgValue><ssdm name="returnValue_6"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:213  %returnValue_7 = fmul double %tmp_65, 1.090800e-02

]]></Node>
<StgValue><ssdm name="returnValue_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="128" st_id="18" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33  %v_assign = fmul double %tmp, 0x3F600000972ECF2E

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:164  %v_assign_1 = fmul double %tmp_44, 1.087500e-02

]]></Node>
<StgValue><ssdm name="v_assign_1"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:34  %ireg_V = bitcast double %v_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:35  %tmp_9 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:36  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:38  %tmp_6 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:39  %tmp_15 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:44  %tmp_1 = icmp eq i63 %tmp_9, 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:45  %F2 = sub i12 1075, %tmp_6

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:165  %ireg_V_2 = bitcast double %v_assign_1 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:166  %tmp_90 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:167  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:168  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:169  %tmp_45 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:170  %tmp_99 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:175  %tmp_48 = icmp eq i63 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:176  %F2_2 = sub i12 1075, %tmp_45

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:40  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:41  %p_Result_s = zext i53 %tmp_4 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:42  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:43  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:46  %tmp_3 = icmp sgt i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:47  %tmp_5 = add i12 -10, %F2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:48  %tmp_7 = sub i12 10, %F2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:49  %sh_amt = select i1 %tmp_3, i12 %tmp_5, i12 %tmp_7

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:51  %tmp_8 = icmp eq i12 %F2, 10

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:52  %tmp_18 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:53  %tmp_s = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %sel_tmp6_demorgan = or i1 %tmp_1, %tmp_8

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %sel_tmp7 = and i1 %tmp_3, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:171  %tmp_46 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:172  %p_Result_3 = zext i53 %tmp_46 to i54

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="isneg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:173  %man_V_7 = sub i54 0, %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:174  %man_V_8 = select i1 %isneg_2, i54 %man_V_7, i54 %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:177  %tmp_50 = icmp sgt i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:178  %tmp_51 = add i12 -6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:179  %tmp_52 = sub i12 6, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:180  %sh_amt_2 = select i1 %tmp_50, i12 %tmp_51, i12 %tmp_52

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:182  %tmp_53 = icmp eq i12 %F2_2, 6

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="54">
<![CDATA[
_ifconv:183  %tmp_100 = trunc i54 %man_V_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:184  %tmp_55 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:195  %sel_tmp57_demorgan = or i1 %tmp_48, %tmp_53

]]></Node>
<StgValue><ssdm name="sel_tmp57_demorgan"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:196  %sel_tmp20 = xor i1 %sel_tmp57_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:197  %sel_tmp21 = and i1 %tmp_50, %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:50  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:54  %tmp_2 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:55  %tmp_10 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:56  %tmp_11 = ashr i54 %man_V_2, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:57  %tmp_30 = trunc i54 %tmp_11 to i14

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %sel_tmp1 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:63  %sel_tmp2 = and i1 %tmp_8, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %sel_tmp8 = and i1 %sel_tmp7, %tmp_s

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %sel_tmp14_demorgan = or i1 %sel_tmp6_demorgan, %tmp_3

]]></Node>
<StgValue><ssdm name="sel_tmp14_demorgan"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:69  %sel_tmp = xor i1 %sel_tmp14_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:70  %sel_tmp3 = and i1 %tmp_2, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:71  %sel_tmp4 = xor i1 %tmp_s, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:72  %sel_tmp5 = and i1 %sel_tmp7, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %or_cond = or i1 %sel_tmp5, %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:75  %newSel1 = select i1 %sel_tmp8, i14 %tmp_30, i14 %tmp_18

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:76  %or_cond1 = or i1 %sel_tmp8, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="205" st_id="23" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:90  %tmp_20 = fcmp ole double %returnValue_6, 0xC00921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="206" st_id="23" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="207" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:181  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="208" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:185  %tmp_57 = icmp ult i12 %sh_amt_2, 10

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="209" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:186  %tmp_58 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="210" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:187  %tmp_59 = ashr i54 %man_V_8, %tmp_58

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="211" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="54">
<![CDATA[
_ifconv:188  %tmp_101 = trunc i54 %tmp_59 to i10

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="212" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:193  %sel_tmp18 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="213" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:194  %sel_tmp19 = and i1 %tmp_53, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="214" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:198  %sel_tmp22 = and i1 %sel_tmp21, %tmp_55

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="215" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:199  %sel_tmp65_demorgan = or i1 %sel_tmp57_demorgan, %tmp_50

]]></Node>
<StgValue><ssdm name="sel_tmp65_demorgan"/></StgValue>
</operation>

<operation id="216" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:200  %sel_tmp23 = xor i1 %sel_tmp65_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="217" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:201  %sel_tmp24 = and i1 %tmp_57, %sel_tmp23

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:202  %sel_tmp25 = xor i1 %tmp_55, true

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="219" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:203  %sel_tmp26 = and i1 %sel_tmp21, %sel_tmp25

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="220" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:205  %or_cond6 = or i1 %sel_tmp26, %sel_tmp24

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="221" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:206  %newSel9 = select i1 %sel_tmp22, i10 %tmp_101, i10 %tmp_100

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="222" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:207  %or_cond7 = or i1 %sel_tmp22, %sel_tmp19

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="223" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:209  %or_cond8 = or i1 %or_cond6, %or_cond7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:220  %tmp_78 = fcmp ole double %returnValue_7, 0xC00921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="225" st_id="23" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="226" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="sel_tmp5" val="1"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:58  %p_2 = select i1 %isneg, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="14">
<![CDATA[
_ifconv:59  %tmp_12 = sext i14 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:60  %tmp_13 = shl i32 %tmp_12, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="229" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="sel_tmp5" val="0"/>
<literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:61  %tmp_32 = trunc i32 %tmp_13 to i14

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="230" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:73  %newSel = select i1 %sel_tmp5, i14 %p_2, i14 %tmp_32

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="231" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="or_cond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:77  %newSel2 = select i1 %or_cond, i14 %newSel, i14 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="232" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:79  %p_Val2_4 = select i1 %or_cond2, i14 %newSel2, i14 0

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="233" st_id="24" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:90  %tmp_20 = fcmp ole double %returnValue_6, 0xC00921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="234" st_id="24" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:92  %returnValue_1 = fadd double %returnValue_6, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_1"/></StgValue>
</operation>

<operation id="235" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="sel_tmp26" val="1"/>
<literal name="or_cond6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:189  %p_4 = select i1 %isneg_2, i10 -1, i10 0

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="sel_tmp26" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:190  %tmp_61 = sext i10 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="237" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="sel_tmp26" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:191  %tmp_62 = shl i32 %tmp_61, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="sel_tmp26" val="0"/>
<literal name="or_cond6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="32">
<![CDATA[
_ifconv:192  %tmp_102 = trunc i32 %tmp_62 to i10

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="239" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="or_cond6" val="1"/>
<literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:204  %newSel8 = select i1 %sel_tmp26, i10 %p_4, i10 %tmp_102

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="240" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="or_cond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:208  %newSel3 = select i1 %or_cond6, i10 %newSel8, i10 %newSel9

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="241" st_id="24" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:220  %tmp_78 = fcmp ole double %returnValue_7, 0xC00921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="242" st_id="24" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:222  %returnValue_4 = fadd double %returnValue_7, 0x401921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_4"/></StgValue>
</operation>

<operation id="243" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:279  %tmp_94 = select i1 %or_cond8, i10 %newSel3, i10 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
_ifconv:280  %tmp_i3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_94, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="245" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:281  %p_Val2_i = sub i14 %p_Val2_4, %tmp_i3

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="246" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:84  %outPhi_assign_to_int = bitcast double %returnValue_6 to i64

]]></Node>
<StgValue><ssdm name="outPhi_assign_to_int"/></StgValue>
</operation>

<operation id="247" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:85  %tmp_17 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %outPhi_assign_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:86  %tmp_36 = trunc i64 %outPhi_assign_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:87  %notlhs = icmp ne i11 %tmp_17, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:88  %notrhs = icmp eq i52 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89  %tmp_19 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %tmp_23 = and i1 %tmp_19, %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:93  %returnValue_3 = select i1 %tmp_23, double %returnValue_1, double %returnValue_6

]]></Node>
<StgValue><ssdm name="returnValue_3"/></StgValue>
</operation>

<operation id="254" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:214  %outPhi_assign_1_to_i = bitcast double %returnValue_7 to i64

]]></Node>
<StgValue><ssdm name="outPhi_assign_1_to_i"/></StgValue>
</operation>

<operation id="255" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:215  %tmp_66 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %outPhi_assign_1_to_i, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="256" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:216  %tmp_103 = trunc i64 %outPhi_assign_1_to_i to i52

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="257" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:217  %notlhs2 = icmp ne i11 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:218  %notrhs2 = icmp eq i52 %tmp_103, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:219  %tmp_71 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:221  %tmp_87 = and i1 %tmp_71, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:223  %returnValue_8 = select i1 %tmp_87, double %returnValue_4, double %returnValue_7

]]></Node>
<StgValue><ssdm name="returnValue_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="262" st_id="26" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="8" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="264" st_id="27" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="7" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="266" st_id="28" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="267" st_id="28" stage="6" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="268" st_id="29" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="5" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="270" st_id="30" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="271" st_id="30" stage="4" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="272" st_id="31" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="273" st_id="31" stage="3" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="274" st_id="32" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:100  %tmp_47 = fcmp ogt double %returnValue_3, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="2" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:230  %tmp_92 = fcmp ogt double %returnValue_8, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="2" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="278" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:94  %returnValue1_i_to_in = bitcast double %returnValue_3 to i64

]]></Node>
<StgValue><ssdm name="returnValue1_i_to_in"/></StgValue>
</operation>

<operation id="279" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:95  %tmp_25 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %returnValue1_i_to_in, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="280" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:96  %tmp_39 = trunc i64 %returnValue1_i_to_in to i52

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="281" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:97  %notlhs1 = icmp ne i11 %tmp_25, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="282" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:98  %notrhs1 = icmp eq i52 %tmp_39, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="283" st_id="33" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:100  %tmp_47 = fcmp ogt double %returnValue_3, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="284" st_id="33" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:102  %returnValue_2 = fadd double %returnValue_3, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_2"/></StgValue>
</operation>

<operation id="285" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:224  %returnValue1_i1_to_i = bitcast double %returnValue_8 to i64

]]></Node>
<StgValue><ssdm name="returnValue1_i1_to_i"/></StgValue>
</operation>

<operation id="286" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:225  %tmp_89 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %returnValue1_i1_to_i, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="287" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:226  %tmp_104 = trunc i64 %returnValue1_i1_to_i to i52

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="288" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:227  %notlhs3 = icmp ne i11 %tmp_89, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="289" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv:228  %notrhs3 = icmp eq i52 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="290" st_id="33" stage="1" lat="2">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:230  %tmp_92 = fcmp ogt double %returnValue_8, 0x400921FB54442D18

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="291" st_id="33" stage="1" lat="8">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:232  %returnValue_5 = fadd double %returnValue_8, 0xC01921FB54442D18

]]></Node>
<StgValue><ssdm name="returnValue_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="292" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %tmp_42 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="293" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %tmp_49 = and i1 %tmp_42, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="294" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:103  %returnValue = select i1 %tmp_49, double %returnValue_2, double %returnValue_3

]]></Node>
<StgValue><ssdm name="returnValue"/></StgValue>
</operation>

<operation id="295" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:104  %ireg_V_1 = bitcast double %returnValue to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="296" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:105  %tmp_54 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="297" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:106  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="298" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:107  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="299" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:108  %tmp_21 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:109  %tmp_60 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:114  %tmp_24 = icmp eq i63 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:115  %F2_1 = sub i12 1075, %tmp_21

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="303" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:229  %tmp_91 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="304" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:231  %tmp_93 = and i1 %tmp_91, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="305" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:233  %returnValue_9 = select i1 %tmp_93, double %returnValue_5, double %returnValue_8

]]></Node>
<StgValue><ssdm name="returnValue_9"/></StgValue>
</operation>

<operation id="306" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:234  %ireg_V_3 = bitcast double %returnValue_9 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_3"/></StgValue>
</operation>

<operation id="307" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:235  %tmp_105 = trunc i64 %ireg_V_3 to i63

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="308" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:236  %isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_3, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_3"/></StgValue>
</operation>

<operation id="309" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:237  %exp_tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_3, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_3"/></StgValue>
</operation>

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:238  %tmp_67 = zext i11 %exp_tmp_V_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:239  %tmp_107 = trunc i64 %ireg_V_3 to i52

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:244  %tmp_70 = icmp eq i63 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:245  %F2_3 = sub i12 1075, %tmp_67

]]></Node>
<StgValue><ssdm name="F2_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="314" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:110  %tmp_22 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_60)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="315" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:111  %p_Result_2 = zext i53 %tmp_22 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="316" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:112  %man_V_4 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="317" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:113  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="318" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:116  %tmp_26 = icmp sgt i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="319" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:117  %tmp_27 = add i12 -20, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="320" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:118  %tmp_28 = sub i12 20, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="321" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:119  %sh_amt_1 = select i1 %tmp_26, i12 %tmp_27, i12 %tmp_28

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="322" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:121  %tmp_29 = icmp eq i12 %F2_1, 20

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="54">
<![CDATA[
_ifconv:122  %tmp_63 = trunc i54 %man_V_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:123  %tmp_31 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %sel_tmp32_demorgan = or i1 %tmp_24, %tmp_29

]]></Node>
<StgValue><ssdm name="sel_tmp32_demorgan"/></StgValue>
</operation>

<operation id="326" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:135  %sel_tmp11 = xor i1 %sel_tmp32_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="327" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %sel_tmp12 = and i1 %tmp_26, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="328" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:240  %tmp_68 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_107)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="329" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:241  %p_Result_4 = zext i53 %tmp_68 to i54

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="330" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="isneg_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:242  %man_V_10 = sub i54 0, %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="331" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:243  %man_V_11 = select i1 %isneg_3, i54 %man_V_10, i54 %p_Result_4

]]></Node>
<StgValue><ssdm name="man_V_11"/></StgValue>
</operation>

<operation id="332" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:246  %tmp_72 = icmp sgt i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="333" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:247  %tmp_73 = add i12 -6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="334" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:248  %tmp_74 = sub i12 6, %F2_3

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="335" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:249  %sh_amt_3 = select i1 %tmp_72, i12 %tmp_73, i12 %tmp_74

]]></Node>
<StgValue><ssdm name="sh_amt_3"/></StgValue>
</operation>

<operation id="336" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:251  %tmp_75 = icmp eq i12 %F2_3, 6

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="337" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="54">
<![CDATA[
_ifconv:252  %tmp_108 = trunc i54 %man_V_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="338" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:253  %tmp_77 = icmp ult i12 %sh_amt_3, 54

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="339" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %sel_tmp83_demorgan = or i1 %tmp_70, %tmp_75

]]></Node>
<StgValue><ssdm name="sel_tmp83_demorgan"/></StgValue>
</operation>

<operation id="340" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:265  %sel_tmp29 = xor i1 %sel_tmp83_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="341" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:266  %sel_tmp30 = and i1 %tmp_72, %sel_tmp29

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="342" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:120  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="343" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:124  %tmp_33 = icmp ult i12 %sh_amt_1, 23

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="344" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:125  %tmp_34 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="345" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:126  %tmp_35 = ashr i54 %man_V_5, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="346" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="54">
<![CDATA[
_ifconv:127  %tmp_69 = trunc i54 %tmp_35 to i23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="347" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132  %sel_tmp9 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="348" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %sel_tmp10 = and i1 %tmp_29, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="349" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %sel_tmp13 = and i1 %sel_tmp12, %tmp_31

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="350" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %sel_tmp40_demorgan = or i1 %sel_tmp32_demorgan, %tmp_26

]]></Node>
<StgValue><ssdm name="sel_tmp40_demorgan"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %sel_tmp14 = xor i1 %sel_tmp40_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %sel_tmp15 = and i1 %tmp_33, %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:141  %sel_tmp16 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:142  %sel_tmp17 = and i1 %sel_tmp12, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:144  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:145  %newSel5 = select i1 %sel_tmp13, i23 %tmp_69, i23 %tmp_63

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:146  %or_cond4 = or i1 %sel_tmp13, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:148  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:250  %sh_amt_3_cast = sext i12 %sh_amt_3 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_3_cast"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:254  %tmp_79 = icmp ult i12 %sh_amt_3, 9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:255  %tmp_80 = zext i32 %sh_amt_3_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:256  %tmp_81 = ashr i54 %man_V_11, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="363" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="54">
<![CDATA[
_ifconv:257  %tmp_109 = trunc i54 %tmp_81 to i9

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="364" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %sel_tmp27 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="365" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:263  %sel_tmp28 = and i1 %tmp_75, %sel_tmp27

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="366" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:267  %sel_tmp31 = and i1 %sel_tmp30, %tmp_77

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="367" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:268  %sel_tmp91_demorgan = or i1 %sel_tmp83_demorgan, %tmp_72

]]></Node>
<StgValue><ssdm name="sel_tmp91_demorgan"/></StgValue>
</operation>

<operation id="368" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:269  %sel_tmp32 = xor i1 %sel_tmp91_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="369" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:270  %sel_tmp33 = and i1 %tmp_79, %sel_tmp32

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="370" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:271  %sel_tmp34 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="371" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:272  %sel_tmp35 = and i1 %sel_tmp30, %sel_tmp34

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="372" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:274  %or_cond9 = or i1 %sel_tmp35, %sel_tmp33

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="373" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:275  %newSel10 = select i1 %sel_tmp31, i9 %tmp_109, i9 %tmp_108

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="374" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:276  %or_cond10 = or i1 %sel_tmp31, %sel_tmp28

]]></Node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="375" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:278  %or_cond11 = or i1 %or_cond9, %or_cond10

]]></Node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="376" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="sel_tmp17" val="1"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:128  %p_3 = select i1 %isneg_1, i23 -1, i23 0

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="23">
<![CDATA[
_ifconv:129  %tmp_37 = sext i23 %tmp_63 to i32

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:130  %tmp_38 = shl i32 %tmp_37, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="sel_tmp17" val="0"/>
<literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:131  %tmp_76 = trunc i32 %tmp_38 to i23

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="or_cond3" val="1"/>
<literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:143  %newSel4 = select i1 %sel_tmp17, i23 %p_3, i23 %tmp_76

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="or_cond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:147  %newSel6 = select i1 %or_cond3, i23 %newSel4, i23 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:149  %p_Val2_5 = select i1 %or_cond5, i23 %newSel6, i23 0

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="sel_tmp35" val="1"/>
<literal name="or_cond9" val="1"/>
<literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:258  %p_5 = select i1 %isneg_3, i9 -1, i9 0

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="sel_tmp35" val="0"/>
<literal name="or_cond9" val="1"/>
<literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:259  %tmp_83 = sext i9 %tmp_108 to i32

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="sel_tmp35" val="0"/>
<literal name="or_cond9" val="1"/>
<literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:260  %tmp_84 = shl i32 %tmp_83, %sh_amt_3_cast

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="sel_tmp35" val="0"/>
<literal name="or_cond9" val="1"/>
<literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="32">
<![CDATA[
_ifconv:261  %tmp_110 = trunc i32 %tmp_84 to i9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="or_cond9" val="1"/>
<literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:273  %newSel7 = select i1 %sel_tmp35, i9 %p_5, i9 %tmp_110

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="or_cond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:277  %newSel11 = select i1 %or_cond9, i9 %newSel7, i9 %newSel10

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="23">
<![CDATA[
_ifconv:282  %tmp_95_i = sext i23 %p_Val2_5 to i24

]]></Node>
<StgValue><ssdm name="tmp_95_i"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:283  %tmp_95 = select i1 %or_cond11, i9 %newSel11, i9 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="391" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="23" op_0_bw="23" op_1_bw="9" op_2_bw="14">
<![CDATA[
_ifconv:284  %tmp_97_i = call i23 @_ssdm_op_BitConcatenate.i23.i9.i14(i9 %tmp_95, i14 0)

]]></Node>
<StgValue><ssdm name="tmp_97_i"/></StgValue>
</operation>

<operation id="392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="23">
<![CDATA[
_ifconv:285  %tmp_97_i_cast = sext i23 %tmp_97_i to i24

]]></Node>
<StgValue><ssdm name="tmp_97_i_cast"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:286  %r_V = sub i24 %tmp_95_i, %tmp_97_i_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="394" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:287  %tmp_i_i = icmp sgt i24 %r_V, -3294198

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="395" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:288  %returnValue_V_1 = add i24 6588397, %r_V

]]></Node>
<StgValue><ssdm name="returnValue_V_1"/></StgValue>
</operation>

<operation id="396" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ifconv:289  %p_Val2_6 = select i1 %tmp_i_i, i24 %r_V, i24 %returnValue_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="397" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:290  %tmp_103_i_i = icmp sgt i24 %p_Val2_6, 3294198

]]></Node>
<StgValue><ssdm name="tmp_103_i_i"/></StgValue>
</operation>

<operation id="398" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="23" op_0_bw="24">
<![CDATA[
_ifconv:291  %tmp_111 = trunc i24 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="399" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_103_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:292  %tmp_96 = add i23 1800211, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="400" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv:293  %tmp_97 = select i1 %tmp_103_i_i, i23 %tmp_96, i23 %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="401" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="46" op_0_bw="23">
<![CDATA[
_ifconv:296  %OP1_V_1 = sext i23 %tmp_97 to i46

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="402" st_id="40" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:297  %p_Val2_8 = mul nsw i46 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="28" op_0_bw="14">
<![CDATA[
_ifconv:294  %OP1_V = sext i14 %p_Val2_i to i28

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:295  %p_Val2_7 = mul i28 %OP1_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="405" st_id="41" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:297  %p_Val2_8 = mul nsw i46 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="406" st_id="42" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:295  %p_Val2_7 = mul i28 %OP1_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="407" st_id="42" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:297  %p_Val2_8 = mul nsw i46 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="408" st_id="43" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:295  %p_Val2_7 = mul i28 %OP1_V, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="409" st_id="43" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:297  %p_Val2_8 = mul nsw i46 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="410" st_id="44" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
_ifconv:297  %p_Val2_8 = mul nsw i46 %OP1_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="411" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="48" op_0_bw="48" op_1_bw="28" op_2_bw="20">
<![CDATA[
_ifconv:298  %tmp_100_i = call i48 @_ssdm_op_BitConcatenate.i48.i28.i20(i28 %p_Val2_7, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_100_i"/></StgValue>
</operation>

<operation id="412" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="46">
<![CDATA[
_ifconv:299  %tmp_101_i_cast = zext i46 %p_Val2_8 to i48

]]></Node>
<StgValue><ssdm name="tmp_101_i_cast"/></StgValue>
</operation>

<operation id="413" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:300  %p_Val2_9 = add i48 %tmp_100_i, %tmp_101_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="414" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="3" op_0_bw="3" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:301  %ret_V = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_9, i32 40, i32 42)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="20" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:303  %p_Result_1 = call i20 @_ssdm_op_PartSelect.i20.i48.i32.i32(i48 %p_Val2_9, i32 20, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
_ifconv:302  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i48.i32(i48 %p_Val2_9, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:304  %tmp_86 = icmp eq i20 %p_Result_1, 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:305  %ret_V_1 = add i3 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:306  %p_s = select i1 %tmp_86, i3 %ret_V, i3 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:307  %p_1 = select i1 %tmp_112, i3 %p_s, i3 %ret_V

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="421" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="15">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i15* %inTrack_hwRinv_V), !map !383

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwPt_V), !map !387

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwSinhEta_V), !map !391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwEta_V), !map !395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i19* %inTrack_hwPhi_V), !map !399

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i23* %inTrack_hwPhiGlobal_V), !map !403

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="11">
<![CDATA[
_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i11* %inTrack_hwZ0_V), !map !407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inTrack_hwSector_V), !map !411

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inTrack_hwQ_V), !map !415

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i10* %inTrack_hwX2_V), !map !419

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inTrack_hwValid_V), !map !423

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ifconv:11  call void (...)* @_ssdm_op_SpecBitsMap(i3* %inTrack_hwBX_V), !map !427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecBitsMap(i14* %inTrack_hwPropEta_V), !map !431

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
_ifconv:13  call void (...)* @_ssdm_op_SpecBitsMap(i23* %inTrack_hwPropPhi_V), !map !435

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ifconv:14  call void (...)* @_ssdm_op_SpecBitsMap(i9* %inMuon_hwPt_V), !map !439

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ifconv:15  call void (...)* @_ssdm_op_SpecBitsMap(i9* %inMuon_hwEta_V), !map !443

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ifconv:16  call void (...)* @_ssdm_op_SpecBitsMap(i10* %inMuon_hwPhi_V), !map !447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inMuon_hwQ_V), !map !451

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inMuon_hwValid_V), !map !455

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ifconv:19  call void (...)* @_ssdm_op_SpecBitsMap(i3* %inMuon_hwBX_V), !map !459

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:20  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inMuon_hwQuality_V), !map !463

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="14">
<![CDATA[
_ifconv:21  call void (...)* @_ssdm_op_SpecBitsMap(i14* %outTrackMuon_hwPt_V), !map !467

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ifconv:22  call void (...)* @_ssdm_op_SpecBitsMap(i9* %outTrackMuon_hwEta_V), !map !471

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
_ifconv:23  call void (...)* @_ssdm_op_SpecBitsMap(i10* %outTrackMuon_hwPhi_V), !map !475

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:24  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outTrackMuon_hwQ_V), !map !479

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:25  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outTrackMuon_hwValid_V), !map !483

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
_ifconv:26  call void (...)* @_ssdm_op_SpecBitsMap(i3* %outTrackMuon_hwBX_V), !map !487

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ifconv:27  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outTrackMuon_hwQuality_V), !map !491

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:28  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @match_prop_hw_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:29  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:308  %neg = sub i3 0, %p_1

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="452" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:309  %abscond = icmp sgt i3 %p_1, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="453" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:310  %abs = select i1 %abscond, i3 %p_1, i3 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="454" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:311  %tmp_88 = icmp eq i3 %abs, 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="455" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:312  br i1 %tmp_88, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %inTrack_hwPt_V_read = call i14 @_ssdm_op_Read.ap_auto.i14P(i14* %inTrack_hwPt_V)

]]></Node>
<StgValue><ssdm name="inTrack_hwPt_V_read"/></StgValue>
</operation>

<operation id="457" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outTrackMuon_hwPt_V, i14 %inTrack_hwPt_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i9P(i9* %outTrackMuon_hwEta_V, i9 %inMuon_hwEta_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i10P(i10* %outTrackMuon_hwPhi_V, i10 %inMuon_hwPhi_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %inTrack_hwQ_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %inTrack_hwQ_V)

]]></Node>
<StgValue><ssdm name="inTrack_hwQ_V_read"/></StgValue>
</operation>

<operation id="461" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwQ_V, i1 %inTrack_hwQ_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwValid_V, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %inTrack_hwBX_V_read = call i3 @_ssdm_op_Read.ap_auto.i3P(i3* %inTrack_hwBX_V)

]]></Node>
<StgValue><ssdm name="inTrack_hwBX_V_read"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_auto.i3P(i3* %outTrackMuon_hwBX_V, i3 %inTrack_hwBX_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwValid_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i14P(i14* %outTrackMuon_hwPt_V, i14 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i9P(i9* %outTrackMuon_hwEta_V, i9 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i10P(i10* %outTrackMuon_hwPhi_V, i10 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.i3P(i3* %outTrackMuon_hwBX_V, i3 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_auto.i1P(i1* %outTrackMuon_hwQ_V, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
