LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY MAR IS
	PORT(
		BUS_IN : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		COM, CLK : IN STD_LOGIC;
		ADDR_OUT : BUFFER STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END MAR;

ARCHITECTURE BEHAVI OF MAR IS
BEGIN
	PROCESS(CLK)
	BEGIN
		IF RISING_EDGE(CLK) THEN
			IF COM = '1' THEN
				ADDR_OUT <= BUS_IN;
			END IF;
		END IF;
	END PROCESS;
END BEHAVI;