#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep  9 21:22:47 2017
# Process ID: 14588
# Current directory: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1
# Command line: vivado.exe -log vector_in_n_out_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vector_in_n_out_design_wrapper.tcl -notrace
# Log file: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper.vdi
# Journal file: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source vector_in_n_out_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/ip_repo/vector_in_n_out'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/sources_1/bd/vector_in_n_out_design/ip/vector_in_n_out_design_processing_system7_0_0/vector_in_n_out_design_processing_system7_0_0.dcp' for cell 'vector_in_n_out_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/sources_1/bd/vector_in_n_out_design/ip/vector_in_n_out_design_vector_in_n_out_0_0/vector_in_n_out_design_vector_in_n_out_0_0.dcp' for cell 'vector_in_n_out_design_i/vector_in_n_out_0'
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/sources_1/bd/vector_in_n_out_design/ip/vector_in_n_out_design_processing_system7_0_0/vector_in_n_out_design_processing_system7_0_0.xdc] for cell 'vector_in_n_out_design_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/sources_1/bd/vector_in_n_out_design/ip/vector_in_n_out_design_processing_system7_0_0/vector_in_n_out_design_processing_system7_0_0.xdc] for cell 'vector_in_n_out_design_i/processing_system7_0/inst'
Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/constrs_1/new/zybo.xdc]
Finished Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 520.715 ; gain = 283.297
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.951 . Memory (MB): peak = 533.367 ; gain = 12.652
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162ca90d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162ca90d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b3667558

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 27 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b3667558

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b3667558

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 945.992 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b3667558

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 945.992 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 27d765c4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 945.992 ; gain = 0.000
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 945.992 ; gain = 425.277
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.182 . Memory (MB): peak = 945.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_opt.dcp' has been generated.
Command: report_drc -file vector_in_n_out_design_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 952.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a3a46765

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 952.488 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 952.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3a46765

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 952.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6cdf45d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6cdf45d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766
Phase 1 Placer Initialization | Checksum: 1d6cdf45d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 20d7c225d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d7c225d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cfa45c66

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2378642fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2378642fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17c8e570e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17c8e570e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17c8e570e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766
Phase 3 Detail Placement | Checksum: 17c8e570e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 17c8e570e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17c8e570e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17c8e570e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17c8e570e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c8e570e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766
Ending Placer Task | Checksum: f3b9ba5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 960.254 ; gain = 7.766
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 960.254 ; gain = 7.766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 960.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 963.340 ; gain = 3.086
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 963.340 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 963.340 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3ac2d4f0 ConstDB: 0 ShapeSum: b8f6e56b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13606580d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1044.551 ; gain = 78.879

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13606580d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1047.219 ; gain = 81.547

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13606580d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.480 ; gain = 87.809

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13606580d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1053.480 ; gain = 87.809
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17cd35546

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023
Phase 2 Router Initialization | Checksum: 17cd35546

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023
Phase 4 Rip-up And Reroute | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023
Phase 5 Delay and Skew Optimization | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023
Phase 6.1 Hold Fix Iter | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023
Phase 6 Post Hold Fix | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0206926 %
  Global Horizontal Routing Utilization  = 0.0158548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.695 ; gain = 89.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ec8706ca

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1056.730 ; gain = 91.059

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fccfa224

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1056.730 ; gain = 91.059

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: fccfa224

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1056.730 ; gain = 91.059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1056.730 ; gain = 91.059

Routing Is Done.
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1056.730 ; gain = 93.391
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 1056.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_routed.dcp' has been generated.
Command: report_drc -file vector_in_n_out_design_wrapper_drc_routed.rpt -pb vector_in_n_out_design_wrapper_drc_routed.pb -rpx vector_in_n_out_design_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file vector_in_n_out_design_wrapper_methodology_drc_routed.rpt -rpx vector_in_n_out_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file vector_in_n_out_design_wrapper_power_routed.rpt -pb vector_in_n_out_design_wrapper_power_summary_routed.pb -rpx vector_in_n_out_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 21:24:15 2017...
#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep  9 21:24:36 2017
# Process ID: 12672
# Current directory: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1
# Command line: vivado.exe -log vector_in_n_out_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vector_in_n_out_design_wrapper.tcl -notrace
# Log file: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/vector_in_n_out_design_wrapper.vdi
# Journal file: C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source vector_in_n_out_design_wrapper.tcl -notrace
Command: open_checkpoint vector_in_n_out_design_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 219.980 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/.Xil/Vivado-12672-Wimucs/dcp3/vector_in_n_out_design_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/.Xil/Vivado-12672-Wimucs/dcp3/vector_in_n_out_design_wrapper_early.xdc]
Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/.Xil/Vivado-12672-Wimucs/dcp3/vector_in_n_out_design_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/.Xil/Vivado-12672-Wimucs/dcp3/vector_in_n_out_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 490.918 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 490.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 494.988 ; gain = 275.008
Command: write_bitstream -force vector_in_n_out_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vector_in_n_out_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Philipp/Documents/Scratch/Vivado/vivado-training/vector_in_n_out_design/vector_in_n_out_design.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep  9 21:25:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 862.621 ; gain = 367.633
INFO: [Common 17-206] Exiting Vivado at Sat Sep  9 21:25:18 2017...
