#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fda77403030 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v0x7fda774184d0_0 .var "clk", 0 0;
v0x7fda77418560_0 .var "reset", 0 0;
S_0x7fda77403190 .scope module, "U0" "cpu" 2 4, 3 2 0, S_0x7fda77403030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x7fda77418ac0 .functor BUFZ 16, v0x7fda77414980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fda77417180_0 .net "ALUout", 15 0, v0x7fda77414980_0;  1 drivers
v0x7fda77417250_0 .net "IRimm", 12 0, v0x7fda774154c0_0;  1 drivers
v0x7fda774172e0_0 .net "IRout", 15 0, v0x7fda774137e0_0;  1 drivers
o0x10831f1e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fda77417390_0 .net "MARin", 15 0, o0x10831f1e8;  0 drivers
v0x7fda77417440_0 .net "MARout", 15 0, v0x7fda77413e10_0;  1 drivers
v0x7fda77417510_0 .var "MDRin", 15 0;
v0x7fda774175c0_0 .net "MDRout", 15 0, v0x7fda77414470_0;  1 drivers
o0x10831f038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fda77417670_0 .net "RAMin", 15 0, o0x10831f038;  0 drivers
v0x7fda77417720_0 .net "clk", 0 0, v0x7fda774184d0_0;  1 drivers
o0x10831f4e8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fda77417830_0 .net "f", 2 0, o0x10831f4e8;  0 drivers
o0x10831fc98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fda774178e0_0 .net "incr_pc", 0 0, o0x10831fc98;  0 drivers
o0x10831f068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fda77417970_0 .net "ir_load", 0 0, o0x10831f068;  0 drivers
o0x10831f218 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fda77417a00_0 .net "mar_load", 0 0, o0x10831f218;  0 drivers
v0x7fda77417ab0_0 .net "mdr_load", 0 0, v0x7fda77415630_0;  1 drivers
v0x7fda77417b80_0 .net "mdrs", 1 0, v0x7fda77415580_0;  1 drivers
v0x7fda77417c10_0 .var "op0", 15 0;
v0x7fda77417cc0_0 .net "op0s", 1 0, v0x7fda77415700_0;  1 drivers
v0x7fda77417e70_0 .var "op1", 15 0;
v0x7fda77417f00_0 .net "op1s", 1 0, v0x7fda77415790_0;  1 drivers
v0x7fda77417f90_0 .net "reg_load", 0 0, v0x7fda77415a70_0;  1 drivers
v0x7fda77418020_0 .net "regr0", 15 0, v0x7fda77416c70_0;  1 drivers
o0x10831fcf8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fda774180b0_0 .net "regr0s", 2 0, o0x10831fcf8;  0 drivers
v0x7fda77418160_0 .net "regr1", 15 0, v0x7fda77416d90_0;  1 drivers
o0x10831fd58 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fda77418210_0 .net "regr1s", 2 0, o0x10831fd58;  0 drivers
v0x7fda774182c0_0 .net "regw", 15 0, L_0x7fda77418ac0;  1 drivers
v0x7fda77418370_0 .net "regws", 2 0, v0x7fda774159c0_0;  1 drivers
o0x10831f0c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fda77418440_0 .net "reset", 0 0, o0x10831f0c8;  0 drivers
E_0x7fda77402c00/0 .event edge, v0x7fda77415580_0, v0x7fda774154c0_0, v0x7fda77414980_0, v0x7fda77415700_0;
E_0x7fda77402c00/1 .event edge, v0x7fda77416c70_0, v0x7fda77416d90_0, v0x7fda77414470_0, v0x7fda77415790_0;
E_0x7fda77402c00 .event/or E_0x7fda77402c00/0, E_0x7fda77402c00/1;
S_0x7fda77403330 .scope module, "IR" "register" 3 50, 4 1 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fda774035d0_0 .net "clk", 0 0, v0x7fda774184d0_0;  alias, 1 drivers
v0x7fda77413680_0 .net "in", 15 0, o0x10831f038;  alias, 0 drivers
v0x7fda77413730_0 .net "load", 0 0, o0x10831f068;  alias, 0 drivers
v0x7fda774137e0_0 .var "out", 15 0;
v0x7fda77413890_0 .net "reset", 0 0, o0x10831f0c8;  alias, 0 drivers
E_0x7fda77403590 .event negedge, v0x7fda774035d0_0;
S_0x7fda774139f0 .scope module, "MAR" "register" 3 42, 4 1 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fda77413c20_0 .net "clk", 0 0, v0x7fda774184d0_0;  alias, 1 drivers
v0x7fda77413cd0_0 .net "in", 15 0, o0x10831f1e8;  alias, 0 drivers
v0x7fda77413d60_0 .net "load", 0 0, o0x10831f218;  alias, 0 drivers
v0x7fda77413e10_0 .var "out", 15 0;
v0x7fda77413ec0_0 .net "reset", 0 0, o0x10831f0c8;  alias, 0 drivers
S_0x7fda77414000 .scope module, "MDR" "register" 3 34, 4 1 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 16 "out"
v0x7fda77414250_0 .net "clk", 0 0, v0x7fda774184d0_0;  alias, 1 drivers
v0x7fda77414320_0 .net "in", 15 0, v0x7fda77417510_0;  1 drivers
v0x7fda774143c0_0 .net "load", 0 0, v0x7fda77415630_0;  alias, 1 drivers
v0x7fda77414470_0 .var "out", 15 0;
v0x7fda77414510_0 .net "reset", 0 0, o0x10831f0c8;  alias, 0 drivers
S_0x7fda77414680 .scope module, "alu" "alu" 3 79, 5 1 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x"
    .port_info 1 /INPUT 16 "y"
    .port_info 2 /INPUT 3 "f"
    .port_info 3 /OUTPUT 16 "out"
v0x7fda774148c0_0 .net "f", 2 0, o0x10831f4e8;  alias, 0 drivers
v0x7fda77414980_0 .var "out", 15 0;
v0x7fda77414a30_0 .net "x", 15 0, v0x7fda77417c10_0;  1 drivers
v0x7fda77414af0_0 .net "y", 15 0, v0x7fda77417e70_0;  1 drivers
E_0x7fda774034e0 .event edge, v0x7fda774148c0_0, v0x7fda77414a30_0, v0x7fda77414af0_0;
S_0x7fda77414c00 .scope module, "decoder" "decoder" 3 17, 6 4 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "MDR_LOAD"
    .port_info 1 /OUTPUT 1 "REG_LOAD"
    .port_info 2 /OUTPUT 3 "REGWS"
    .port_info 3 /OUTPUT 2 "OP0S"
    .port_info 4 /OUTPUT 2 "OP1S"
    .port_info 5 /OUTPUT 13 "IRimm"
    .port_info 6 /OUTPUT 2 "MDRS"
    .port_info 7 /INPUT 1 "clk"
P_0x7fda77414df0 .param/l "DECODE" 0 6 53, C4<0010>;
P_0x7fda77414e30 .param/l "EXEC" 0 6 53, C4<1000>;
P_0x7fda77414e70 .param/l "FETCH" 0 6 53, C4<0001>;
P_0x7fda77414eb0 .param/l "READ" 0 6 53, C4<0100>;
v0x7fda774154c0_0 .var "IRimm", 12 0;
v0x7fda77415580_0 .var "MDRS", 1 0;
v0x7fda77415630_0 .var "MDR_LOAD", 0 0;
v0x7fda77415700_0 .var "OP0S", 1 0;
v0x7fda77415790_0 .var "OP1S", 1 0;
v0x7fda77415880_0 .var "REGR0S", 0 0;
v0x7fda77415920_0 .var "REGR1S", 0 0;
v0x7fda774159c0_0 .var "REGWS", 2 0;
v0x7fda77415a70_0 .var "REG_LOAD", 0 0;
v0x7fda77415b80_0 .net *"_s5", 9 0, L_0x7fda77418790;  1 drivers
L_0x108351008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fda77415c20_0 .net *"_s9", 0 0, L_0x108351008;  1 drivers
v0x7fda77415cd0_0 .net "clk", 0 0, v0x7fda774184d0_0;  alias, 1 drivers
v0x7fda77415d60_0 .net "imm10", 10 0, L_0x7fda77418890;  1 drivers
v0x7fda77415e10_0 .var "instr", 15 0;
v0x7fda77415ec0_0 .net "next_state", 3 0, L_0x7fda774185f0;  1 drivers
v0x7fda77415f70_0 .net "opc0", 2 0, L_0x7fda774186b0;  1 drivers
v0x7fda77416020_0 .var "state", 3 0;
v0x7fda774161b0_0 .net "tgt", 2 0, L_0x7fda774189f0;  1 drivers
E_0x7fda77415100 .event edge, v0x7fda77415f70_0, v0x7fda77415d60_0, v0x7fda77416020_0, v0x7fda774161b0_0;
E_0x7fda77415150 .event posedge, v0x7fda774035d0_0;
L_0x7fda774185f0 .ufunc TD_cpu_tb.U0.decoder.fsm_function, 4, v0x7fda77416020_0 (v0x7fda77415410_0) v0x7fda77415350_0 S_0x7fda77415190;
L_0x7fda774186b0 .part v0x7fda77415e10_0, 13, 3;
L_0x7fda77418790 .part v0x7fda77415e10_0, 3, 10;
L_0x7fda77418890 .concat [ 10 1 0 0], L_0x7fda77418790, L_0x108351008;
L_0x7fda774189f0 .part v0x7fda77415e10_0, 0, 3;
S_0x7fda77415190 .scope function, "fsm_function" "fsm_function" 6 58, 6 58 0, S_0x7fda77414c00;
 .timescale 0 0;
v0x7fda77415350_0 .var "fsm_function", 3 0;
v0x7fda77415410_0 .var "state", 3 0;
TD_cpu_tb.U0.decoder.fsm_function ;
    %load/vec4 v0x7fda77415410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda77415350_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fda77415350_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fda77415350_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fda77415350_0, 0, 4;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fda77415350_0, 0, 4;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %end;
S_0x7fda77416300 .scope module, "regfile" "regfile" 3 62, 7 4 0, S_0x7fda77403190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "regr0"
    .port_info 1 /OUTPUT 16 "regr1"
    .port_info 2 /INPUT 16 "regw"
    .port_info 3 /INPUT 3 "regr0s"
    .port_info 4 /INPUT 3 "regr1s"
    .port_info 5 /INPUT 3 "regws"
    .port_info 6 /INPUT 1 "we"
    .port_info 7 /INPUT 1 "incr_pc"
    .port_info 8 /INPUT 1 "clk"
v0x7fda77416590_0 .var "R1", 15 0;
v0x7fda77416620_0 .var "R2", 15 0;
v0x7fda774166c0_0 .var "R3", 15 0;
v0x7fda77416750_0 .var "R4", 15 0;
v0x7fda77416800_0 .var "R5", 15 0;
v0x7fda774168f0_0 .var "R6", 15 0;
v0x7fda774169a0_0 .var "R7", 15 0;
v0x7fda77416a50_0 .net "clk", 0 0, v0x7fda774184d0_0;  alias, 1 drivers
v0x7fda77416b60_0 .net "incr_pc", 0 0, o0x10831fc98;  alias, 0 drivers
v0x7fda77416c70_0 .var "regr0", 15 0;
v0x7fda77416d00_0 .net "regr0s", 2 0, o0x10831fcf8;  alias, 0 drivers
v0x7fda77416d90_0 .var "regr1", 15 0;
v0x7fda77416e30_0 .net "regr1s", 2 0, o0x10831fd58;  alias, 0 drivers
v0x7fda77416ee0_0 .net "regw", 15 0, L_0x7fda77418ac0;  alias, 1 drivers
v0x7fda77416f90_0 .net "regws", 2 0, v0x7fda774159c0_0;  alias, 1 drivers
v0x7fda77417050_0 .net "we", 0 0, v0x7fda77415a70_0;  alias, 1 drivers
    .scope S_0x7fda77414c00;
T_1 ;
    %pushi/vec4 41762, 0, 16;
    %store/vec4 v0x7fda77415e10_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x7fda77414c00;
T_2 ;
    %wait E_0x7fda77415150;
    %load/vec4 v0x7fda77415ec0_0;
    %assign/vec4 v0x7fda77416020_0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fda77414c00;
T_3 ;
    %wait E_0x7fda77415100;
    %load/vec4 v0x7fda77415f70_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x7fda774154c0_0, 0, 13;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0x7fda77415d60_0;
    %pad/u 13;
    %store/vec4 v0x7fda774154c0_0, 0, 13;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda77415630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda77415a70_0, 0, 1;
    %load/vec4 v0x7fda77416020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fda77415580_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fda77415700_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fda77415790_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda77415880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda77415920_0, 0, 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x7fda77415f70_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fda77415580_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fda77415700_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fda77415630_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x7fda77415f70_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fda77415700_0, 0, 2;
    %load/vec4 v0x7fda774161b0_0;
    %store/vec4 v0x7fda774159c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fda77415a70_0, 0, 1;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fda77414000;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77414470_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x7fda77414000;
T_5 ;
    %wait E_0x7fda77403590;
    %load/vec4 v0x7fda77414510_0;
    %load/vec4 v0x7fda774143c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77414470_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fda77414510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77414470_0, 0, 16;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fda774143c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fda77414320_0;
    %store/vec4 v0x7fda77414470_0, 0, 16;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fda774139f0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77413e10_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fda774139f0;
T_7 ;
    %wait E_0x7fda77403590;
    %load/vec4 v0x7fda77413ec0_0;
    %load/vec4 v0x7fda77413d60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77413e10_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fda77413ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda77413e10_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fda77413d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x7fda77413cd0_0;
    %store/vec4 v0x7fda77413e10_0, 0, 16;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fda77403330;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda774137e0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fda77403330;
T_9 ;
    %wait E_0x7fda77403590;
    %load/vec4 v0x7fda77413890_0;
    %load/vec4 v0x7fda77413730_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda774137e0_0, 0, 16;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fda77413890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda774137e0_0, 0, 16;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fda77413730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fda77413680_0;
    %store/vec4 v0x7fda774137e0_0, 0, 16;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fda77416300;
T_10 ;
    %pushi/vec4 21845, 0, 16;
    %store/vec4 v0x7fda77416620_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x7fda77416300;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fda774169a0_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x7fda77416300;
T_12 ;
    %wait E_0x7fda77403590;
    %load/vec4 v0x7fda77416d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v0x7fda77416590_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x7fda77416620_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x7fda774166c0_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x7fda77416750_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x7fda77416800_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x7fda774168f0_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x7fda774169a0_0;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fda77416e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fda77416c70_0, 0;
    %jmp T_12.19;
T_12.10 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.11 ;
    %load/vec4 v0x7fda77416590_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.12 ;
    %load/vec4 v0x7fda77416620_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.13 ;
    %load/vec4 v0x7fda774166c0_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.14 ;
    %load/vec4 v0x7fda77416750_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.15 ;
    %load/vec4 v0x7fda77416800_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.16 ;
    %load/vec4 v0x7fda774168f0_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.17 ;
    %load/vec4 v0x7fda774169a0_0;
    %assign/vec4 v0x7fda77416d90_0, 0;
    %jmp T_12.19;
T_12.19 ;
    %pop/vec4 1;
    %load/vec4 v0x7fda77417050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %load/vec4 v0x7fda77416f90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.28, 6;
    %jmp T_12.29;
T_12.22 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda77416590_0, 0;
    %jmp T_12.29;
T_12.23 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda77416620_0, 0;
    %jmp T_12.29;
T_12.24 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda774166c0_0, 0;
    %jmp T_12.29;
T_12.25 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda77416750_0, 0;
    %jmp T_12.29;
T_12.26 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda77416800_0, 0;
    %jmp T_12.29;
T_12.27 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda774168f0_0, 0;
    %jmp T_12.29;
T_12.28 ;
    %load/vec4 v0x7fda77416ee0_0;
    %assign/vec4 v0x7fda774169a0_0, 0;
    %jmp T_12.29;
T_12.29 ;
    %pop/vec4 1;
T_12.20 ;
    %load/vec4 v0x7fda77416b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %load/vec4 v0x7fda774169a0_0;
    %addi 2, 0, 16;
    %assign/vec4 v0x7fda774169a0_0, 0;
T_12.30 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fda77414680;
T_13 ;
    %wait E_0x7fda774034e0;
    %load/vec4 v0x7fda774148c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %load/vec4 v0x7fda77414a30_0;
    %load/vec4 v0x7fda77414af0_0;
    %add;
    %store/vec4 v0x7fda77414980_0, 0, 16;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x7fda77414a30_0;
    %load/vec4 v0x7fda77414af0_0;
    %add;
    %store/vec4 v0x7fda77414980_0, 0, 16;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fda77403190;
T_14 ;
    %wait E_0x7fda77402c00;
    %load/vec4 v0x7fda77417b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x7fda77417250_0;
    %pad/u 16;
    %store/vec4 v0x7fda77417510_0, 0, 16;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x7fda77417180_0;
    %store/vec4 v0x7fda77417510_0, 0, 16;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %load/vec4 v0x7fda77417cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x7fda77418020_0;
    %store/vec4 v0x7fda77417c10_0, 0, 16;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x7fda77418160_0;
    %store/vec4 v0x7fda77417c10_0, 0, 16;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x7fda774175c0_0;
    %store/vec4 v0x7fda77417c10_0, 0, 16;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fda77417f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x7fda77418020_0;
    %store/vec4 v0x7fda77417e70_0, 0, 16;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x7fda77418160_0;
    %store/vec4 v0x7fda77417e70_0, 0, 16;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x7fda774175c0_0;
    %store/vec4 v0x7fda77417e70_0, 0, 16;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fda77403030;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda774184d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fda77418560_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7fda77403030;
T_16 ;
    %delay 5, 0;
    %load/vec4 v0x7fda774184d0_0;
    %nor/r;
    %store/vec4 v0x7fda774184d0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fda77403030;
T_17 ;
    %vpi_call 2 17 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fda77403030;
T_18 ;
    %vpi_call 2 22 "$display", "\011\011time,\011clk,\011icycle" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7fda77403030;
T_19 ;
    %delay 100, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "register.v";
    "alu.v";
    "decoder.v";
    "regfile.v";
