<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1589 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" LoopName="L3" ParentFunc="conv1(float*, float*)" Length="1589" Direction="read" AccessID="scevgep35306seq" OrigID="for.inc.load.17" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98:28" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="7" Direction="read" AccessID="scevgep35309seq" OrigID="islist L8.load.89 L8.load.101 L8.load.113 L8.load.125 L8.load.137 L8.load.149 L8.load.161" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="islist read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="7" Direction="read" AccessID="scevgep35310seq" OrigID="islist L8.load.101 L8.load.113 L8.load.125 L8.load.137 L8.load.149 L8.load.161 L8.load.173" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="islist read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="7" Direction="read" AccessID="scevgep35311seq" OrigID="islist L8.load.113 L8.load.125 L8.load.137 L8.load.149 L8.load.161 L8.load.173 L8.load.185" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="islist read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 7 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="7" Direction="read" AccessID="scevgep35312seq" OrigID="islist L8.load.125 L8.load.137 L8.load.149 L8.load.161 L8.load.173 L8.load.185 L8.load.197" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="islist read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="3" Direction="read" AccessID="scevgep35313seq" OrigID="islist for.body35.load.425 for.body35.load.429 for.body35.load.433" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="3" Direction="read" AccessID="scevgep35314seq" OrigID="islist for.body35.load.434 for.body35.load.438 for.body35.load.442" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="3" Direction="read" AccessID="scevgep35315seq" OrigID="islist for.body35.load.443 for.body35.load.447 for.body35.load.451" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" Length="3" Direction="read" AccessID="scevgep35316seq" OrigID="islist for.body35.load.452 for.body35.load.456 for.body35.load.460" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6 AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91:5" LoopName="L2" ParentFunc="conv1(float*, float*)" OrigID="scevgep35306seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L14.load.31" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181:45" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L14.load.34" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181:45" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L14.load.37" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181:45" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L14.load.40" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:181:45" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L8.load.200" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L8.load.203" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L8.load.206" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:114:5" LoopName="L7" ParentFunc="conv1(float*, float*)" OrigID="L8.load.209" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212:7" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:212:7" LoopName="L1" ParentFunc="conv1(float*, float*)" OrigID="VITIS_LOOP_216_1.store.1116" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35309seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35310seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35311seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35312seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35313seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35314seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35315seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="conv1(float*, float*)" OrigID="scevgep35316seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95:5" LoopName="L4" ParentFunc="conv1(float*, float*)" OrigID="scevgep35306seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1589 and bit width 32 in loop 'L3' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93:5" LoopName="L3" Length="1589" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:122:6" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:144:44" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 7 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="7" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

