Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 18 19:55:36 2023
| Host         : DESKTOP-6FS0B1R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.622        0.000                      0                   38        0.266        0.000                      0                   38        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.622        0.000                      0                   38        0.266        0.000                      0                   38        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 elev/queue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_0_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.182ns (22.942%)  route 3.970ns (77.058%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.705     5.308    elev/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  elev/queue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 f  elev/queue_reg[2]/Q
                         net (fo=26, routed)          0.963     6.727    elev/queue_reg_n_0_[2]
    SLICE_X2Y78          LUT3 (Prop_lut3_I1_O)        0.150     6.877 f  elev/led_inside_0_i_18/O
                         net (fo=6, routed)           1.223     8.100    elev/led_inside_0_i_18_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.328     8.428 f  elev/led_inside_0_i_9/O
                         net (fo=5, routed)           0.518     8.946    elev/led_inside_0_i_9_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.124     9.070 r  elev/led_inside_0_i_8/O
                         net (fo=1, routed)           0.670     9.740    elev/led_inside_0_i_8_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I5_O)        0.124     9.864 r  elev/led_inside_0_i_1/O
                         net (fo=1, routed)           0.596    10.460    elev/led_inside_057_out
    SLICE_X2Y75          FDCE                                         r  elev/led_inside_0_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    elev/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  elev/led_inside_0_reg/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y75          FDCE (Setup_fdce_C_CE)      -0.169    15.081    elev/led_inside_0_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.824ns  (required time - arrival time)
  Source:                 elev/floor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_4_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.915ns  (logic 1.204ns (24.496%)  route 3.711ns (75.504%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  elev/floor_reg[0]/Q
                         net (fo=28, routed)          1.157     6.920    elev/floor_reg_n_0_[0]
    SLICE_X2Y74          LUT3 (Prop_lut3_I2_O)        0.152     7.072 r  elev/led_inside_0_i_16/O
                         net (fo=7, routed)           0.689     7.761    elev/led_inside_0_i_16_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.348     8.109 r  elev/led_outside_3_i_4/O
                         net (fo=5, routed)           0.879     8.989    elev/led_outside_3_i_4_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  elev/led_inside_4_i_6/O
                         net (fo=1, routed)           0.606     9.719    elev/led_inside_4_i_6_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  elev/led_inside_4_i_1/O
                         net (fo=1, routed)           0.379    10.222    elev/led_inside_432_out
    SLICE_X4Y76          FDCE                                         r  elev/led_inside_4_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    elev/clk_IBUF_BUFG
    SLICE_X4Y76          FDCE                                         r  elev/led_inside_4_reg/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X4Y76          FDCE (Setup_fdce_C_CE)      -0.205    15.046    elev/led_inside_4_reg
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.824    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 elev/floor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_3_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.208ns (24.440%)  route 3.735ns (75.560%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    elev/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  elev/floor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 f  elev/floor_reg[2]/Q
                         net (fo=35, routed)          1.384     7.150    elev/floor_reg_n_0_[2]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.149     7.299 r  elev/led_inside_0_i_13/O
                         net (fo=5, routed)           1.356     8.654    elev/led_inside_0_i_13_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I1_O)        0.355     9.009 r  elev/led_inside_3_i_10/O
                         net (fo=1, routed)           0.586     9.596    elev/led_inside_3_i_10_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.124     9.720 r  elev/led_inside_3_i_3/O
                         net (fo=1, routed)           0.409    10.129    elev/led_inside_3_i_3_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.253 r  elev/led_inside_3_i_1/O
                         net (fo=1, routed)           0.000    10.253    elev/led_inside_3_i_1_n_0
    SLICE_X5Y75          FDCE                                         r  elev/led_inside_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.009    elev/clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  elev/led_inside_3_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)        0.029    15.278    elev/led_inside_3_reg
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 elev/floor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/floor_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.418ns (28.732%)  route 3.517ns (71.268%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.309    elev/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  elev/floor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  elev/floor_reg[1]/Q
                         net (fo=26, routed)          1.537     7.302    elev/floor_reg_n_0_[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.152     7.454 f  elev/led_busy_out_i_5/O
                         net (fo=1, routed)           0.296     7.750    elev/led_busy_out_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.326     8.076 r  elev/led_busy_out_i_3/O
                         net (fo=4, routed)           1.109     9.185    elev/led_busy_out_i_3_n_0
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.152     9.337 r  elev/floor[2]_i_5/O
                         net (fo=3, routed)           0.575     9.912    elev/floor[2]_i_5_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I0_O)        0.332    10.244 r  elev/floor[0]_i_1/O
                         net (fo=1, routed)           0.000    10.244    elev/floor[0]_i_1_n_0
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.009    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X7Y75          FDCE (Setup_fdce_C_D)        0.029    15.278    elev/floor_reg[0]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 elev/floor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_outside_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.204ns (25.058%)  route 3.601ns (74.942%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.456     5.763 f  elev/floor_reg[0]/Q
                         net (fo=28, routed)          1.157     6.920    elev/floor_reg_n_0_[0]
    SLICE_X2Y74          LUT3 (Prop_lut3_I2_O)        0.152     7.072 f  elev/led_inside_0_i_16/O
                         net (fo=7, routed)           0.978     8.050    elev/led_inside_0_i_16_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.348     8.398 r  elev/led_outside_1_i_5/O
                         net (fo=3, routed)           0.433     8.830    elev/led_outside_1_i_5_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I5_O)        0.124     8.954 r  elev/led_outside_1_i_2/O
                         net (fo=1, routed)           1.033     9.988    elev/led_outside_1118_out
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.112 r  elev/led_outside_1_i_1/O
                         net (fo=1, routed)           0.000    10.112    elev/led_outside_1_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  elev/led_outside_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.590    15.013    elev/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  elev/led_outside_1_reg/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDCE (Setup_fdce_C_D)        0.029    15.265    elev/led_outside_1_reg
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -10.112    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 elev/floor_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_outside_3_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 1.208ns (25.148%)  route 3.596ns (74.852%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.707     5.310    elev/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  elev/floor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  elev/floor_reg[2]/Q
                         net (fo=35, routed)          1.384     7.150    elev/floor_reg_n_0_[2]
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.149     7.299 f  elev/led_inside_0_i_13/O
                         net (fo=5, routed)           1.216     8.515    elev/led_inside_0_i_13_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.355     8.870 r  elev/led_outside_3_i_6/O
                         net (fo=1, routed)           0.375     9.245    elev/led_outside_3_i_6_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.369 r  elev/led_outside_3_i_3/O
                         net (fo=1, routed)           0.621     9.989    elev/led_outside_3_i_3_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I1_O)        0.124    10.113 r  elev/led_outside_3_i_1/O
                         net (fo=1, routed)           0.000    10.113    elev/led_outside_3_i_1_n_0
    SLICE_X5Y75          FDCE                                         r  elev/led_outside_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.009    elev/clk_IBUF_BUFG
    SLICE_X5Y75          FDCE                                         r  elev/led_outside_3_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y75          FDCE (Setup_fdce_C_D)        0.031    15.280    elev/led_outside_3_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 elev/floor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.204ns (25.309%)  route 3.553ns (74.691%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.307    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.456     5.763 r  elev/floor_reg[0]/Q
                         net (fo=28, routed)          1.157     6.920    elev/floor_reg_n_0_[0]
    SLICE_X2Y74          LUT3 (Prop_lut3_I2_O)        0.152     7.072 r  elev/led_inside_0_i_16/O
                         net (fo=7, routed)           0.689     7.761    elev/led_inside_0_i_16_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.348     8.109 r  elev/led_outside_3_i_4/O
                         net (fo=5, routed)           1.043     9.152    elev/led_outside_3_i_4_n_0
    SLICE_X5Y74          LUT5 (Prop_lut5_I1_O)        0.124     9.276 r  elev/led_inside_2_i_3/O
                         net (fo=1, routed)           0.664     9.940    elev/led_inside_2_i_3_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I1_O)        0.124    10.064 r  elev/led_inside_2_i_1/O
                         net (fo=1, routed)           0.000    10.064    elev/led_inside_2_i_1_n_0
    SLICE_X5Y76          FDCE                                         r  elev/led_inside_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    elev/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  elev/led_inside_2_reg/C
                         clock pessimism              0.276    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)        0.029    15.280    elev/led_inside_2_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 elev/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_busy_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.049ns (23.618%)  route 3.393ns (76.382%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.313    elev/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  elev/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 r  elev/counter_reg[8]/Q
                         net (fo=2, routed)           1.026     6.816    elev/counter[8]
    SLICE_X4Y79          LUT5 (Prop_lut5_I1_O)        0.295     7.111 r  elev/floor[2]_i_7/O
                         net (fo=1, routed)           0.643     7.754    elev/floor[2]_i_7_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.878 r  elev/floor[2]_i_4/O
                         net (fo=19, routed)          1.388     9.266    elev/floor[2]_i_4_n_0
    SLICE_X7Y75          LUT5 (Prop_lut5_I0_O)        0.152     9.418 r  elev/led_busy_out_i_2/O
                         net (fo=1, routed)           0.336     9.754    elev/led_busy_out_i_2_n_0
    SLICE_X6Y75          FDCE                                         r  elev/led_busy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.586    15.009    elev/clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  elev/led_busy_out_reg/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y75          FDCE (Setup_fdce_C_D)       -0.239    15.010    elev/led_busy_out_reg
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 elev/floor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/floor_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.418ns (30.180%)  route 3.281ns (69.820%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.706     5.309    elev/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  elev/floor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  elev/floor_reg[1]/Q
                         net (fo=26, routed)          1.537     7.302    elev/floor_reg_n_0_[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.152     7.454 f  elev/led_busy_out_i_5/O
                         net (fo=1, routed)           0.296     7.750    elev/led_busy_out_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.326     8.076 r  elev/led_busy_out_i_3/O
                         net (fo=4, routed)           1.109     9.185    elev/led_busy_out_i_3_n_0
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.152     9.337 r  elev/floor[2]_i_5/O
                         net (fo=3, routed)           0.338     9.675    elev/floor[2]_i_5_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I4_O)        0.332    10.007 r  elev/floor[2]_i_1/O
                         net (fo=1, routed)           0.000    10.007    elev/floor[2]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  elev/floor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.589    15.012    elev/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  elev/floor_reg[2]/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.029    15.281    elev/floor_reg[2]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 elev/led_outside_2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/floor_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.480ns (31.857%)  route 3.166ns (68.143%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.311    elev/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  elev/led_outside_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     5.829 f  elev/led_outside_2_reg/Q
                         net (fo=4, routed)           1.438     7.266    elev/led_outside_2_OBUF
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.152     7.418 f  elev/led_busy_out_i_5/O
                         net (fo=1, routed)           0.296     7.714    elev/led_busy_out_i_5_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I5_O)        0.326     8.040 r  elev/led_busy_out_i_3/O
                         net (fo=4, routed)           1.109     9.150    elev/led_busy_out_i_3_n_0
    SLICE_X5Y76          LUT2 (Prop_lut2_I0_O)        0.152     9.302 r  elev/floor[2]_i_5/O
                         net (fo=3, routed)           0.323     9.624    elev/floor[2]_i_5_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.332     9.956 r  elev/floor[1]_i_1/O
                         net (fo=1, routed)           0.000     9.956    elev/floor[1]_i_1_n_0
    SLICE_X7Y76          FDCE                                         r  elev/floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.588    15.011    elev/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  elev/floor_reg[1]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.029    15.263    elev/floor_reg[1]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -9.956    
  -------------------------------------------------------------------
                         slack                                  5.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 elev/elev_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.532%)  route 0.199ns (48.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    elev/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  elev/elev_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  elev/elev_state_reg[0]/Q
                         net (fo=46, routed)          0.199     1.876    elev/elev_state_reg_n_0_[0]
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.048     1.924 r  elev/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.924    elev/counter[8]_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  elev/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    elev/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  elev/counter_reg[8]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.131     1.657    elev/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 elev/elev_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.176%)  route 0.199ns (48.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.512    elev/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  elev/elev_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  elev/elev_state_reg[0]/Q
                         net (fo=46, routed)          0.199     1.876    elev/elev_state_reg_n_0_[0]
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.045     1.921 r  elev/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    elev/counter[0]_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  elev/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    elev/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  elev/counter_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.120     1.646    elev/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 elev/floor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/elev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.335%)  route 0.224ns (54.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    elev/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  elev/floor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  elev/floor_reg[1]/Q
                         net (fo=26, routed)          0.224     1.876    elev/floor_reg_n_0_[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  elev/elev_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.921    elev/elev_state[0]_i_1_n_0
    SLICE_X6Y77          FDCE                                         r  elev/elev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.026    elev/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  elev/elev_state_reg[0]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.120     1.645    elev/elev_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 elev/led_outside_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_outside_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.511    elev/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  elev/led_outside_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  elev/led_outside_1_reg/Q
                         net (fo=4, routed)           0.180     1.833    elev/led_outside_1_OBUF
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.878 r  elev/led_outside_1_i_1/O
                         net (fo=1, routed)           0.000     1.878    elev/led_outside_1_i_1_n_0
    SLICE_X1Y76          FDCE                                         r  elev/led_outside_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     2.027    elev/clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  elev/led_outside_1_reg/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDCE (Hold_fdce_C_D)         0.091     1.602    elev/led_outside_1_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 elev/led_inside_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    elev/clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  elev/led_inside_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  elev/led_inside_1_reg/Q
                         net (fo=4, routed)           0.183     1.834    elev/led_inside_1_OBUF
    SLICE_X3Y74          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  elev/led_inside_1_i_1/O
                         net (fo=1, routed)           0.000     1.879    elev/led_inside_1_i_1_n_0
    SLICE_X3Y74          FDCE                                         r  elev/led_inside_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.026    elev/clk_IBUF_BUFG
    SLICE_X3Y74          FDCE                                         r  elev/led_inside_1_reg/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y74          FDCE (Hold_fdce_C_D)         0.091     1.601    elev/led_inside_1_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 elev/led_outside_2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_outside_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.513    elev/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  elev/led_outside_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  elev/led_outside_2_reg/Q
                         net (fo=4, routed)           0.190     1.867    elev/led_outside_2_OBUF
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.912 r  elev/led_outside_2_i_1/O
                         net (fo=1, routed)           0.000     1.912    elev/led_outside_2_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  elev/led_outside_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.029    elev/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  elev/led_outside_2_reg/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.120     1.633    elev/led_outside_2_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 elev/queue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/elev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.736%)  route 0.249ns (57.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    elev/clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  elev/queue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  elev/queue_reg[2]/Q
                         net (fo=26, routed)          0.249     1.901    elev/queue_reg_n_0_[2]
    SLICE_X2Y74          LUT6 (Prop_lut6_I2_O)        0.045     1.946 r  elev/elev_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    elev/elev_state[1]
    SLICE_X2Y74          FDCE                                         r  elev/elev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.026    elev/clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  elev/elev_state_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.120     1.666    elev/elev_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 elev/queue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/queue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    elev/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  elev/queue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  elev/queue_reg[1]/Q
                         net (fo=18, routed)          0.205     1.856    elev/queue_reg_n_0_[1]
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.045     1.901 r  elev/queue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    elev/queue[1]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  elev/queue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.026    elev/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  elev/queue_reg[1]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.091     1.601    elev/queue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 elev/led_inside_2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/led_inside_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.510    elev/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  elev/led_inside_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  elev/led_inside_2_reg/Q
                         net (fo=4, routed)           0.208     1.859    elev/led_inside_2_OBUF
    SLICE_X5Y76          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  elev/led_inside_2_i_1/O
                         net (fo=1, routed)           0.000     1.904    elev/led_inside_2_i_1_n_0
    SLICE_X5Y76          FDCE                                         r  elev/led_inside_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     2.024    elev/clk_IBUF_BUFG
    SLICE_X5Y76          FDCE                                         r  elev/led_inside_2_reg/C
                         clock pessimism             -0.513     1.510    
    SLICE_X5Y76          FDCE (Hold_fdce_C_D)         0.091     1.601    elev/led_inside_2_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 elev/floor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            elev/floor_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.509    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  elev/floor_reg[0]/Q
                         net (fo=28, routed)          0.220     1.870    elev/floor_reg_n_0_[0]
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.045     1.915 r  elev/floor[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    elev/floor[0]_i_1_n_0
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     2.023    elev/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  elev/floor_reg[0]/C
                         clock pessimism             -0.513     1.509    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.091     1.600    elev/floor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y78     elev/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     elev/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     elev/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     elev/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     elev/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y79     elev/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     elev/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     elev/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     elev/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     elev/floor_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     elev/led_busy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     elev/led_inside_2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     elev/led_inside_4_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74     elev/elev_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     elev/floor_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y75     elev/floor_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     elev/led_busy_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     elev/led_busy_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y75     elev/led_inside_0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     elev/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y78     elev/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     elev/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y79     elev/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     elev/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y79     elev/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     elev/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     elev/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     elev/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     elev/counter_reg[1]/C



