#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Dec 29 21:11:36 2023
# Process ID: 5040
# Log file: C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/impl_1/top.vdi
# Journal file: C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.1 available at C:/Xilinx/Vivado/2014.4/data/boards/board_parts/zynq/zc706/1.1/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'music/recoder/uclk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'music/recoder/ublk_mem_gen'
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, music/recoder/uclk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'music/recoder/uclk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/impl_1/.Xil/Vivado-5040-DESKTOP-1LQGH74/dcp_2/clk_wiz_0.edf:316]
Parsing XDC File [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'music/recoder/uclk_wiz/inst'
Finished Parsing XDC File [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'music/recoder/uclk_wiz/inst'
Parsing XDC File [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'music/recoder/uclk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 941.383 ; gain = 463.109
Finished Parsing XDC File [c:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'music/recoder/uclk_wiz/inst'
Parsing XDC File [C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/constrs_1/imports/Desktop/digital_clock.xdc]
Finished Parsing XDC File [C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.srcs/constrs_1/imports/Desktop/digital_clock.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 941.414 ; gain = 753.930
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 947.039 ; gain = 4.621

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18c292f8e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 477 cells.
Phase 2 Constant Propagation | Checksum: 16ab3f969

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.260 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2729 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1054 unconnected cells.
Phase 3 Sweep | Checksum: 245ddc8c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.590 . Memory (MB): peak = 947.039 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 245ddc8c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 947.039 ; gain = 0.000
Implement Debug Cores | Checksum: 1684e341a
Logic Optimization | Checksum: 1684e341a

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 245ddc8c9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 947.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 947.039 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1aa3526c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.039 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: c4afb5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 947.039 ; gain = 0.000
WARNING: [Place 30-568] A LUT 'display/led_reg[4]_i_2' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	display/led_reg[0] {LDCE}
	display/led_reg[1] {LDCE}
	display/led_reg[2] {LDCE}
	display/led_reg[3] {LDCE}
	display/led_reg[4] {LDCE}
WARNING: [Place 30-568] A LUT 'display/sel_reg[3]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	display/data_dis_reg[2] {LDCE}
	display/data_dis_reg[1] {LDCE}
	display/data_dis_reg[0] {LDCE}
	display/data_dis_reg[3] {LDCE}
	display/sel_reg[0] {LDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: c4afb5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: c4afb5d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: d1447b6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19afcf8e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1bc4af549

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2.1.2.1 Place Init Design | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.650 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2.1.2 Build Placer Netlist Model | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.650 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 1ea0dfceb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 2241c81b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 2241c81b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1cf35d953

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 22a72e722

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 22a72e722

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 195278cca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 230865814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 1af5448bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1516b0ee7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1516b0ee7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.509. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 211b920b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 132e7f6dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 132e7f6dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
Ending Placer Task | Checksum: f5f97585

Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 947.039 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 947.039 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 947.039 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 947.039 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 947.039 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6a95dd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.809 ; gain = 113.770

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f6a95dd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.398 ; gain = 114.359

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f6a95dd5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1069.934 ; gain = 122.895
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d5c73c76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1086.105 ; gain = 139.066
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.51  | TNS=-34.9  | WHS=-0.303 | THS=-6.81  |

Phase 2 Router Initialization | Checksum: 15d815dfa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.105 ; gain = 139.066

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 160a594b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1087.133 ; gain = 140.094

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X4Y42/IMUX_L20
Overlapping nets: 2
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[1]
2. INT_R_X5Y44/IMUX3
Overlapping nets: 2
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[1]
3. INT_R_X5Y44/IMUX46
Overlapping nets: 2
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[1]
4. INT_L_X4Y43/SL1BEG0
Overlapping nets: 2
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[2]
	music/recoder/i2c_top_inst/sine_wave_inst/n_0_index_reg[0]

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1fe9fe154

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1093.512 ; gain = 146.473
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.15  | TNS=-45.3  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 12b6aaf1d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1093.512 ; gain = 146.473

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 11567d03e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1093.512 ; gain = 146.473
Phase 4.1.2 GlobIterForTiming | Checksum: 124895373

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1111.227 ; gain = 164.188
Phase 4.1 Global Iteration 0 | Checksum: 124895373

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1111.227 ; gain = 164.188

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1944b2e9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1111.520 ; gain = 164.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.07  | TNS=-43.6  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 1d33f735d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1111.520 ; gain = 164.480

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 1607ca4bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1111.520 ; gain = 164.480
Phase 4.2.2 GlobIterForTiming | Checksum: 118eb7831

Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1111.520 ; gain = 164.480
Phase 4.2 Global Iteration 1 | Checksum: 118eb7831

Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1111.520 ; gain = 164.480

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 36
Phase 4.3 Global Iteration 2 | Checksum: 1f591872a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
Phase 4 Rip-up And Reroute | Checksum: 1f591872a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1551d2d1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.07  | TNS=-43.6  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1551d2d1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1551d2d1b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1c73c9a2a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.07  | TNS=-43.6  | WHS=-0.0948| THS=-0.332 |

Phase 7 Post Hold Fix | Checksum: 205bf9234

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.210883 %
  Global Horizontal Routing Utilization  = 0.269101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 27.027%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 24.3243%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
Phase 8 Route finalize | Checksum: 1278db8ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1278db8ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f98749ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 1f98749ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.09  | TNS=-44.1  | WHS=-0.00483| THS=-0.00483|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1f98749ed

Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1121.367 ; gain = 174.328
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1121.367 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/BME/Desktop/final_work/fwork_all/fwork_all.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP set_time/data0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP set_time/data0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP set_time/data0__1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP set_time/data2 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP set_time/data0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP set_time/data0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP set_time/data0__1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP set_time/data2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net display/n_0_led_reg[4]_i_2 is a gated clock net sourced by a combinational pin display/led_reg[4]_i_2/O, cell display/led_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PDRC-153) Gated clock check - Net display/n_0_sel_reg[3]_i_2 is a gated clock net sourced by a combinational pin display/sel_reg[3]_i_2/O, cell display/sel_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT display/led_reg[4]_i_2 is driving clock pin of 5 cells. This could lead to large hold time violations. First few involved cells are:
    display/led_reg[0] {LDCE}
    display/led_reg[1] {LDCE}
    display/led_reg[2] {LDCE}
    display/led_reg[3] {LDCE}
    display/led_reg[4] {LDCE}

WARNING: [Drc 23-20] Rule violation (PLHOLDVIO-2) Non-Optimal connections which could lead to hold violations - A LUT display/sel_reg[3]_i_2 is driving clock pin of 8 cells. This could lead to large hold time violations. First few involved cells are:
    display/data_dis_reg[2] {LDCE}
    display/data_dis_reg[1] {LDCE}
    display/data_dis_reg[0] {LDCE}
    display/data_dis_reg[3] {LDCE}
    display/sel_reg[0] {LDCE}

WARNING: [Drc 23-20] Rule violation (RPBF-3) IO port buffering is incomplete - Device port AC_BCLK expects both input and output buffering but the buffers are incomplete.
WARNING: [Drc 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 15 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1450.359 ; gain = 328.344
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 21:12:55 2023...
