// Seed: 2477816588
module module_0 (
    id_1
);
  input wire id_1;
  uwire id_2, id_3, id_4;
  module_2 modCall_1 ();
  initial id_4.id_4 = -1;
  wire id_6;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (id_1);
  assign id_2 = id_2;
endmodule
module module_2;
  wor id_1;
  assign module_0.id_2 = 0;
  id_2(
      1, 1, id_1 - 1, 1
  );
endmodule
module module_3;
  tri0 id_2;
  id_3(
      .id_0(1),
      .id_1(1'b0),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1),
      .id_5(-1),
      .id_6(-1),
      .id_7(-1'b0),
      .id_8(id_2),
      .id_9(""),
      .id_10(id_2),
      .id_11(id_1 && id_2),
      .id_12(id_2),
      .id_13(id_2)
  );
  module_2 modCall_1 ();
  assign id_2 = -1'b0;
endmodule
