{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709771971875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709771971875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 19:39:31 2024 " "Processing started: Wed Mar 06 19:39:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709771971875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709771971875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709771971876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709771972519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709771972519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtract.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication " "Found entity 1: multiplication" {  } { { "multiplication.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication1.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothMultipilcation " "Found entity 1: BoothMultipilcation" {  } { { "multiplication1.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder5 " "Found entity 1: encoder5" {  } { { "encoder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(49) " "Verilog HDL information at datapath_tb.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/datapath_tb.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1709771980695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "PC_Register.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/PC_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64.v 1 1 " "Found 1 design units, including 1 entities, in source file register64.v" { { "Info" "ISGN_ENTITY_NAME" "1 register64 " "Found entity 1: register64" {  } { { "register64.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.v 1 1 " "Found 1 design units, including 1 entities, in source file register32.v" { { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/register32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771980718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_or.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_add.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_add.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_sub.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_sub.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_mul.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_mul.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_div.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_div.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_shr.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_shr.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_shra.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_shra.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_shl.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_shl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_ror.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_ror.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_rol.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_rol.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_neg.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_neg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb_not.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath_tb_not.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709771980786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busMuxout DataPath.v(236) " "Verilog HDL Implicit Net warning at DataPath.v(236): created implicit net for \"busMuxout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709771980786 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zloout DataPath.v(238) " "Verilog HDL Implicit Net warning at DataPath.v(238): created implicit net for \"zloout\"" {  } { { "DataPath.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1709771980786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709771980840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771980877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 MDR:MDR\|register32:MDR_register " "Elaborating entity \"register32\" for hierarchy \"MDR:MDR\|register32:MDR_register\"" {  } { { "MDR.v" "MDR_register" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/MDR.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771980890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PC_register " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PC_register\"" {  } { { "DataPath.v" "PC_register" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771980903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus_instance " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus_instance\"" {  } { { "DataPath.v" "bus_instance" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771980935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder5 Bus:bus_instance\|encoder5:encoder " "Elaborating entity \"encoder5\" for hierarchy \"Bus:bus_instance\|encoder5:encoder\"" {  } { { "Bus.v" "encoder" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/Bus.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981028 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder.v(7) " "Verilog HDL Case Statement warning at encoder.v(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/encoder.v" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1709771981045 "|DataPath|Bus:bus_instance|encoder5:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"alu:alu_instance\"" {  } { { "DataPath.v" "alu_instance" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981047 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(60) " "Verilog HDL Case Statement warning at alu.v(60): case item expression never matches the case expression" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(61) " "Verilog HDL Case Statement warning at alu.v(61): case item expression never matches the case expression" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "alu.v(62) " "Verilog HDL Case Statement warning at alu.v(62): case item expression never matches the case expression" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Z_hi alu.v(52) " "Verilog HDL Always Construct warning at alu.v(52): inferring latch(es) for variable \"Z_hi\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[0\] alu.v(52) " "Inferred latch for \"Z_hi\[0\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[1\] alu.v(52) " "Inferred latch for \"Z_hi\[1\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[2\] alu.v(52) " "Inferred latch for \"Z_hi\[2\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[3\] alu.v(52) " "Inferred latch for \"Z_hi\[3\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[4\] alu.v(52) " "Inferred latch for \"Z_hi\[4\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[5\] alu.v(52) " "Inferred latch for \"Z_hi\[5\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[6\] alu.v(52) " "Inferred latch for \"Z_hi\[6\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[7\] alu.v(52) " "Inferred latch for \"Z_hi\[7\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[8\] alu.v(52) " "Inferred latch for \"Z_hi\[8\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[9\] alu.v(52) " "Inferred latch for \"Z_hi\[9\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[10\] alu.v(52) " "Inferred latch for \"Z_hi\[10\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981060 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[11\] alu.v(52) " "Inferred latch for \"Z_hi\[11\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[12\] alu.v(52) " "Inferred latch for \"Z_hi\[12\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[13\] alu.v(52) " "Inferred latch for \"Z_hi\[13\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[14\] alu.v(52) " "Inferred latch for \"Z_hi\[14\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[15\] alu.v(52) " "Inferred latch for \"Z_hi\[15\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[16\] alu.v(52) " "Inferred latch for \"Z_hi\[16\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[17\] alu.v(52) " "Inferred latch for \"Z_hi\[17\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[18\] alu.v(52) " "Inferred latch for \"Z_hi\[18\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[19\] alu.v(52) " "Inferred latch for \"Z_hi\[19\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[20\] alu.v(52) " "Inferred latch for \"Z_hi\[20\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[21\] alu.v(52) " "Inferred latch for \"Z_hi\[21\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[22\] alu.v(52) " "Inferred latch for \"Z_hi\[22\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[23\] alu.v(52) " "Inferred latch for \"Z_hi\[23\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[24\] alu.v(52) " "Inferred latch for \"Z_hi\[24\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[25\] alu.v(52) " "Inferred latch for \"Z_hi\[25\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[26\] alu.v(52) " "Inferred latch for \"Z_hi\[26\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[27\] alu.v(52) " "Inferred latch for \"Z_hi\[27\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[28\] alu.v(52) " "Inferred latch for \"Z_hi\[28\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[29\] alu.v(52) " "Inferred latch for \"Z_hi\[29\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[30\] alu.v(52) " "Inferred latch for \"Z_hi\[30\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_hi\[31\] alu.v(52) " "Inferred latch for \"Z_hi\[31\]\" at alu.v(52)" {  } { { "alu.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709771981061 "|DataPath|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alu:alu_instance\|adder:adder_inst " "Elaborating entity \"adder\" for hierarchy \"alu:alu_instance\|adder:adder_inst\"" {  } { { "alu.v" "adder_inst" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor alu:alu_instance\|subtractor:subtractor_inst " "Elaborating entity \"subtractor\" for hierarchy \"alu:alu_instance\|subtractor:subtractor_inst\"" {  } { { "alu.v" "subtractor_inst" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplication alu:alu_instance\|multiplication:multiply_inst " "Elaborating entity \"multiplication\" for hierarchy \"alu:alu_instance\|multiplication:multiply_inst\"" {  } { { "alu.v" "multiply_inst" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981086 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "multiplication.v(70) " "Verilog HDL Case Statement warning at multiplication.v(70): case item expression never matches the case expression" {  } { { "multiplication.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication.v" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1709771981101 "|DataPath|alu:alu_instance|multiplication:multiply_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplication.v(69) " "Verilog HDL Case Statement information at multiplication.v(69): all case item expressions in this case statement are onehot" {  } { { "multiplication.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/multiplication.v" 69 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1709771981101 "|DataPath|alu:alu_instance|multiplication:multiply_inst"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "division.v(78) " "Verilog HDL warning at division.v(78): extended using \"x\" or \"z\"" {  } { { "division.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/division.v" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1709771981114 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "division.v(79) " "Verilog HDL warning at division.v(79): extended using \"x\" or \"z\"" {  } { { "division.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/division.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1709771981114 ""}
{ "Warning" "WSGN_SEARCH_FILE" "division.v 1 1 " "Using design file division.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/division.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709771981116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1709771981116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division alu:alu_instance\|division:division_inst " "Elaborating entity \"division\" for hierarchy \"alu:alu_instance\|division:division_inst\"" {  } { { "alu.v" "division_inst" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1709771981117 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i division.v(57) " "Verilog HDL Always Construct warning at division.v(57): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "division.v" "" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/division.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709771981130 "|DataPath|alu:alu_instance|division:division_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clear " "Net \"clear\" is missing source, defaulting to GND" {  } { { "DataPath.v" "clear" { Text "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/DataPath.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709771981217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709771981217 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1709771981319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg " "Generated suppressed messages file C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/374/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1709771981353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709771981363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 19:39:41 2024 " "Processing ended: Wed Mar 06 19:39:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709771981363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709771981363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709771981363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709771981363 ""}
