// Seed: 2301949803
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wire  id_6,
    input  uwire id_7,
    input  tri   id_8,
    output wand  id_9
);
  assign id_9 = 1;
  id_11(
      .id_0(1), .id_1(1'h0), .id_2()
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6
    , id_10,
    output tri id_7,
    input wor id_8
);
  assign id_4 = 1 - 1 + id_5;
  always @(posedge (1)) begin
    #1;
    id_7 = 1 - 1;
  end
  module_0(
      id_1, id_0, id_1, id_8, id_8, id_5, id_1, id_1, id_1, id_6
  );
endmodule
