 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  No Fit Report
Design Name: CIDER                               Date:  1-22-2023,  8:22PM
Device Used: XC95144XL-10-TQ100
Fitting Status: Placement Failed

**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'CIDER.ise'.
ERROR:Cpld:892 - Cannot place signal mapext_en. Consider reducing the collapsing
   input limit or the product term limit to prevent the fitter from creating
   high input and/or high product term functions.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
99 /144 ( 69%) 639 /720  ( 89%) 377/432 ( 87%)   82 /144 ( 57%) 39 /81  ( 48%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          14/18       49/54       72/90       6/11
FB2          10/18       46/54       89/90       4/10
FB3          10/18       54/54*      89/90       5/10
FB4          13/18       49/54       88/90       8/10
FB5           9/18       54/54*      88/90       2/10
FB6          14/18       51/54       83/90       8/10
FB7          11/18       42/54       89/90       4/10
FB8          18/18*      32/54       41/90       2/10
             -----       -----       -----      -----    
             99/144     377/432     639/720     39/81 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   33           0    |  I/O              :    36      73
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    4           4    |  GTS/IO           :     0       4
GCK           :    3           3    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     72          39

** Power Data **

There are 105 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 36 Outputs **

Signal                                                                                                               Total Total Loc     Pin  Pin     Pin     
Name                                                                                                                 Pts   Inps          No.  Type    Use     
DBUS<13>                                                                                                             13    17    FB1_2   11   I/O     I/O     
DBUS<15>                                                                                                             13    17    FB1_5   13   I/O     I/O     
MA<10>                                                                                                               7     7     FB1_9   16   I/O     O       
DBUS<12>                                                                                                             2     16    FB1_11  17   I/O     I/O     
DBUS<14>                                                                                                             2     16    FB1_14  19   I/O     I/O     
IDEBUF_OE                                                                                                            16    16    FB2_11  6    I/O     O       
IDECS1_n                                                                                                             16    16    FB2_12  7    I/O     O       
IDECS2_n                                                                                                             16    16    FB2_14  8    I/O     O       
IDE_ROMEN                                                                                                            14    15    FB2_17  10   I/O     O       
FLASH_CE_n                                                                                                           7     13    FB3_5   24   I/O     O       
RAMOE_n                                                                                                              7     13    FB3_11  29   I/O     O       
FLASH_A19                                                                                                            1     0     FB3_15  33   I/O     O       
MA<5>                                                                                                                7     8     FB4_2   87   I/O     O       
MA<0>                                                                                                                6     8     FB4_5   89   I/O     O       
MA<1>                                                                                                                6     8     FB4_6   90   I/O     O       
MA<2>                                                                                                                6     8     FB4_8   91   I/O     O       
MA<3>                                                                                                                6     8     FB4_9   92   I/O     O       
MA<4>                                                                                                                6     8     FB4_11  93   I/O     O       
MA<6>                                                                                                                6     8     FB4_12  94   I/O     O       
MA<7>                                                                                                                6     8     FB4_14  95   I/O     O       
MA<8>                                                                                                                6     8     FB5_2   35   I/O     O       
DTACK_n                                                                                                              1     2     FB5_11  41   I/O     O       
DQMH                                                                                                                 6     7     FB6_2   74   I/O     O       
DQML                                                                                                                 6     7     FB6_5   76   I/O     O       
MA<9>                                                                                                                5     7     FB6_6   77   I/O     O       
CAS_n                                                                                                                4     5     FB6_8   78   I/O     O       
MA<11>                                                                                                               4     7     FB6_9   79   I/O     O       
RAMCS_n                                                                                                              4     6     FB6_11  80   I/O     O       
RAS_n                                                                                                                4     5     FB6_12  81   I/O     O       
MEMW_n                                                                                                               3     5     FB6_14  82   I/O     O       
CKE                                                                                                                  3     6     FB7_2   50   I/O     O       
BA<0>                                                                                                                2     5     FB7_8   54   I/O     O       
BA<1>                                                                                                                2     5     FB7_12  58   I/O     O       
OVR_n                                                                                                                1     1     FB7_17  61   I/O     O       
IOR_n                                                                                                                2     2     FB8_2   63   I/O     O       
IOW_n                                                                                                                2     3     FB8_11  68   I/O     O       

** 63 Buried Nodes **

Signal                                                                                                               Total Total Loc     
Name                                                                                                                 Pts   Inps          
AUTOCONFIG/ram_configured                                                                                            2     26    FB1_3   
AUTOCONFIG/ctrl_base<3>                                                                                              2     27    FB1_4   
AUTOCONFIG/ctrl_base<2>                                                                                              2     27    FB1_7   
AUTOCONFIG/ctl_configured                                                                                            2     26    FB1_8   
AUTOCONFIG/ide_base<3>                                                                                               3     27    FB1_10  
AUTOCONFIG/ide_base<2>                                                                                               3     27    FB1_12  
AUTOCONFIG/ide_base<1>                                                                                               3     27    FB1_13  
$OpTx$FX_DC$424                                                                                                      17    16    FB1_16  
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT                                                             1     2     FB1_18  
autoconf_dtack                                                                                                       2     15    FB2_2   
SDRAM/refresh_timer<0>                                                                                               2     5     FB2_3   
ide_dtack                                                                                                            15    15    FB2_4   
OVL                                                                                                                  2     11    FB2_6   
AUTOCONFIG/ac_state<0>                                                                                               2     23    FB2_7   
ram_dtack                                                                                                            4     9     FB2_8   
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST                                                                                   23    28    FB3_1   
AS_n_sync<0>                                                                                                         2     2     FB3_3   
SDRAM/init_done                                                                                                      2     5     FB3_4   
z2_state_FSM_FFd2                                                                                                    21    25    FB3_7   
AS_n_sync<2>                                                                                                         2     2     FB3_10  
dtack                                                                                                                21    26    FB3_13  
AUTOCONFIG/ac_state<1>                                                                                               3     24    FB3_16  
AUTOCONFIG/ide_base<0>                                                                                               3     27    FB4_1   
autoconfig_dout<2>                                                                                                   8     27    FB4_4   
autoconfig_dout<1>                                                                                                   9     27    FB4_10  
autoconfig_dout<0>                                                                                                   9     27    FB4_15  
autoconfig_dout<3>                                                                                                   10    27    FB4_18  
AUTOCONFIG/ctrl_base<1>                                                                                              2     27    FB5_3   
otherram_enabled                                                                                                     21    21    FB5_6   
SDRAM/ram_state_FSM_FFd1                                                                                             12    18    FB5_8   
AUTOCONFIG/ide_configured                                                                                            2     26    FB5_10  
ControlReg/maprom_next                                                                                               21    21    FB5_13  
SDRAM/init_refreshed                                                                                                 2     9     FB5_15  
ControlReg/mapext_next                                                                                               21    21    FB5_18  
SDRAM/ram_state_FSM_FFd2                                                                                             14    22    FB6_3   
SDRAM/refresh_timer<1>                                                                                               3     5     FB6_7   
SDRAM/ram_state_FSM_FFd3                                                                                             10    22    FB6_10  
SDRAM/refresh_timer<2>                                                                                               3     5     FB6_13  
AUTOCONFIG/ctrl_base<0>                                                                                              2     27    FB6_15  
SDRAM/ram_state_FSM_FFd4                                                                                             15    22    FB6_17  

Signal                                                                                                               Total Total Loc     
Name                                                                                                                 Pts   Inps          
SDRAM/refresh_request<0>                                                                                             2     5     FB7_3   
SDRAM/timer_tRFC<0>                                                                                                  4     7     FB7_4   
$OpTx$$OpTx$FX_DC$425_INV$623                                                                                        18    22    FB7_6   
ram_enabled                                                                                                          1     2     FB7_7   
ctrl_dout<3>                                                                                                         20    20    FB7_10  
ctrl_dout<1>                                                                                                         20    20    FB7_15  
ControlReg/dtack                                                                                                     16    17    FB7_18  
UDS_n_sync<1>                                                                                                        2     2     FB8_1   
UDS_n_sync<0>                                                                                                        2     2     FB8_3   
SDRAM/refresh_timer<3>                                                                                               2     5     FB8_4   
SDRAM/refresh_request<1>                                                                                             2     2     FB8_5   
RW_sync<1>                                                                                                           2     2     FB8_6   
RW_sync<0>                                                                                                           2     2     FB8_7   
LDS_n_sync<1>                                                                                                        2     2     FB8_8   
LDS_n_sync<0>                                                                                                        2     2     FB8_9   
IDE/ds_delay<2>                                                                                                      2     2     FB8_10  
IDE/ds_delay<1>                                                                                                      2     2     FB8_12  
IDE/ds_delay<0>                                                                                                      2     3     FB8_13  
AS_n_sync<1>                                                                                                         2     2     FB8_14  
SDRAM/timer_tRFC<1>                                                                                                  3     7     FB8_15  
SDRAM/refreshing                                                                                                     3     6     FB8_16  
AUTOCONFIG/CFGOUT                                                                                                    3     4     FB8_17  
z2_state_FSM_FFd1                                                                                                    4     6     FB8_18  

** 3 Inputs **

Signal                                                                                                               Loc     Pin  Pin     Pin     
Name                                                                                                                         No.  Type    Use     
ECLK                                                                                                                 FB1_17  22~  GCK/I/O GCK
MEMCLK                                                                                                               FB3_2   23~  GCK/I/O GCK
RESET_n                                                                                                              FB3_8   27~  GCK/I/O GCK/I

Legend:
Pin No. - ~ - User Assigned
*************************  Summary of UnMapped Logic  ************************

** 6 Buried Nodes **

Signal                                                                                                               Total Total User
Name                                                                                                                 Pts   Inps  Assignment
AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D  2     2     
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D    2     2     
AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D    2     2     
mapext_en                                                                                                            2     2     
maprom_en                                                                                                            2     2     
ranger_enabled                                                                                                       1     1     

** 33 Inputs **

Signal                                                                                                               User
Name                                                                                                                 Assignment
ADDR<10>                                                                                                             
ADDR<11>                                                                                                             
ADDR<12>                                                                                                             
ADDR<13>                                                                                                             
ADDR<14>                                                                                                             
ADDR<15>                                                                                                             
ADDR<16>                                                                                                             
ADDR<17>                                                                                                             
ADDR<18>                                                                                                             
ADDR<19>                                                                                                             
ADDR<1>                                                                                                              
ADDR<20>                                                                                                             
ADDR<21>                                                                                                             
ADDR<22>                                                                                                             
ADDR<23>                                                                                                             
ADDR<2>                                                                                                              
ADDR<3>                                                                                                              
ADDR<4>                                                                                                              
ADDR<5>                                                                                                              
ADDR<6>                                                                                                              
ADDR<7>                                                                                                              
ADDR<8>                                                                                                              
ADDR<9>                                                                                                              
AS_n                                                                                                                 
BERR_n                                                                                                               
CFGIN_n                                                                                                              
FLASH_BUSY_n                                                                                                         
IORDY                                                                                                                
LDS_n                                                                                                                
RAM_J1                                                                                                               
RAM_J2                                                                                                               
RW                                                                                                                   
UDS_n                                                                                                                

**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               49/5
Number of signals used by logic mapping into function block:  49
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/5   0     FB1_1         (b)     (b)
DBUS<13>             13       8<-   0   0     FB1_2   11    I/O     I/O
AUTOCONFIG/ram_configured
                      2       0   /\3   0     FB1_3   12    I/O     (b)
AUTOCONFIG/ctrl_base<3>
                      2       0   \/3   0     FB1_4         (b)     (b)
DBUS<15>             13       8<-   0   0     FB1_5   13    I/O     I/O
(unused)              0       0   /\5   0     FB1_6   14    I/O     (b)
AUTOCONFIG/ctrl_base<2>
                      2       0     0   3     FB1_7         (b)     (b)
AUTOCONFIG/ctl_configured
                      2       0   \/1   2     FB1_8   15    I/O     (b)
MA<10>                7       2<-   0   0     FB1_9   16    I/O     O
AUTOCONFIG/ide_base<3>
                      3       0   /\1   1     FB1_10        (b)     (b)
DBUS<12>              2       0     0   3     FB1_11  17    I/O     I/O
AUTOCONFIG/ide_base<2>
                      3       0     0   2     FB1_12  18    I/O     (b)
AUTOCONFIG/ide_base<1>
                      3       0     0   2     FB1_13        (b)     (b)
DBUS<14>              2       0   \/3   0     FB1_14  19    I/O     I/O
(unused)              0       0   \/5   0     FB1_15  20    I/O     (b)
$OpTx$FX_DC$424      17      12<-   0   0     FB1_16        (b)     (b)
(unused)              0       0   /\4   1     FB1_17  22    GCK/I/O GCK
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT
                      1       0     0   4     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$FX_DC$424   18: AUTOCONFIG/CFGOUT          34: SDRAM/ram_state_FSM_FFd1 
  2: ADDR<16>          19: AUTOCONFIG/ac_state<0>     35: SDRAM/ram_state_FSM_FFd2 
  3: ADDR<17>          20: AUTOCONFIG/ac_state<1>     36: SDRAM/ram_state_FSM_FFd3 
  4: ADDR<18>          21: AUTOCONFIG/ctl_configured  37: SDRAM/ram_state_FSM_FFd4 
  5: ADDR<19>          22: AUTOCONFIG/ctrl_base<0>    38: SDRAM/refreshing 
  6: ADDR<1>           23: AUTOCONFIG/ctrl_base<1>    39: UDS_n 
  7: ADDR<20>          24: AUTOCONFIG/ctrl_base<2>    40: autoconf_dtack 
  8: ADDR<21>          25: AUTOCONFIG/ctrl_base<3>    41: autoconfig_dout<0> 
  9: ADDR<22>          26: CFGIN_n                    42: autoconfig_dout<1> 
 10: ADDR<23>          27: MA<10>                     43: autoconfig_dout<2> 
 11: ADDR<2>           28: DBUS<15>.PIN               44: autoconfig_dout<3> 
 12: ADDR<3>           29: DBUS<14>.PIN               45: ctrl_dout<1> 
 13: ADDR<4>           30: DBUS<13>.PIN               46: ctrl_dout<3> 
 14: ADDR<5>           31: RESET_n                    47: ram_enabled 
 15: ADDR<6>           32: RW                         48: z2_state_FSM_FFd1 
 16: ADDR<7>           33: RW_sync<1>                 49: z2_state_FSM_FFd2 
 17: ADDR<8>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
DBUS<13>             XXXXX.XXXX.......X.......X....XX......X..X..X.X... 17
AUTOCONFIG/ram_configured 
                     .XXXXXXXXXXXXXXXXXXX.....X....X.X......X......XXX. 26
AUTOCONFIG/ctrl_base<3> 
                     .XXXXXXXXXXXXXXXXXXX.....X.X..X.X......X......XXX. 27
DBUS<15>             XXXXX.XXXX.......X.......X....XX......X....X.XX... 17
AUTOCONFIG/ctrl_base<2> 
                     .XXXXXXXXXXXXXXXXXXX.....X..X.X.X......X......XXX. 27
AUTOCONFIG/ctl_configured 
                     .XXXXXXXXXXXXXXXXXXX.....X....X.X......X......XXX. 26
MA<10>               ......X...................X...X..XXXX............. 7
AUTOCONFIG/ide_base<3> 
                     .XXXXXXXXXXXXXXXXXXX.....X.X..X.X......X......XXX. 27
DBUS<12>             XXXXX.XXXX.......X.......X....XX......X.X.....X... 16
AUTOCONFIG/ide_base<2> 
                     .XXXXXXXXXXXXXXXXXXX.....X..X.X.X......X......XXX. 27
AUTOCONFIG/ide_base<1> 
                     .XXXXXXXXXXXXXXXXXXX.....X...XX.X......X......XXX. 27
DBUS<14>             XXXXX.XXXX.......X.......X....XX......X...X...X... 16
$OpTx$FX_DC$424      .XXXX.XXXX.......X..XXXXXX....................X... 16
SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 
                     ..............................X......X............ 2
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               46/8
Number of signals used by logic mapping into function block:  46
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB2_1         (b)     (b)
autoconf_dtack        2       0   /\3   0     FB2_2   99    GSR/I/O (b)
SDRAM/refresh_timer<0>
                      2       0   \/3   0     FB2_3         (b)     (b)
ide_dtack            15      10<-   0   0     FB2_4         (b)     (b)
(unused)              0       0   /\5   0     FB2_5   1     GTS/I/O (b)
OVL                   2       0   /\2   1     FB2_6   2     GTS/I/O (b)
AUTOCONFIG/ac_state<0>
                      2       0   \/3   0     FB2_7         (b)     (b)
ram_dtack             4       3<- \/4   0     FB2_8   3     GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_9   4     GTS/I/O (b)
(unused)              0       0   \/5   0     FB2_10        (b)     (b)
IDEBUF_OE            16      14<- \/3   0     FB2_11  6     I/O     O
IDECS1_n             16      11<-   0   0     FB2_12  7     I/O     O
(unused)              0       0   /\5   0     FB2_13        (b)     (b)
IDECS2_n             16      14<- /\3   0     FB2_14  8     I/O     O
(unused)              0       0   /\5   0     FB2_15  9     I/O     (b)
(unused)              0       0   /\5   0     FB2_16        (b)     (b)
IDE_ROMEN            14      13<- /\4   0     FB2_17  10    I/O     O
(unused)              0       0   /\5   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<12>          17: ADDR<7>                    32: RW_sync<1> 
  2: ADDR<14>          18: ADDR<8>                    33: SDRAM/ram_state_FSM_FFd1 
  3: ADDR<15>          19: AS_n                       34: SDRAM/ram_state_FSM_FFd2 
  4: ADDR<16>          20: AS_n_sync<1>               35: SDRAM/ram_state_FSM_FFd3 
  5: ADDR<17>          21: AS_n_sync<2>               36: SDRAM/ram_state_FSM_FFd4 
  6: ADDR<18>          22: AUTOCONFIG/CFGOUT          37: SDRAM/refresh_timer<0> 
  7: ADDR<19>          23: AUTOCONFIG/ide_base<0>     38: SDRAM/refresh_timer<1> 
  8: ADDR<1>           24: AUTOCONFIG/ide_base<1>     39: SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 
  9: ADDR<20>          25: AUTOCONFIG/ide_base<2>     40: SDRAM/refresh_timer<2> 
 10: ADDR<21>          26: AUTOCONFIG/ide_base<3>     41: SDRAM/refresh_timer<3> 
 11: ADDR<22>          27: AUTOCONFIG/ide_configured  42: autoconf_dtack 
 12: ADDR<23>          28: BERR_n                     43: ram_dtack 
 13: ADDR<3>           29: CFGIN_n                    44: ram_enabled 
 14: ADDR<4>           30: IORDY                      45: z2_state_FSM_FFd1 
 15: ADDR<5>           31: RESET_n                    46: z2_state_FSM_FFd2 
 16: ADDR<6>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
autoconf_dtack       ...XXXX.XXXX.........X......X.X..........X.XXX.... 15
SDRAM/refresh_timer<0> 
                     ....................................XXXXX......... 5
ide_dtack            ...XXXX.XXXX........X.XXXXX..X.................... 15
OVL                  ...XXXX.XXXX.......X..........XX.................. 11
AUTOCONFIG/ac_state<0> 
                     ...XXXXXXXXXXXXXXX...X......X.XX.........X.XXX.... 23
ram_dtack            ..............................XXXXXX......X.XX.... 9
IDEBUF_OE            ...XXXX.XXXX......X...XXXXXX..X................... 16
IDECS1_n             XXXXXXX.XXXX..........XXXXX....................... 16
IDECS2_n             XXXXXXX.XXXX..........XXXXX....................... 16
IDE_ROMEN            .XXXXXX.XXXX..........XXXXX....................... 15
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               54/0
Number of signals used by logic mapping into function block:  54
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST
                     23      18<-   0   0     FB3_1         (b)     (b)
(unused)              0       0   /\5   0     FB3_2   23    GCK/I/O GCK
AS_n_sync<0>          2       0   /\3   0     FB3_3         (b)     (b)
SDRAM/init_done       2       0   \/3   0     FB3_4         (b)     (b)
FLASH_CE_n            7       3<- \/1   0     FB3_5   24    I/O     O
(unused)              0       0   \/5   0     FB3_6   25    I/O     (b)
z2_state_FSM_FFd2    21      16<-   0   0     FB3_7         (b)     (b)
(unused)              0       0   /\5   0     FB3_8   27    GCK/I/O GCK/I
(unused)              0       0   /\5   0     FB3_9   28    I/O     (b)
AS_n_sync<2>          2       0   \/3   0     FB3_10        (b)     (b)
RAMOE_n               7       3<- \/1   0     FB3_11  29    I/O     O
(unused)              0       0   \/5   0     FB3_12  30    I/O     (b)
dtack                21      16<-   0   0     FB3_13        (b)     (b)
(unused)              0       0   /\5   0     FB3_14  32    I/O     (b)
FLASH_A19             1       1<- /\5   0     FB3_15  33    I/O     O
AUTOCONFIG/ac_state<1>
                      3       0   /\1   1     FB3_16        (b)     (b)
(unused)              0       0   \/5   0     FB3_17  34    I/O     (b)
(unused)              0       0   \/5   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$425_INV$623  19: AS_n_sync<1>                                                                                                         37: OVL 
  2: $OpTx$FX_DC$424                20: AS_n_sync<2>                                                                                                         38: RESET_n 
  3: ADDR<16>                       21: AUTOCONFIG/CFGOUT                                                                                                    39: RW_sync<1> 
  4: ADDR<17>                       22: AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D  40: SDRAM/ram_state_FSM_FFd1 
  5: ADDR<18>                       23: AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D    41: SDRAM/ram_state_FSM_FFd2 
  6: ADDR<19>                       24: AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D    42: SDRAM/ram_state_FSM_FFd3 
  7: ADDR<1>                        25: AUTOCONFIG/ac_state<0>                                                                                               43: SDRAM/ram_state_FSM_FFd4 
  8: ADDR<20>                       26: AUTOCONFIG/ctl_configured                                                                                            44: autoconf_dtack 
  9: ADDR<21>                       27: AUTOCONFIG/ctrl_base<0>                                                                                              45: dtack 
 10: ADDR<22>                       28: AUTOCONFIG/ctrl_base<1>                                                                                              46: ide_dtack 
 11: ADDR<23>                       29: AUTOCONFIG/ctrl_base<3>                                                                                              47: mapext_en 
 12: ADDR<3>                        30: AUTOCONFIG/ide_base<0>                                                                                               48: maprom_en 
 13: ADDR<4>                        31: AUTOCONFIG/ide_base<1>                                                                                               49: otherram_enabled 
 14: ADDR<5>                        32: AUTOCONFIG/ide_base<2>                                                                                               50: ram_dtack 
 15: ADDR<6>                        33: AUTOCONFIG/ide_configured                                                                                            51: ram_enabled 
 16: ADDR<7>                        34: AUTOCONFIG/ram_configured                                                                                            52: ranger_enabled 
 17: ADDR<8>                        35: BERR_n                                                                                                               53: z2_state_FSM_FFd1 
 18: AS_n                           36: CFGIN_n                                                                                                              54: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
FLASH_A19_OBUF/FLASH_A19_OBUF_TRST 
                     ..XXXX.XXXX......X..XXXX.XXXX.XXXX.XX.X.......XX..XX........ 28
AS_n_sync<0>         .................X...................X...................... 2
SDRAM/init_done      .....................................X.XXXX................. 5
FLASH_CE_n           ...XXX.XXXX......X..................X.X.......XXX........... 13
z2_state_FSM_FFd2    XXXXXX.XXXX........X...X.....XXXXX..XXX.......XX...XXX...... 25
AS_n_sync<2>         ..................X..................X...................... 2
RAMOE_n              ...XXX.XXXX......X...............XX..X..........X..X........ 13
dtack                ..XXXX.XXXX.......X..X...XXXX.......XXX....XXXXXXX..XX...... 26
FLASH_A19            ............................................................ 0
AUTOCONFIG/ac_state<1> 
                     ..XXXXXXXXXXXXXXX...X...X..........X.XX....X......X.XX...... 24
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               49/5
Number of signals used by logic mapping into function block:  49
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
AUTOCONFIG/ide_base<0>
                      3       0   \/2   0     FB4_1         (b)     (b)
MA<5>                 7       2<-   0   0     FB4_2   87    I/O     O
(unused)              0       0   \/5   0     FB4_3         (b)     (b)
autoconfig_dout<2>    8       5<- \/2   0     FB4_4         (b)     (b)
MA<0>                 6       2<- \/1   0     FB4_5   89    I/O     O
MA<1>                 6       1<-   0   0     FB4_6   90    I/O     O
(unused)              0       0   \/4   1     FB4_7         (b)     (b)
MA<2>                 6       4<- \/3   0     FB4_8   91    I/O     O
MA<3>                 6       3<- \/2   0     FB4_9   92    I/O     O
autoconfig_dout<1>    9       4<-   0   0     FB4_10        (b)     (b)
MA<4>                 6       3<- /\2   0     FB4_11  93    I/O     O
MA<6>                 6       4<- /\3   0     FB4_12  94    I/O     O
(unused)              0       0   /\4   1     FB4_13        (b)     (b)
MA<7>                 6       1<-   0   0     FB4_14  95    I/O     O
autoconfig_dout<0>    9       5<- /\1   0     FB4_15  96    I/O     (b)
(unused)              0       0   /\5   0     FB4_16        (b)     (b)
(unused)              0       0   \/5   0     FB4_17  97    I/O     (b)
autoconfig_dout<3>   10       5<-   0   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<10>          18: ADDR<4>                 34: MA<7> 
  2: ADDR<11>          19: ADDR<5>                 35: DBUS<12>.PIN 
  3: ADDR<12>          20: ADDR<6>                 36: RESET_n 
  4: ADDR<13>          21: ADDR<7>                 37: RW_sync<1> 
  5: ADDR<14>          22: ADDR<8>                 38: SDRAM/ram_state_FSM_FFd1 
  6: ADDR<15>          23: AUTOCONFIG/CFGOUT       39: SDRAM/ram_state_FSM_FFd2 
  7: ADDR<16>          24: AUTOCONFIG/ac_state<0>  40: SDRAM/ram_state_FSM_FFd3 
  8: ADDR<17>          25: AUTOCONFIG/ac_state<1>  41: SDRAM/ram_state_FSM_FFd4 
  9: ADDR<18>          26: CFGIN_n                 42: autoconf_dtack 
 10: ADDR<19>          27: MA<0>                   43: autoconfig_dout<0> 
 11: ADDR<1>           28: MA<1>                   44: autoconfig_dout<1> 
 12: ADDR<20>          29: MA<2>                   45: autoconfig_dout<2> 
 13: ADDR<21>          30: MA<3>                   46: autoconfig_dout<3> 
 14: ADDR<22>          31: MA<4>                   47: ram_enabled 
 15: ADDR<23>          32: MA<5>                   48: z2_state_FSM_FFd1 
 16: ADDR<2>           33: MA<6>                   49: z2_state_FSM_FFd2 
 17: ADDR<3>          

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
AUTOCONFIG/ide_base<0> 
                     ......XXXXXXXXXXXXXXXXXXXX........XXX....X....XXX. 27
MA<5>                .....X.............X...........X...X.XXXX......... 8
autoconfig_dout<2>   ......XXXXXXXXXXXXXXXXXXXX.........XX....X..X.XXX. 27
MA<0>                X.........X...............X........X.XXXX......... 8
MA<1>                .X.............X...........X.......X.XXXX......... 8
MA<2>                ..X.............X...........X......X.XXXX......... 8
MA<3>                ...X.............X...........X.....X.XXXX......... 8
autoconfig_dout<1>   ......XXXXXXXXXXXXXXXXXXXX.........XX....X.X..XXX. 27
MA<4>                ....X.............X...........X....X.XXXX......... 8
MA<6>                ......X.............X...........X..X.XXXX......... 8
MA<7>                .......X.............X...........X.X.XXXX......... 8
autoconfig_dout<0>   ......XXXXXXXXXXXXXXXXXXXX.........XX....XX...XXX. 27
autoconfig_dout<3>   ......XXXXXXXXXXXXXXXXXXXX.........XX....X...XXXX. 27
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB5  ***********************************
Number of function block inputs used/remaining:               54/0
Number of signals used by logic mapping into function block:  54
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB5_1         (b)     (b)
MA<8>                 6       2<- /\1   0     FB5_2   35    I/O     O
AUTOCONFIG/ctrl_base<1>
                      2       0   /\2   1     FB5_3         (b)     (b)
(unused)              0       0   \/5   0     FB5_4         (b)     (b)
(unused)              0       0   \/5   0     FB5_5   36    I/O     (b)
otherram_enabled     21      16<-   0   0     FB5_6   37    I/O     (b)
(unused)              0       0   /\5   0     FB5_7         (b)     (b)
SDRAM/ram_state_FSM_FFd1
                     12       8<- /\1   0     FB5_8   39    I/O     (b)
(unused)              0       0   /\5   0     FB5_9   40    I/O     (b)
AUTOCONFIG/ide_configured
                      2       0   /\3   0     FB5_10        (b)     (b)
DTACK_n               1       0   \/3   1     FB5_11  41    I/O     O
(unused)              0       0   \/5   0     FB5_12  42    I/O     (b)
ControlReg/maprom_next
                     21      16<-   0   0     FB5_13        (b)     (b)
(unused)              0       0   /\5   0     FB5_14  43    I/O     (b)
SDRAM/init_refreshed
                      2       0   /\3   0     FB5_15  46    I/O     (b)
(unused)              0       0   \/5   0     FB5_16        (b)     (b)
(unused)              0       0   \/5   0     FB5_17  49    I/O     (b)
ControlReg/mapext_next
                     21      16<-   0   0     FB5_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>           19: AUTOCONFIG/ac_state<0>              37: RESET_n 
  2: ADDR<17>           20: AUTOCONFIG/ac_state<1>              38: RW_sync<1> 
  3: ADDR<18>           21: AUTOCONFIG/ctl_configured           39: SDRAM/init_done 
  4: ADDR<19>           22: AUTOCONFIG/ctrl_base<0>             40: SDRAM/init_refreshed 
  5: ADDR<1>            23: AUTOCONFIG/ctrl_base<1>             41: SDRAM/ram_state_FSM_FFd1 
  6: ADDR<20>           24: AUTOCONFIG/ctrl_base<2>             42: SDRAM/ram_state_FSM_FFd2 
  7: ADDR<21>           25: AUTOCONFIG/ctrl_base<3>             43: SDRAM/ram_state_FSM_FFd3 
  8: ADDR<22>           26: AUTOCONFIG/ram_configured           44: SDRAM/ram_state_FSM_FFd4 
  9: ADDR<23>           27: CFGIN_n                             45: SDRAM/refresh_request<1> 
 10: ADDR<2>            28: ControlReg/dtack                    46: SDRAM/timer_tRFC<0> 
 11: ADDR<3>            29: ControlReg/mapext_next              47: SDRAM/timer_tRFC<1> 
 12: ADDR<4>            30: ControlReg/maprom_next              48: autoconf_dtack 
 13: ADDR<5>            31: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST  49: dtack 
 14: ADDR<6>            32: MA<8>                               50: otherram_enabled 
 15: ADDR<7>            33: DBUS<15>.PIN                        51: ram_enabled 
 16: ADDR<8>            34: DBUS<14>.PIN                        52: ranger_enabled 
 17: ADDR<9>            35: DBUS<13>.PIN                        53: z2_state_FSM_FFd1 
 18: AUTOCONFIG/CFGOUT  36: DBUS<12>.PIN                        54: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
MA<8>                ..X.............X..............X....X...XXXX................ 8
AUTOCONFIG/ctrl_base<1> 
                     XXXXXXXXXXXXXXXX.XXX......X.......X.XX.........X..X.XX...... 27
otherram_enabled     XXXX.XXXX...........XXXXX..X......XXXX...........X..XX...... 21
SDRAM/ram_state_FSM_FFd1 
                     .XXX.XXXX................X..........X...XXXXX....X.XXX...... 18
AUTOCONFIG/ide_configured 
                     XXXXXXXXXXXXXXXX.XXX......X.........XX.........X..X.XX...... 26
DTACK_n              ..............................X.................X........... 2
ControlReg/maprom_next 
                     XXXX.XXXX...........XXXXX..X.X..X..XXX..............XX...... 21
SDRAM/init_refreshed 
                     ....................................X.XXXXXX.XX............. 9
ControlReg/mapext_next 
                     XXXX.XXXX...........XXXXX..XX....X.XXX..............XX...... 21
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB6  ***********************************
Number of function block inputs used/remaining:               51/3
Number of signals used by logic mapping into function block:  51
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   \/4   1     FB6_1         (b)     (b)
DQMH                  6       4<- \/3   0     FB6_2   74    I/O     O
SDRAM/ram_state_FSM_FFd2
                     14       9<-   0   0     FB6_3         (b)     (b)
(unused)              0       0   /\5   0     FB6_4         (b)     (b)
DQML                  6       2<- /\1   0     FB6_5   76    I/O     O
MA<9>                 5       2<- /\2   0     FB6_6   77    I/O     O
SDRAM/refresh_timer<1>
                      3       0   /\2   0     FB6_7         (b)     (b)
CAS_n                 4       0   \/1   0     FB6_8   78    I/O     O
MA<11>                4       1<- \/2   0     FB6_9   79    I/O     O
SDRAM/ram_state_FSM_FFd3
                     10       5<-   0   0     FB6_10        (b)     (b)
RAMCS_n               4       2<- /\3   0     FB6_11  80    I/O     O
RAS_n                 4       1<- /\2   0     FB6_12  81    I/O     O
SDRAM/refresh_timer<2>
                      3       0   /\1   1     FB6_13        (b)     (b)
MEMW_n                3       0     0   2     FB6_14  82    I/O     O
AUTOCONFIG/ctrl_base<0>
                      2       0     0   3     FB6_15  85    I/O     (b)
(unused)              0       0   \/5   0     FB6_16        (b)     (b)
SDRAM/ram_state_FSM_FFd4
                     15      10<-   0   0     FB6_17  86    I/O     (b)
(unused)              0       0   /\5   0     FB6_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>           18: AUTOCONFIG/ac_state<0>     35: SDRAM/ram_state_FSM_FFd3 
  2: ADDR<17>           19: AUTOCONFIG/ac_state<1>     36: SDRAM/ram_state_FSM_FFd4 
  3: ADDR<18>           20: AUTOCONFIG/ram_configured  37: SDRAM/refresh_request<1> 
  4: ADDR<19>           21: CFGIN_n                    38: SDRAM/refresh_timer<0> 
  5: ADDR<1>            22: DQMH                       39: SDRAM/refresh_timer<1> 
  6: ADDR<20>           23: DQML                       40: SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 
  7: ADDR<21>           24: LDS_n_sync<1>              41: SDRAM/refresh_timer<2> 
  8: ADDR<22>           25: MA<11>                     42: SDRAM/refresh_timer<3> 
  9: ADDR<23>           26: MA<9>                      43: SDRAM/timer_tRFC<0> 
 10: ADDR<2>            27: DBUS<12>.PIN               44: SDRAM/timer_tRFC<1> 
 11: ADDR<3>            28: RAMCS_n                    45: UDS_n_sync<1> 
 12: ADDR<4>            29: RESET_n                    46: autoconf_dtack 
 13: ADDR<5>            30: RW_sync<1>                 47: otherram_enabled 
 14: ADDR<6>            31: SDRAM/init_done            48: ram_enabled 
 15: ADDR<7>            32: SDRAM/init_refreshed       49: ranger_enabled 
 16: ADDR<8>            33: SDRAM/ram_state_FSM_FFd1   50: z2_state_FSM_FFd1 
 17: AUTOCONFIG/CFGOUT  34: SDRAM/ram_state_FSM_FFd2   51: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5         6 FB
Name                0----+----0----+----0----+----0----+----0----+----0----+----0 Inputs
DQMH                 .....................X......X...XXXX........X............... 7
SDRAM/ram_state_FSM_FFd2 
                     .XXX.XXXX..........X........XXX.XXXXX.....XX..X.XXX......... 22
DQML                 ......................XX....X...XXXX........................ 7
MA<9>                ...X.....................X..X...XXXX........................ 7
SDRAM/refresh_timer<1> 
                     .....................................XXXXX.................. 5
CAS_n                ............................X...XXXX........................ 5
MA<11>               ......X.................X...X...XXXX........................ 7
SDRAM/ram_state_FSM_FFd3 
                     .XXX.XXXX..........X........X.XXXXXXX.....XX..X.XXX......... 22
RAMCS_n              ...........................XX...XXXX........................ 6
RAS_n                ............................X...XXXX........................ 5
SDRAM/refresh_timer<2> 
                     .....................................XXXXX.................. 5
MEMW_n               ............................X...XXXX........................ 5
AUTOCONFIG/ctrl_base<0> 
                     XXXXXXXXXXXXXXXXXXX.X.....X.XX...............X.X.XX......... 27
SDRAM/ram_state_FSM_FFd4 
                     .XXX.XXXX..........X........XXX.XXXXX.....XX..X.XXX......... 22
                    0----+----1----+----2----+----3----+----4----+----5----+----6
                              0         0         0         0         0         0
*********************************** FB7  ***********************************
Number of function block inputs used/remaining:               42/12
Number of signals used by logic mapping into function block:  42
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\5   0     FB7_1         (b)     (b)
CKE                   3       0   /\2   0     FB7_2   50    I/O     O
SDRAM/refresh_request<0>
                      2       0   \/3   0     FB7_3         (b)     (b)
SDRAM/timer_tRFC<0>   4       3<- \/4   0     FB7_4         (b)     (b)
(unused)              0       0   \/5   0     FB7_5   52    I/O     (b)
$OpTx$$OpTx$FX_DC$425_INV$623
                     18      13<-   0   0     FB7_6   53    I/O     (b)
ram_enabled           1       0   /\4   0     FB7_7         (b)     (b)
BA<0>                 2       0   \/3   0     FB7_8   54    I/O     O
(unused)              0       0   \/5   0     FB7_9   55    I/O     (b)
ctrl_dout<3>         20      15<-   0   0     FB7_10        (b)     (b)
(unused)              0       0   /\5   0     FB7_11  56    I/O     (b)
BA<1>                 2       0   /\2   1     FB7_12  58    I/O     O
(unused)              0       0   \/5   0     FB7_13        (b)     (b)
(unused)              0       0   \/5   0     FB7_14  59    I/O     (b)
ctrl_dout<1>         20      15<-   0   0     FB7_15  60    I/O     (b)
(unused)              0       0   /\5   0     FB7_16        (b)     (b)
OVR_n                 1       0   \/4   0     FB7_17  61    I/O     O
ControlReg/dtack     16      11<-   0   0     FB7_18        (b)     (b)

Signals Used by Logic in Function Block
  1: ADDR<16>                                                                                                             15: ControlReg/dtack                    29: SDRAM/refresh_timer<2> 
  2: ADDR<17>                                                                                                             16: FLASH_A19_OBUF/FLASH_A19_OBUF_TRST  30: SDRAM/refresh_timer<3> 
  3: ADDR<18>                                                                                                             17: FLASH_BUSY_n                        31: SDRAM/timer_tRFC<0> 
  4: ADDR<19>                                                                                                             18: OVL                                 32: SDRAM/timer_tRFC<1> 
  5: ADDR<20>                                                                                                             19: RAM_J1                              33: autoconf_dtack 
  6: ADDR<21>                                                                                                             20: RAM_J2                              34: ctrl_dout<1> 
  7: ADDR<22>                                                                                                             21: RESET_n                             35: ctrl_dout<3> 
  8: ADDR<23>                                                                                                             22: RW_sync<1>                          36: ide_dtack 
  9: AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D  23: SDRAM/ram_state_FSM_FFd1            37: mapext_en 
 10: AUTOCONFIG/ctl_configured                                                                                            24: SDRAM/ram_state_FSM_FFd2            38: maprom_en 
 11: AUTOCONFIG/ctrl_base<0>                                                                                              25: SDRAM/ram_state_FSM_FFd3            39: otherram_enabled 
 12: AUTOCONFIG/ctrl_base<1>                                                                                              26: SDRAM/ram_state_FSM_FFd4            40: ram_dtack 
 13: AUTOCONFIG/ctrl_base<2>                                                                                              27: SDRAM/refresh_timer<0>              41: z2_state_FSM_FFd1 
 14: AUTOCONFIG/ctrl_base<3>                                                                                              28: SDRAM/refresh_timer<1>              42: z2_state_FSM_FFd2 

Signal                        1         2         3         4         5 FB
Name                0----+----0----+----0----+----0----+----0----+----0 Inputs
CKE                  ....................X.XX.X..............XX........ 6
SDRAM/refresh_request<0> 
                     ....................X.....XXXX.................... 5
SDRAM/timer_tRFC<0>  ....................X.XXXX....XX.................. 7
$OpTx$$OpTx$FX_DC$425_INV$623 
                     XXXXXXXXXXXX.X...X...X..........X..XXXXXX......... 22
ram_enabled          ..................XX.............................. 2
BA<0>                ......X.............X.XXX......................... 5
ctrl_dout<3>         XXXXXXXX.XXXXXX.X...XX............X.....XX........ 20
BA<1>                .......X............X.XXX......................... 5
ctrl_dout<1>         XXXXXXXX.XXXXXX.....XX...........X....X.XX........ 20
OVR_n                ...............X.................................. 1
ControlReg/dtack     XXXXXXXX.XXXXXX.....X...................XX........ 17
                    0----+----1----+----2----+----3----+----4----+----5
                              0         0         0         0         0
*********************************** FB8  ***********************************
Number of function block inputs used/remaining:               32/22
Number of signals used by logic mapping into function block:  32
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
UDS_n_sync<1>         2       0     0   3     FB8_1         (b)     (b)
IOR_n                 2       0     0   3     FB8_2   63    I/O     O
UDS_n_sync<0>         2       0     0   3     FB8_3         (b)     (b)
SDRAM/refresh_timer<3>
                      2       0     0   3     FB8_4         (b)     (b)
SDRAM/refresh_request<1>
                      2       0     0   3     FB8_5   64    I/O     (b)
RW_sync<1>            2       0     0   3     FB8_6   65    I/O     (b)
RW_sync<0>            2       0     0   3     FB8_7         (b)     (b)
LDS_n_sync<1>         2       0     0   3     FB8_8   66    I/O     (b)
LDS_n_sync<0>         2       0     0   3     FB8_9   67    I/O     (b)
IDE/ds_delay<2>       2       0     0   3     FB8_10        (b)     (b)
IOW_n                 2       0     0   3     FB8_11  68    I/O     O
IDE/ds_delay<1>       2       0     0   3     FB8_12  70    I/O     (b)
IDE/ds_delay<0>       2       0     0   3     FB8_13        (b)     (b)
AS_n_sync<1>          2       0     0   3     FB8_14  71    I/O     (b)
SDRAM/timer_tRFC<1>   3       0     0   2     FB8_15  72    I/O     (b)
SDRAM/refreshing      3       0     0   2     FB8_16        (b)     (b)
AUTOCONFIG/CFGOUT     3       0     0   2     FB8_17  73    I/O     (b)
z2_state_FSM_FFd1     4       0     0   1     FB8_18        (b)     (b)

Signals Used by Logic in Function Block
  1: AS_n_sync<0>            12: RESET_n                                                   23: SDRAM/refresh_timer<2> 
  2: AS_n_sync<1>            13: RW                                                        24: SDRAM/refresh_timer<3> 
  3: AS_n_sync<2>            14: RW_sync<0>                                                25: SDRAM/refreshing 
  4: AUTOCONFIG/ac_state<0>  15: SDRAM/ram_state_FSM_FFd1                                  26: SDRAM/timer_tRFC<0> 
  5: AUTOCONFIG/ac_state<1>  16: SDRAM/ram_state_FSM_FFd2                                  27: SDRAM/timer_tRFC<1> 
  6: IDE/ds_delay<0>         17: SDRAM/ram_state_FSM_FFd3                                  28: UDS_n 
  7: IDE/ds_delay<1>         18: SDRAM/ram_state_FSM_FFd4                                  29: UDS_n_sync<0> 
  8: IDE/ds_delay<2>         19: SDRAM/refresh_request<0>                                  30: UDS_n_sync<1> 
  9: LDS_n                   20: SDRAM/refresh_timer<0>                                    31: z2_state_FSM_FFd1 
 10: LDS_n_sync<0>           21: SDRAM/refresh_timer<1>                                    32: z2_state_FSM_FFd2 
 11: LDS_n_sync<1>           22: SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
UDS_n_sync<1>        ...........X................X........... 2
IOR_n                ..X.........X........................... 2
UDS_n_sync<0>        ...........X...............X............ 2
SDRAM/refresh_timer<3> 
                     ...................XXXXX................ 5
SDRAM/refresh_request<1> 
                     ...........X......X..................... 2
RW_sync<1>           ...........X.X.......................... 2
RW_sync<0>           ...........XX........................... 2
LDS_n_sync<1>        .........X.X............................ 2
LDS_n_sync<0>        ........X..X............................ 2
IDE/ds_delay<2>      ..X...X................................. 2
IOW_n                ..X....X....X........................... 3
IDE/ds_delay<1>      ..X..X.................................. 2
IDE/ds_delay<0>      ..X.......X..................X.......... 3
AS_n_sync<1>         X..........X............................ 2
SDRAM/timer_tRFC<1>  ...........X..XXXX.......XX............. 7
SDRAM/refreshing     ...........X..XXXX......X............... 6
AUTOCONFIG/CFGOUT    .X.XX......X............................ 4
z2_state_FSM_FFd1    .X........XX.................XXX........ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

$OpTx$$OpTx$FX_DC$425_INV$623 = z2_state_FSM_FFd1 & autoconf_dtack
	# z2_state_FSM_FFd1 & ram_dtack
	# z2_state_FSM_FFd1 & ide_dtack
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & z2_state_FSM_FFd1
;Imported pterms FB7_5
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & z2_state_FSM_FFd1
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	z2_state_FSM_FFd1 & RW_sync<1> & OVL & maprom_en
;Imported pterms FB7_4
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
;Imported pterms FB7_7
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D;    

$OpTx$FX_DC$424 = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
;Imported pterms FB1_15
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
;Imported pterms FB1_14
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
;Imported pterms FB1_17
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & ADDR<16> & 
	AUTOCONFIG/ctl_configured & AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<18> & ADDR<17> & ADDR<22> & !ADDR<16> & 
	AUTOCONFIG/ctl_configured & !AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & 
	!AUTOCONFIG/ctrl_base<2> & !AUTOCONFIG/ctrl_base<3>;    

AS_n_sync<0>.D = AS_n;
   AS_n_sync<0>.CLK = MEMCLK;	// GCK
   AS_n_sync<0>.AP = !RESET_n;    

AS_n_sync<1>.D = AS_n_sync<0>;
   AS_n_sync<1>.CLK = MEMCLK;	// GCK
   AS_n_sync<1>.AP = !RESET_n;    

AS_n_sync<2>.D = AS_n_sync<1>;
   AS_n_sync<2>.CLK = MEMCLK;	// GCK
   AS_n_sync<2>.AP = !RESET_n;    

!AUTOCONFIG/CFGOUT.D = AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1>;
   AUTOCONFIG/CFGOUT.CLK = AS_n_sync<1>;
   AUTOCONFIG/CFGOUT.AP = !RESET_n;    

AUTOCONFIG/ac_state<0>.T = Vcc;
   AUTOCONFIG/ac_state<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<0>.AR = !RESET_n;
   AUTOCONFIG/ac_state<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<4> & ADDR<6> & ADDR<3> & !ADDR<1> & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ac_state<1>.T = AUTOCONFIG/ac_state<0>;
   AUTOCONFIG/ac_state<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ac_state<1>.AR = !RESET_n;
   AUTOCONFIG/ac_state<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & 
	!ADDR<4> & ADDR<6> & ADDR<3> & !ADDR<1> & ADDR<22> & 
	!ADDR<16> & z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & 
	z2_state_FSM_FFd2 & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ctl_configured.D = Vcc;
   AUTOCONFIG/ctl_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctl_configured.AR = !RESET_n;
   AUTOCONFIG/ctl_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ctrl_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ctrl_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ctrl_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ctrl_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ctrl_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ctrl_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ctrl_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ctrl_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ctrl_base<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ide_base<0>.D = DBUS<12>.PIN;
   AUTOCONFIG/ide_base<0>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<0>.AR = !RESET_n;
   AUTOCONFIG/ide_base<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ide_base<1>.D = DBUS<13>.PIN;
   AUTOCONFIG/ide_base<1>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<1>.AR = !RESET_n;
   AUTOCONFIG/ide_base<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ide_base<2>.D = DBUS<14>.PIN;
   AUTOCONFIG/ide_base<2>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<2>.AR = !RESET_n;
   AUTOCONFIG/ide_base<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ide_base<3>.D = DBUS<15>.PIN;
   AUTOCONFIG/ide_base<3>.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_base<3>.AR = !RESET_n;
   AUTOCONFIG/ide_base<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ide_configured.D = Vcc;
   AUTOCONFIG/ide_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ide_configured.AR = !RESET_n;
   AUTOCONFIG/ide_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

AUTOCONFIG/ram_configured.D = Vcc;
   AUTOCONFIG/ram_configured.CLK = MEMCLK;	// GCK
   AUTOCONFIG/ram_configured.AR = !RESET_n;
   AUTOCONFIG/ram_configured.CE = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & ADDR<19> & !ADDR<18> & 
	!ADDR<17> & !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & ADDR<3> & !ADDR<1> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & !ADDR<2> & ram_enabled & !CFGIN_n;    

BA<0>.D = ADDR<22>;
   BA<0>.CLK = MEMCLK;	// GCK
   BA<0>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

BA<1>.D = ADDR<23>;
   BA<1>.CLK = MEMCLK;	// GCK
   BA<1>.CE = RESET_n & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;    

!CAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4;
   CAS_n.CLK = MEMCLK;	// GCK
   CAS_n.CE = RESET_n;    

CKE.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2;
   CKE.CLK = MEMCLK;	// GCK
   CKE.AP = !RESET_n;
   CKE.CE = !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4;    

!ControlReg/dtack.T = !ADDR<23> & !ControlReg/dtack
	# !ADDR<21> & !ControlReg/dtack
	# !ADDR<20> & !ControlReg/dtack
	# !ControlReg/dtack & !AUTOCONFIG/ctl_configured
;Imported pterms FB7_1
	# ADDR<18> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<2>
	# !ADDR<18> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<1>
	# !ADDR<16> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<0>
;Imported pterms FB7_2
	# ADDR<19> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & !ControlReg/dtack & 
	AUTOCONFIG/ctrl_base<3>
;Imported pterms FB7_17
	# !ADDR<22> & !ControlReg/dtack
	# !z2_state_FSM_FFd1 & !ControlReg/dtack
	# !z2_state_FSM_FFd2 & !ControlReg/dtack
	# ADDR<16> & !ControlReg/dtack & 
	!AUTOCONFIG/ctrl_base<0>;
   ControlReg/dtack.CLK = MEMCLK;	// GCK
   ControlReg/dtack.AR = !RESET_n;    

!ControlReg/mapext_next.T = DBUS<12>.PIN & ControlReg/mapext_next
	# !DBUS<12>.PIN & !ControlReg/mapext_next
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB5_1
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !z2_state_FSM_FFd2
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB5_2
	# !DBUS<14>.PIN
;Imported pterms FB5_17
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB5_16
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# RW_sync<1>
	# ControlReg/dtack;
   ControlReg/mapext_next.CLK = MEMCLK;	// GCK    

!ControlReg/maprom_next.T = DBUS<12>.PIN & ControlReg/maprom_next
	# !DBUS<12>.PIN & !ControlReg/maprom_next
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB5_12
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB5_11
	# !RESET_n
	# !z2_state_FSM_FFd1
	# RW_sync<1>
;Imported pterms FB5_14
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !z2_state_FSM_FFd2
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB5_15
	# !DBUS<15>.PIN
	# !ADDR<22>
	# ControlReg/dtack;
   ControlReg/maprom_next.CLK = MEMCLK;	// GCK    

DBUS<12> = ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<0> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;
   DBUS<12>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$424;    

DBUS<13> = !ADDR<21> & ctrl_dout<1>
	# !ADDR<19> & ctrl_dout<1>
	# !AUTOCONFIG/CFGOUT & ctrl_dout<1>
	# ctrl_dout<1> & !ram_enabled
;Imported pterms FB1_1
	# !ADDR<23> & ctrl_dout<1>
	# ADDR<20> & ctrl_dout<1>
	# ADDR<18> & ctrl_dout<1>
	# !ADDR<22> & ctrl_dout<1>
	# ADDR<16> & ctrl_dout<1>
;Imported pterms FB1_3
	# ADDR<17> & ctrl_dout<1>
	# ctrl_dout<1> & CFGIN_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<1> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;
   DBUS<13>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$424;    

DBUS<14> = ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<2> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;
   DBUS<14>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$424;    

DBUS<15> = !ADDR<21> & ctrl_dout<3>
	# !ADDR<19> & ctrl_dout<3>
	# !AUTOCONFIG/CFGOUT & ctrl_dout<3>
	# ctrl_dout<3> & !ram_enabled
;Imported pterms FB1_4
	# ADDR<20> & ctrl_dout<3>
	# ADDR<18> & ctrl_dout<3>
	# ADDR<16> & ctrl_dout<3>
;Imported pterms FB1_6
	# !ADDR<23> & ctrl_dout<3>
	# ADDR<17> & ctrl_dout<3>
	# !ADDR<22> & ctrl_dout<3>
	# ctrl_dout<3> & CFGIN_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	autoconfig_dout<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;
   DBUS<15>.OE = RESET_n & RW & !UDS_n & $OpTx$FX_DC$424;    

DQMH.D = DQMH & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB6_1
	# DQMH & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQMH & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & UDS_n_sync<1>;
   DQMH.CLK = MEMCLK;	// GCK
   DQMH.AP = !RESET_n;    

DQML.D = DQML & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & LDS_n_sync<1>
;Imported pterms FB6_6
	# DQML & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# DQML & SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd4;
   DQML.CLK = MEMCLK;	// GCK
   DQML.AP = !RESET_n;    

DTACK_n = Gnd;
   DTACK_n.OE = dtack & FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

FLASH_A19 = ;Imported pterms FB3_16
	  ;    

FLASH_A19_OBUF/FLASH_A19_OBUF_TRST = AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<21> & !ADDR<20> & !ADDR<22>
	# ADDR<23> & ADDR<21> & !ADDR<17> & !ADDR<22>
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
;Imported pterms FB3_2
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & maprom_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	RW_sync<1> & OVL & maprom_en
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & ADDR<18> & !ADDR<17> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & !ADDR<16> & !AS_n & AUTOCONFIG/CFGOUT & 
	ram_enabled & !CFGIN_n
;Imported pterms FB3_3
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
;Imported pterms FB3_18
	# ADDR<23> & ADDR<21> & !ADDR<19> & !ADDR<22>
	# ADDR<23> & ADDR<21> & !ADDR<18> & !ADDR<22>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	mapext_en
	# ADDR<23> & !ADDR<21> & !ADDR<20> & ADDR<22> & 
	ranger_enabled
	# ADDR<23> & !ADDR<21> & !ADDR<19> & ADDR<22> & 
	ranger_enabled
;Imported pterms FB3_17
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & !ADDR<16> & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & ADDR<16> & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !ADDR<18> & ADDR<17> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & !ADDR<18> & !ADDR<17> & 
	AUTOCONFIG/ide_configured & !AS_n & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D;    

!FLASH_CE_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & !AS_n
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & !AS_n
;Imported pterms FB3_4
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & !AS_n & maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & !AS_n & mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	RW_sync<1> & OVL & !AS_n & maprom_en;    

!IDE/ds_delay<0>.D = LDS_n_sync<1> & UDS_n_sync<1>;
   IDE/ds_delay<0>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<0>.AR = AS_n_sync<2>;    

IDE/ds_delay<1>.D = IDE/ds_delay<0>;
   IDE/ds_delay<1>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<1>.AR = AS_n_sync<2>;    

IDE/ds_delay<2>.D = IDE/ds_delay<1>;
   IDE/ds_delay<2>.CLK = MEMCLK;	// GCK
   IDE/ds_delay<2>.AR = AS_n_sync<2>;    

!IDEBUF_OE = ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
;Imported pterms FB2_10
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
;Imported pterms FB2_9
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
;Imported pterms FB2_8
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !AS_n & BERR_n;    

!IDECS1_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
;Imported pterms FB2_11
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
;Imported pterms FB2_13
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
;Imported pterms FB2_14
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	!ADDR<12>;    

!IDECS2_n = ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
;Imported pterms FB2_15
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
;Imported pterms FB2_16
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	AUTOCONFIG/ide_base<3> & ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
;Imported pterms FB2_17
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!AUTOCONFIG/ide_base<3> & !ADDR<19> & !ADDR<18> & !ADDR<17> & ADDR<22> & 
	!ADDR<16> & AUTOCONFIG/ide_configured & !ADDR<15> & !ADDR<14> & 
	ADDR<12>;    

IDE_ROMEN = !AUTOCONFIG/ide_configured
;Imported pterms FB2_18
	# !ADDR<23>
	# !ADDR<21>
	# ADDR<20>
	# !ADDR<22>
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
;Imported pterms FB2_1
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
;Imported pterms FB2_2
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>
	# !ADDR<15> & !ADDR<14>;    

IOR_n.D = !RW;
   IOR_n.CLK = MEMCLK;	// GCK
   IOR_n.AP = AS_n_sync<2>;    

!IOW_n.D = !IDE/ds_delay<2> & !RW;
   IOW_n.CLK = MEMCLK;	// GCK
   IOW_n.AP = AS_n_sync<2>;    

LDS_n_sync<0>.D = LDS_n;
   LDS_n_sync<0>.CLK = MEMCLK;	// GCK
   LDS_n_sync<0>.AP = !RESET_n;    

LDS_n_sync<1>.D = LDS_n_sync<0>;
   LDS_n_sync<1>.CLK = MEMCLK;	// GCK
   LDS_n_sync<1>.AP = !RESET_n;    

MA<0>.D = MA<0> & SDRAM/ram_state_FSM_FFd3
	# ADDR<1> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# MA<0> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB4_4
	# ADDR<1> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<10>;
   MA<0>.CLK = MEMCLK;	// GCK
   MA<0>.CE = RESET_n;    

MA<1>.D = MA<1> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<2>
	# MA<1> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<11>
;Imported pterms FB4_5
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<2>;
   MA<1>.CLK = MEMCLK;	// GCK
   MA<1>.CE = RESET_n;    

MA<2>.D = MA<2> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB4_7
	# ADDR<3> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<3> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<2> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<12>;
   MA<2>.CLK = MEMCLK;	// GCK
   MA<2>.CE = RESET_n;    

MA<3>.D = MA<3> & SDRAM/ram_state_FSM_FFd3
	# ADDR<4> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB4_8
	# ADDR<4> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<3> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<13>;
   MA<3>.CLK = MEMCLK;	// GCK
   MA<3>.CE = RESET_n;    

MA<4>.D = MA<4> & SDRAM/ram_state_FSM_FFd3
	# ADDR<5> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
;Imported pterms FB4_12
	# ADDR<5> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<4> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<14>;
   MA<4>.CLK = MEMCLK;	// GCK
   MA<4>.CE = RESET_n;    

MA<5>.D = MA<5> & SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
	# ADDR<6> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB4_1
	# MA<5> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<15>;
   MA<5>.CLK = MEMCLK;	// GCK
   MA<5>.CE = RESET_n;    

MA<6>.D = MA<6> & SDRAM/ram_state_FSM_FFd3
;Imported pterms FB4_13
	# ADDR<7> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<7> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# ADDR<16> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<6> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<6>.CLK = MEMCLK;	// GCK
   MA<6>.CE = RESET_n;    

MA<7>.D = MA<7> & SDRAM/ram_state_FSM_FFd3
	# ADDR<8> & !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# ADDR<17> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<7> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB4_15
	# ADDR<8> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<7>.CLK = MEMCLK;	// GCK
   MA<7>.CE = RESET_n;    

MA<8>.D = MA<8> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & ADDR<9>
	# MA<8> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_3
	# ADDR<18> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & ADDR<9>;
   MA<8>.CLK = MEMCLK;	// GCK
   MA<8>.CE = RESET_n;    

MA<9>.D = MA<9> & SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB6_7
	# ADDR<19> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# MA<9> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4;
   MA<9>.CLK = MEMCLK;	// GCK
   MA<9>.CE = RESET_n;    

MA<10>.D = MA<10> & !SDRAM/ram_state_FSM_FFd2
	# MA<10> & SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
;Imported pterms FB1_8
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4
;Imported pterms FB1_10
	# ADDR<20> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<10>.CLK = MEMCLK;	// GCK
   MA<10>.CE = RESET_n;    

MA<11>.D = MA<11> & SDRAM/ram_state_FSM_FFd3
	# MA<11> & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB6_8
	# ADDR<21> & !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3;
   MA<11>.CLK = MEMCLK;	// GCK
   MA<11>.CE = RESET_n;    

!MEMW_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   MEMW_n.CLK = MEMCLK;	// GCK
   MEMW_n.CE = RESET_n;    

OVL.D = Gnd;
   OVL.CLK = MEMCLK;	// GCK
   OVL.AP = !RESET_n;
   OVL.CE = ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<18> & ADDR<17> & !ADDR<22> & ADDR<16> & !RW_sync<1> & 
	!AS_n_sync<1>;    

OVR_n = Gnd;
   OVR_n.OE = FLASH_A19_OBUF/FLASH_A19_OBUF_TRST;    

RAMCS_n.T = RAMCS_n & !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3
;Imported pterms FB6_12
	# !RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4
	# RAMCS_n & SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAMCS_n.CLK = MEMCLK;	// GCK
   RAMCS_n.AP = !RESET_n;    

!RAMOE_n = RESET_n & AUTOCONFIG/ram_configured & !AS_n & 
	BERR_n
	# ADDR<23> & ADDR<21> & !ADDR<20> & RESET_n & 
	otherram_enabled & !ADDR<22> & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<19> & !ADDR<22> & !AS_n & BERR_n
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<18> & !ADDR<22> & !AS_n & BERR_n
;Imported pterms FB3_10
	# ADDR<23> & ADDR<21> & RESET_n & 
	otherram_enabled & !ADDR<17> & !ADDR<22> & !AS_n & BERR_n
	# ADDR<23> & !ADDR<21> & !ADDR<20> & RESET_n & 
	ADDR<22> & !AS_n & ranger_enabled & BERR_n
	# ADDR<23> & !ADDR<21> & RESET_n & !ADDR<19> & 
	ADDR<22> & !AS_n & ranger_enabled & BERR_n;    

!RAS_n.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd2 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB6_13
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;
   RAS_n.CLK = MEMCLK;	// GCK
   RAS_n.CE = RESET_n;    

RW_sync<0>.D = RW;
   RW_sync<0>.CLK = MEMCLK;	// GCK
   RW_sync<0>.AP = !RESET_n;    

RW_sync<1>.D = RW_sync<0>;
   RW_sync<1>.CLK = MEMCLK;	// GCK
   RW_sync<1>.AP = !RESET_n;    

SDRAM/init_done.D = Vcc;
   SDRAM/init_done.CLK = MEMCLK;	// GCK
   SDRAM/init_done.AR = !RESET_n;
   SDRAM/init_done.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4;    

SDRAM/init_refreshed.D = Vcc;
   SDRAM/init_refreshed.CLK = MEMCLK;	// GCK
   SDRAM/init_refreshed.AR = !RESET_n;
   SDRAM/init_refreshed.CE = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & !SDRAM/init_refreshed;    

SDRAM/ram_state_FSM_FFd1.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
;Imported pterms FB5_9
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & AUTOCONFIG/ram_configured
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
;Imported pterms FB5_10
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<20> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	ranger_enabled
	# ADDR<23> & !ADDR<21> & !ADDR<19> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	ranger_enabled;
   SDRAM/ram_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd1.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd2.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd1
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & RW_sync<1>
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & !z2_state_FSM_FFd2
;Imported pterms FB6_2
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1>
	# !ADDR<23> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & SDRAM/init_done & 
	!SDRAM/timer_tRFC<0>
;Imported pterms FB6_4
	# ADDR<21> & ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# !ADDR<21> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured
	# !otherram_enabled & !ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured
	# ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/refresh_request<1> & 
	!AUTOCONFIG/ram_configured & !ranger_enabled
	# ADDR<20> & ADDR<19> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured
;Imported pterms FB6_5
	# ADDR<20> & ADDR<19> & ADDR<18> & ADDR<17> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & 
	!SDRAM/refresh_request<1> & !AUTOCONFIG/ram_configured;
   SDRAM/ram_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd2.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd3.D = !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1> & 
	AUTOCONFIG/ram_configured
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & !SDRAM/init_done & 
	!SDRAM/timer_tRFC<0> & SDRAM/init_refreshed
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
;Imported pterms FB6_9
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
;Imported pterms FB6_11
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & !SDRAM/refresh_request<1>
	# ADDR<23> & !ADDR<21> & !ADDR<20> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled
	# ADDR<23> & !ADDR<21> & !ADDR<19> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd2 & 
	!SDRAM/refresh_request<1> & ranger_enabled;
   SDRAM/ram_state_FSM_FFd3.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd3.AR = !RESET_n;    

!SDRAM/ram_state_FSM_FFd4.D = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd4
	# !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & !SDRAM/ram_state_FSM_FFd4
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/refresh_request<1>
;Imported pterms FB6_16
	# SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & 
	AUTOCONFIG/ram_configured
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & z2_state_FSM_FFd1 & RW_sync<1> & 
	z2_state_FSM_FFd2
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1> & 
	!SDRAM/init_done & !SDRAM/timer_tRFC<0>
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	otherram_enabled & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
;Imported pterms FB6_18
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<19> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<18> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & otherram_enabled & 
	!ADDR<17> & !ADDR<22> & SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2
	# ADDR<23> & !ADDR<21> & !ADDR<20> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled
	# ADDR<23> & !ADDR<21> & !ADDR<19> & ADDR<22> & 
	SDRAM/ram_state_FSM_FFd1 & !SDRAM/ram_state_FSM_FFd2 & 
	SDRAM/ram_state_FSM_FFd3 & z2_state_FSM_FFd2 & ranger_enabled;
   SDRAM/ram_state_FSM_FFd4.CLK = MEMCLK;	// GCK
   SDRAM/ram_state_FSM_FFd4.AR = !RESET_n;    

SDRAM/refresh_request<0>.D = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_request<0>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<0>.AR = !RESET_n;    

SDRAM/refresh_request<1>.D = SDRAM/refresh_request<0>;
   SDRAM/refresh_request<1>.CLK = MEMCLK;	// GCK
   SDRAM/refresh_request<1>.AR = !RESET_n;    

!SDRAM/refresh_timer<0>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & !SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<0>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<0>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

!SDRAM/refresh_timer<1>.T = SDRAM/refresh_timer<0>
	# !SDRAM/refresh_timer<1> & !SDRAM/refresh_timer<2> & 
	!SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<1>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<1>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT = RESET_n & !SDRAM/refreshing;    

SDRAM/refresh_timer<2>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<2>
	# !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<2>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<2>.AP = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refresh_timer<3>.T = !SDRAM/refresh_timer<0> & !SDRAM/refresh_timer<1> & 
	!SDRAM/refresh_timer<2> & SDRAM/refresh_timer<3>;
   SDRAM/refresh_timer<3>.CLK = ECLK;	// GCK
   SDRAM/refresh_timer<3>.AR = 
	!SDRAM/refresh_timer<1>/SDRAM/refresh_timer<1>_RSTF__$INT;    

SDRAM/refreshing.T = SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & SDRAM/refreshing
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/refreshing;
   SDRAM/refreshing.CLK = MEMCLK;	// GCK
   SDRAM/refreshing.CE = RESET_n;    

SDRAM/timer_tRFC<0>.T = ;Imported pterms FB7_3
	  SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<0>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<0>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<0>.CE = RESET_n;    

SDRAM/timer_tRFC<1>.T = SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & !SDRAM/timer_tRFC<1>
	# SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	SDRAM/ram_state_FSM_FFd4 & SDRAM/timer_tRFC<1> & !SDRAM/timer_tRFC<0>;
   SDRAM/timer_tRFC<1>.CLK = MEMCLK;	// GCK
   SDRAM/timer_tRFC<1>.CE = RESET_n;    

UDS_n_sync<0>.D = UDS_n;
   UDS_n_sync<0>.CLK = MEMCLK;	// GCK
   UDS_n_sync<0>.AP = !RESET_n;    

UDS_n_sync<1>.D = UDS_n_sync<0>;
   UDS_n_sync<1>.CLK = MEMCLK;	// GCK
   UDS_n_sync<1>.AP = !RESET_n;    

autoconf_dtack.D = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;
   autoconf_dtack.CLK = MEMCLK;	// GCK
   autoconf_dtack.AR = !RESET_n;    

!autoconfig_dout<0>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<2>
;Imported pterms FB4_16
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
	# AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & !ADDR<3> & ADDR<1> & ADDR<2>
	# !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
	# !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<1> & !ADDR<2>
	# AUTOCONFIG/ac_state<1> & !autoconfig_dout<0> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<1> & !ADDR<2>;
   autoconfig_dout<0>.CLK = MEMCLK;	// GCK
   autoconfig_dout<0>.AR = !RESET_n;
   autoconfig_dout<0>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

!autoconfig_dout<1>.D = AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
;Imported pterms FB4_9
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<3> & ADDR<1> & !ADDR<2>
	# !AUTOCONFIG/ac_state<0> & AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
;Imported pterms FB4_11
	# AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>
	# AUTOCONFIG/ac_state<0> & !autoconfig_dout<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & !ADDR<3> & 
	!ADDR<2>;
   autoconfig_dout<1>.CLK = MEMCLK;	// GCK
   autoconfig_dout<1>.AR = !RESET_n;
   autoconfig_dout<1>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

!autoconfig_dout<2>.D = !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
;Imported pterms FB4_3
	# !AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !autoconfig_dout<2> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<3> & ADDR<1> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<6> & 
	!ADDR<3> & !ADDR<1> & ADDR<2>;
   autoconfig_dout<2>.CLK = MEMCLK;	// GCK
   autoconfig_dout<2>.AR = !RESET_n;
   autoconfig_dout<2>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

!autoconfig_dout<3>.D = !ADDR<8> & !ADDR<7> & !ADDR<5> & ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	!ADDR<6> & !ADDR<3> & ADDR<1>
	# !AUTOCONFIG/ac_state<0> & !AUTOCONFIG/ac_state<1> & 
	!ADDR<8> & !ADDR<7> & !ADDR<4> & !ADDR<6> & ADDR<3> & 
	!ADDR<1> & !ADDR<2>
;Imported pterms FB4_17
	# !AUTOCONFIG/ac_state<0> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !AUTOCONFIG/ac_state<1> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !autoconfig_dout<3> & !ADDR<8> & !ADDR<7> & 
	!ADDR<5> & !ADDR<4> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & !ADDR<5> & !ADDR<4> & 
	ADDR<6> & !ADDR<3> & !ADDR<2>
	# !ADDR<8> & !ADDR<7> & ADDR<5> & !ADDR<4> & 
	!ADDR<6> & ADDR<3> & !ADDR<1> & !ADDR<2>;
   autoconfig_dout<3>.CLK = MEMCLK;	// GCK
   autoconfig_dout<3>.AR = !RESET_n;
   autoconfig_dout<3>.CE = ADDR<23> & ADDR<21> & !ADDR<20> & ADDR<19> & 
	!ADDR<18> & !ADDR<17> & ADDR<22> & !ADDR<16> & 
	z2_state_FSM_FFd1 & RW_sync<1> & !autoconf_dtack & z2_state_FSM_FFd2 & 
	AUTOCONFIG/CFGOUT & ram_enabled & !CFGIN_n;    

!ctrl_dout<1>.T = !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !RW_sync<1>
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB7_14
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# !z2_state_FSM_FFd2
	# ControlReg/dtack
;Imported pterms FB7_13
	# otherram_enabled & ctrl_dout<1>
	# !otherram_enabled & !ctrl_dout<1>
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB7_16
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>;
   ctrl_dout<1>.CLK = MEMCLK;	// GCK    

!ctrl_dout<3>.T = !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !RW_sync<1>
	# !AUTOCONFIG/ctl_configured
;Imported pterms FB7_9
	# !RESET_n
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# !z2_state_FSM_FFd2
	# ControlReg/dtack
;Imported pterms FB7_8
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
;Imported pterms FB7_11
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB7_12
	# FLASH_BUSY_n & ctrl_dout<3>
	# !FLASH_BUSY_n & !ctrl_dout<3>;
   ctrl_dout<3>.CLK = MEMCLK;	// GCK    

dtack.D = z2_state_FSM_FFd2 & dtack
	# z2_state_FSM_FFd1 & autoconf_dtack & 
	z2_state_FSM_FFd2
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ram_dtack
	# z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	ide_dtack
;Imported pterms FB3_12
	# z2_state_FSM_FFd1 & !AS_n_sync<1> & dtack
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!otherram_enabled & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<19> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<18> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
	# ADDR<23> & ADDR<21> & !otherram_enabled & 
	!ADDR<17> & !ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2
;Imported pterms FB3_11
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
;Imported pterms FB3_14
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<22> & z2_state_FSM_FFd1 & z2_state_FSM_FFd2 & 
	mapext_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	z2_state_FSM_FFd1 & RW_sync<1> & z2_state_FSM_FFd2 & OVL & 
	maprom_en
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
;Imported pterms FB3_15
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & ADDR<22> & ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!ADDR<17> & ADDR<22> & !ADDR<16> & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & AUTOCONFIG/ctl_configured & 
	!AUTOCONFIG/ctrl_base<0> & !AUTOCONFIG/ctrl_base<1> & !AUTOCONFIG/ctrl_base<3> & 
	!AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D;
   dtack.CLK = MEMCLK;	// GCK
   dtack.AR = !RESET_n;    

!ide_dtack.D = !ADDR<23>
	# !ADDR<21>
	# ADDR<20>
	# !AUTOCONFIG/ide_configured
;Imported pterms FB2_3
	# !ADDR<22>
	# !IORDY
	# !AUTOCONFIG/ide_base<0> & ADDR<16>
;Imported pterms FB2_5
	# AUTOCONFIG/ide_base<0> & !ADDR<16>
	# AUTOCONFIG/ide_base<1> & !ADDR<17>
	# !AUTOCONFIG/ide_base<1> & ADDR<17>
	# AUTOCONFIG/ide_base<2> & !ADDR<18>
	# !AUTOCONFIG/ide_base<2> & ADDR<18>
;Imported pterms FB2_6
	# AUTOCONFIG/ide_base<3> & !ADDR<19>
	# !AUTOCONFIG/ide_base<3> & ADDR<19>;
   ide_dtack.CLK = MEMCLK;	// GCK
   ide_dtack.AR = AS_n_sync<2>;    

!otherram_enabled.T = otherram_enabled & DBUS<12>.PIN
	# !otherram_enabled & !DBUS<12>.PIN
	# ADDR<19> & !AUTOCONFIG/ctrl_base<3>
	# !ADDR<19> & AUTOCONFIG/ctrl_base<3>
;Imported pterms FB5_5
	# ADDR<18> & !AUTOCONFIG/ctrl_base<2>
	# !ADDR<18> & AUTOCONFIG/ctrl_base<2>
	# ADDR<17> & !AUTOCONFIG/ctrl_base<1>
	# !ADDR<17> & AUTOCONFIG/ctrl_base<1>
	# !ADDR<16> & AUTOCONFIG/ctrl_base<0>
;Imported pterms FB5_4
	# !ADDR<22>
	# !z2_state_FSM_FFd1
	# RW_sync<1>
	# !z2_state_FSM_FFd2
	# ControlReg/dtack
;Imported pterms FB5_7
	# !ADDR<23>
	# !ADDR<21>
	# !ADDR<20>
	# !AUTOCONFIG/ctl_configured
	# ADDR<16> & !AUTOCONFIG/ctrl_base<0>
;Imported pterms FB5_8
	# !DBUS<13>.PIN;
   otherram_enabled.CLK = MEMCLK;	// GCK
   otherram_enabled.AR = !RESET_n;    

ram_dtack.T = ;Imported pterms FB2_7
	  !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd3 & 
	!SDRAM/ram_state_FSM_FFd4 & ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	SDRAM/ram_state_FSM_FFd2 & !SDRAM/ram_state_FSM_FFd3 & RW_sync<1> & 
	!ram_dtack
	# !SDRAM/ram_state_FSM_FFd1 & 
	!SDRAM/ram_state_FSM_FFd2 & SDRAM/ram_state_FSM_FFd4 & z2_state_FSM_FFd1 & 
	z2_state_FSM_FFd2 & !ram_dtack;
   ram_dtack.CLK = MEMCLK;	// GCK
   ram_dtack.AR = !RESET_n;    

!ram_enabled.D = !RAM_J2 & !RAM_J1;
   ram_enabled.CLK = RESET_n;	// GCK    

!z2_state_FSM_FFd1.D = !z2_state_FSM_FFd1 & !z2_state_FSM_FFd2
	# !z2_state_FSM_FFd2 & AS_n_sync<1>
	# !z2_state_FSM_FFd1 & LDS_n_sync<1> & 
	UDS_n_sync<1>;
   z2_state_FSM_FFd1.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd1.AR = !RESET_n;    

z2_state_FSM_FFd2.D = z2_state_FSM_FFd2 & !$OpTx$$OpTx$FX_DC$425_INV$623
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	AUTOCONFIG/ram_configured
	# !z2_state_FSM_FFd1 & !AS_n_sync<2> & 
	$OpTx$FX_DC$424
	# ADDR<23> & ADDR<21> & !ADDR<20> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
;Imported pterms FB3_6
	# ADDR<23> & ADDR<21> & !ADDR<19> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & !ADDR<18> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & !ADDR<17> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2>
	# ADDR<23> & ADDR<21> & ADDR<20> & !ADDR<19> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & mapext_en
	# ADDR<23> & !ADDR<21> & !ADDR<20> & ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & ranger_enabled
;Imported pterms FB3_5
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<18> & ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB3_8
	# ADDR<23> & !ADDR<21> & !ADDR<19> & ADDR<22> & 
	!z2_state_FSM_FFd1 & !AS_n_sync<2> & ranger_enabled
	# ADDR<23> & ADDR<21> & ADDR<20> & ADDR<19> & 
	ADDR<22> & !z2_state_FSM_FFd1 & !AS_n_sync<2> & maprom_en
	# !ADDR<23> & !ADDR<21> & !ADDR<20> & !ADDR<22> & 
	!z2_state_FSM_FFd1 & RW_sync<1> & !AS_n_sync<2> & OVL & maprom_en
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<18> & ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<18> & !ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
;Imported pterms FB3_9
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<18> & !ADDR<17> & ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<18> & ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<18> & ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & AUTOCONFIG/ide_base<2> & 
	ADDR<18> & !ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D
	# ADDR<23> & ADDR<21> & !ADDR<20> & 
	!AUTOCONFIG/ide_base<0> & !AUTOCONFIG/ide_base<1> & !AUTOCONFIG/ide_base<2> & 
	!ADDR<18> & !ADDR<17> & !ADDR<16> & !z2_state_FSM_FFd1 & 
	!AS_n_sync<2> & AUTOCONFIG/ide_configured & 
	!AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D;
   z2_state_FSM_FFd2.CLK = MEMCLK;	// GCK
   z2_state_FSM_FFd2.AR = !RESET_n;    

********** UnMapped Logic **********

** Buried Nodes **

AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000/AUTOCONFIG/Mcompar_ctrl_access_cmp_eq0000_or0001_xor0000_D = AUTOCONFIG/ctrl_base<2>
	$ ADDR<18>;    

AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0000_xor0000_D = AUTOCONFIG/ide_base<0>
	$ ADDR<16>;    

AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001/AUTOCONFIG/Mcompar_ide_access_cmp_eq0000_or0001_xor0001_D = AUTOCONFIG/ide_base<3>
	$ ADDR<19>;    

mapext_en.D = Gnd;
   mapext_en.CLK = Gnd;
   mapext_en.AP = !RESET_n & ControlReg/mapext_next;
   mapext_en.AR = !RESET_n & !ControlReg/mapext_next;    

maprom_en.D = Gnd;
   maprom_en.CLK = Gnd;
   maprom_en.AP = !RESET_n & ControlReg/maprom_next;
   maprom_en.AR = !RESET_n & !ControlReg/maprom_next;    

ranger_enabled.D = RAM_J1;
   ranger_enabled.CLK = RESET_n;	// GCK    

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : XC95144XL-10-TQ100
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : ON
Slew Rate                                   : SLOW
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
