/* Generated by Yosys 0.47+121 (git sha1 98b4affc4, g++ 13.2.0-23ubuntu4 -fPIC -O3) */

module dff_const1(clk, reset, q);
  input clk;
  wire clk;
  output q;
  reg q;
  input reset;
  wire reset;
  always @(posedge clk, posedge reset)
    if (reset) q <= 1'h0;
    else q <= 1'h1;
endmodule
