#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 30 01:37:21 2023
# Process ID: 167862
# Current directory: /home/antonina/Desktop/fpga_hiwi
# Command line: vivado
# Log file: /home/antonina/Desktop/fpga_hiwi/vivado.log
# Journal file: /home/antonina/Desktop/fpga_hiwi/vivado.jou
# Running On: antonina-PC, OS: Linux, CPU Frequency: 2589.338 MHz, CPU Physical cores: 16, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
open_project /home/antonina/Desktop/fpga_hiwi/project_2.xpr
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_simulation
source tb_fixed_lead_frac.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_signed_lead_count_log2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_signed_lead_count_log2.tcl
current_sim simulation_1
relaunch_sim
current_sim simulation_2
close_sim
relaunch_sim
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fixed_lead_frac [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_signed_lead_count_log2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top signed_lead_count_log2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_signed_lead_count_log2.tcl
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/notatki.mem w ]
add_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/notatki.mem
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fixed_lead_frac [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fixed_lead_frac [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source tb_fixed_lead_frac.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close [ open /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/lut_powers.vhd w ]
add_files /home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/lut_powers.vhd
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
launch_simulation
source tb_fixed_lead_frac.tcl
close_sim
launch_simulation
launch_simulation
source tb_fixed_lead_frac.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
