Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: VGAdisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGAdisplay.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGAdisplay"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : VGAdisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/s4jabbar/COE758/Project2/VGAdisplay.vhd" in Library work.
Entity <vgadisplay> compiled.
Entity <vgadisplay> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGAdisplay> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGAdisplay> in library <work> (Architecture <behavioral>).
Entity <VGAdisplay> analyzed. Unit <VGAdisplay> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGAdisplay>.
    Related source file is "/home/student2/s4jabbar/COE758/Project2/VGAdisplay.vhd".
WARNING:Xst:1780 - Signal <v_active> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rightPaddlePosX> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001001011000.
WARNING:Xst:653 - Signal <paddlewidth> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001100.
WARNING:Xst:653 - Signal <paddleheight> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001011010.
WARNING:Xst:653 - Signal <leftPaddlePosX> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000101000.
WARNING:Xst:1780 - Signal <h_active> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <delay> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_div> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DAC_CLK>.
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 10-bit subtractor for signal <$sub0001> created at line 171.
    Found 32-bit register for signal <ball_h>.
    Found 32-bit addsub for signal <ball_h$addsub0000>.
    Found 32-bit comparator greatequal for signal <ball_h$cmp_ge0000> created at line 228.
    Found 32-bit comparator greatequal for signal <ball_h$cmp_ge0001> created at line 224.
    Found 32-bit comparator greatequal for signal <ball_h$cmp_ge0002> created at line 222.
    Found 32-bit comparator greatequal for signal <ball_h$cmp_ge0003> created at line 222.
    Found 32-bit comparator lessequal for signal <ball_h$cmp_le0000> created at line 228.
    Found 32-bit comparator lessequal for signal <ball_h$cmp_le0001> created at line 224.
    Found 32-bit comparator lessequal for signal <ball_h$cmp_le0002> created at line 222.
    Found 32-bit comparator lessequal for signal <ball_h$cmp_le0003> created at line 222.
    Found 9-bit comparator lessequal for signal <ball_h$cmp_le0004> created at line 239.
    Found 32-bit register for signal <ball_v>.
    Found 32-bit addsub for signal <ball_v$addsub0000>.
    Found 1-bit register for signal <bDH<31>>.
    Found 32-bit comparator greatequal for signal <bDH_0$cmp_ge0000> created at line 267.
    Found 32-bit comparator greatequal for signal <bDH_0$cmp_ge0001> created at line 273.
    Found 32-bit comparator greatequal for signal <bDH_0$cmp_ge0002> created at line 280.
    Found 32-bit comparator greatequal for signal <bDH_0$cmp_ge0003> created at line 280.
    Found 32-bit comparator greatequal for signal <bDH_0$cmp_ge0004> created at line 287.
    Found 10-bit comparator greater for signal <bDH_0$cmp_gt0000> created at line 239.
    Found 9-bit comparator greater for signal <bDH_0$cmp_gt0001> created at line 239.
    Found 32-bit comparator greater for signal <bDH_0$cmp_gt0002> created at line 287.
    Found 32-bit comparator greater for signal <bDH_0$cmp_gt0003> created at line 287.
    Found 32-bit comparator greater for signal <bDH_0$cmp_gt0004> created at line 280.
    Found 32-bit comparator greater for signal <bDH_0$cmp_gt0005> created at line 273.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0000> created at line 267.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0001> created at line 267.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0002> created at line 273.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0003> created at line 280.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0004> created at line 287.
    Found 32-bit comparator lessequal for signal <bDH_0$cmp_le0005> created at line 287.
    Found 10-bit comparator less for signal <bDH_0$cmp_lt0000> created at line 239.
    Found 9-bit comparator less for signal <bDH_0$cmp_lt0001> created at line 239.
    Found 32-bit comparator less for signal <bDH_0$cmp_lt0002> created at line 287.
    Found 32-bit comparator less for signal <bDH_0$cmp_lt0003> created at line 280.
    Found 32-bit comparator less for signal <bDH_0$cmp_lt0004> created at line 280.
    Found 32-bit comparator less for signal <bDH_0$cmp_lt0005> created at line 273.
    Found 32-bit comparator less for signal <bDH_0$cmp_lt0006> created at line 273.
    Found 32-bit subtractor for signal <bDH_0$sub0000> created at line 287.
    Found 1-bit register for signal <bDV<31>>.
    Found 32-bit comparator greatequal for signal <bDV_0$cmp_ge0000> created at line 255.
    Found 32-bit comparator greater for signal <bDV_0$cmp_gt0000> created at line 258.
    Found 32-bit comparator lessequal for signal <bDV_0$cmp_le0000> created at line 258.
    Found 32-bit comparator greater for signal <Bout$cmp_gt0000> created at line 224.
    Found 32-bit comparator less for signal <Bout$cmp_lt0000> created at line 224.
    Found 32-bit comparator less for signal <Bout$cmp_lt0001> created at line 196.
    Found 9-bit comparator greatequal for signal <Gout$cmp_ge0000> created at line 171.
    Found 32-bit comparator greater for signal <Gout$cmp_gt0000> created at line 190.
    Found 10-bit comparator greater for signal <Gout$cmp_gt0001> created at line 171.
    Found 6-bit comparator greater for signal <Gout$cmp_gt0002> created at line 171.
    Found 10-bit comparator greater for signal <Gout$cmp_gt0003> created at line 176.
    Found 9-bit comparator greater for signal <Gout$cmp_gt0004> created at line 176.
    Found 10-bit comparator less for signal <Gout$cmp_lt0000> created at line 171.
    Found 9-bit comparator less for signal <Gout$cmp_lt0001> created at line 171.
    Found 10-bit comparator less for signal <Gout$cmp_lt0002> created at line 176.
    Found 9-bit comparator less for signal <Gout$cmp_lt0003> created at line 176.
    Found 32-bit comparator greatequal for signal <H$cmp_ge0000> created at line 134.
    Found 32-bit comparator lessequal for signal <H$cmp_le0000> created at line 134.
    Found 10-bit register for signal <HPos>.
    Found 32-bit up counter for signal <hsync>.
    Found 32-bit updown counter for signal <leftPaddlePosY>.
    Found 10-bit comparator greatequal for signal <leftPaddlePosY$cmp_ge0000> created at line 213.
    Found 9-bit comparator greatequal for signal <leftPaddlePosY$cmp_ge0001> created at line 213.
    Found 32-bit comparator greater for signal <leftPaddlePosY$cmp_gt0000> created at line 217.
    Found 10-bit comparator lessequal for signal <leftPaddlePosY$cmp_le0000> created at line 213.
    Found 9-bit comparator lessequal for signal <leftPaddlePosY$cmp_le0001> created at line 213.
    Found 32-bit comparator less for signal <leftPaddlePosY$cmp_lt0000> created at line 213.
    Found 32-bit adder for signal <leftPaddlePosY$sub0000> created at line 213.
    Found 1-bit register for signal <pixel_clk>.
    Found 32-bit updown counter for signal <rightPaddlePosY>.
    Found 32-bit comparator greater for signal <rightPaddlePosY$cmp_gt0000> created at line 208.
    Found 32-bit comparator less for signal <rightPaddlePosY$cmp_lt0000> created at line 204.
    Found 32-bit adder for signal <Rout$add0000> created at line 222.
    Found 32-bit adder for signal <Rout$add0001> created at line 222.
    Found 32-bit adder for signal <Rout$add0002> created at line 196.
    Found 32-bit adder for signal <Rout$add0003> created at line 190.
    Found 32-bit adder for signal <Rout$add0004> created at line 190.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0000> created at line 163.
    Found 9-bit comparator greatequal for signal <Rout$cmp_ge0001> created at line 163.
    Found 9-bit comparator greatequal for signal <Rout$cmp_ge0002> created at line 163.
    Found 10-bit comparator greatequal for signal <Rout$cmp_ge0003> created at line 166.
    Found 9-bit comparator greatequal for signal <Rout$cmp_ge0004> created at line 166.
    Found 9-bit comparator greatequal for signal <Rout$cmp_ge0005> created at line 166.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 222.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 222.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 196.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 196.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 190.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 190.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 163.
    Found 9-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 163.
    Found 9-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 163.
    Found 10-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 166.
    Found 9-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 166.
    Found 9-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 166.
    Found 32-bit comparator less for signal <Rout$cmp_lt0000> created at line 222.
    Found 32-bit comparator less for signal <Rout$cmp_lt0001> created at line 222.
    Found 32-bit comparator less for signal <Rout$cmp_lt0002> created at line 196.
    Found 32-bit comparator less for signal <Rout$cmp_lt0003> created at line 196.
    Found 32-bit comparator less for signal <Rout$cmp_lt0004> created at line 190.
    Found 32-bit comparator less for signal <Rout$cmp_lt0005> created at line 190.
    Found 32-bit subtractor for signal <Rout$sub0000> created at line 196.
    Found 32-bit comparator greatequal for signal <V$cmp_ge0000> created at line 140.
    Found 32-bit comparator lessequal for signal <V$cmp_le0000> created at line 140.
    Found 9-bit register for signal <VPos>.
    Found 32-bit up counter for signal <vsync>.
    Summary:
	inferred   4 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred  11 Adder/Subtractor(s).
	inferred  85 Comparator(s).
Unit <VGAdisplay> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 85
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 3
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 15
 32-bit comparator less                                : 15
 32-bit comparator lessequal                           : 13
 6-bit comparator greater                              : 1
 9-bit comparator greatequal                           : 6
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 32-bit adder                                          : 6
 32-bit addsub                                         : 2
 32-bit subtractor                                     : 2
 6-bit subtractor                                      : 1
# Counters                                             : 4
 32-bit up counter                                     : 2
 32-bit updown counter                                 : 2
# Registers                                            : 113
 Flip-Flops                                            : 113
# Comparators                                          : 85
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 10-bit comparator lessequal                           : 3
 32-bit comparator greatequal                          : 12
 32-bit comparator greater                             : 15
 32-bit comparator less                                : 15
 32-bit comparator lessequal                           : 13
 6-bit comparator greater                              : 1
 9-bit comparator greatequal                           : 6
 9-bit comparator greater                              : 2
 9-bit comparator less                                 : 3
 9-bit comparator lessequal                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <VGAdisplay> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_5> <Rout_6> <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <VGAdisplay> is equivalent to the following 7 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_5> <Gout_6> <Gout_7> 
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <VGAdisplay> is equivalent to the following 7 FFs/Latches, which will be removed : <Bout_1> <Bout_2> <Bout_3> <Bout_4> <Bout_5> <Bout_6> <Bout_7> 

Optimizing unit <VGAdisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block VGAdisplay, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 220
 Flip-Flops                                            : 220

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGAdisplay.ngr
Top Level Output File Name         : VGAdisplay
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 2148
#      GND                         : 1
#      INV                         : 85
#      LUT1                        : 209
#      LUT2                        : 432
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 24
#      LUT3_D                      : 7
#      LUT3_L                      : 3
#      LUT4                        : 223
#      LUT4_D                      : 6
#      LUT4_L                      : 12
#      MUXCY                       : 828
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 314
# FlipFlops/Latches                : 220
#      FD                          : 21
#      FDE                         : 130
#      FDR                         : 35
#      FDRE                        : 32
#      FDRS                        : 1
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      520  out of   4656    11%  
 Number of Slice Flip Flops:            220  out of   9312     2%  
 Number of 4 input LUTs:               1003  out of   9312    10%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pixel_clk1                         | BUFG                   | 218   |
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 9.620ns (Maximum Frequency: 103.947MHz)
   Minimum input arrival time before clock: 7.556ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pixel_clk1'
  Clock period: 9.620ns (frequency: 103.947MHz)
  Total number of paths / destination ports: 179646 / 447
-------------------------------------------------------------------------
Delay:               9.620ns (Levels of Logic = 37)
  Source:            HPos_3 (FF)
  Destination:       rightPaddlePosY_31 (FF)
  Source Clock:      pixel_clk1 rising
  Destination Clock: pixel_clk1 rising

  Data Path: HPos_3 to rightPaddlePosY_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.514   0.820  HPos_3 (HPos_3)
     LUT4:I3->O            1   0.612   0.387  leftPaddlePosY_cmp_le0000238_SW0 (N109)
     LUT4:I2->O            3   0.612   0.520  leftPaddlePosY_cmp_le0000238 (leftPaddlePosY_cmp_le0000)
     LUT4_D:I1->O          5   0.612   0.541  leftPaddlePosY_and00011 (N24)
     LUT4:I3->O           11   0.612   0.862  rightPaddlePosY_and0001_1 (rightPaddlePosY_and0001)
     LUT2:I1->O            1   0.612   0.000  Mcount_rightPaddlePosY_lut<0> (Mcount_rightPaddlePosY_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcount_rightPaddlePosY_cy<0> (Mcount_rightPaddlePosY_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<1> (Mcount_rightPaddlePosY_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<2> (Mcount_rightPaddlePosY_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<3> (Mcount_rightPaddlePosY_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<4> (Mcount_rightPaddlePosY_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<5> (Mcount_rightPaddlePosY_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<6> (Mcount_rightPaddlePosY_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<7> (Mcount_rightPaddlePosY_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<8> (Mcount_rightPaddlePosY_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<9> (Mcount_rightPaddlePosY_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_rightPaddlePosY_cy<10> (Mcount_rightPaddlePosY_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<11> (Mcount_rightPaddlePosY_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<12> (Mcount_rightPaddlePosY_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<13> (Mcount_rightPaddlePosY_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<14> (Mcount_rightPaddlePosY_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<15> (Mcount_rightPaddlePosY_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<16> (Mcount_rightPaddlePosY_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<17> (Mcount_rightPaddlePosY_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<18> (Mcount_rightPaddlePosY_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<19> (Mcount_rightPaddlePosY_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<20> (Mcount_rightPaddlePosY_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<21> (Mcount_rightPaddlePosY_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<22> (Mcount_rightPaddlePosY_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<23> (Mcount_rightPaddlePosY_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<24> (Mcount_rightPaddlePosY_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<25> (Mcount_rightPaddlePosY_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<26> (Mcount_rightPaddlePosY_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<27> (Mcount_rightPaddlePosY_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<28> (Mcount_rightPaddlePosY_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_rightPaddlePosY_cy<29> (Mcount_rightPaddlePosY_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_rightPaddlePosY_cy<30> (Mcount_rightPaddlePosY_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_rightPaddlePosY_xor<31> (Result<31>3)
     FDE:D                     0.268          rightPaddlePosY_31
    ----------------------------------------
    Total                      9.620ns (6.490ns logic, 3.130ns route)
                                       (67.5% logic, 32.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            pixel_clk (FF)
  Destination:       pixel_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: pixel_clk to pixel_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  pixel_clk (pixel_clk1)
     FDR:R                     0.795          pixel_clk
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pixel_clk1'
  Total number of paths / destination ports: 2368 / 128
-------------------------------------------------------------------------
Offset:              7.556ns (Levels of Logic = 36)
  Source:            SW0 (PAD)
  Destination:       leftPaddlePosY_31 (FF)
  Destination Clock: pixel_clk1 rising

  Data Path: SW0 to leftPaddlePosY_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.410  SW0_IBUF (SW0_IBUF)
     LUT3_D:I2->O          1   0.612   0.426  leftPaddlePosY_and0001_SW0_SW0 (N95)
     LUT4:I1->O           11   0.612   0.862  leftPaddlePosY_and0001_1 (leftPaddlePosY_and0001)
     LUT2:I1->O            1   0.612   0.000  Mcount_leftPaddlePosY_lut<0> (Mcount_leftPaddlePosY_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Mcount_leftPaddlePosY_cy<0> (Mcount_leftPaddlePosY_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<1> (Mcount_leftPaddlePosY_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<2> (Mcount_leftPaddlePosY_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<3> (Mcount_leftPaddlePosY_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<4> (Mcount_leftPaddlePosY_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<5> (Mcount_leftPaddlePosY_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<6> (Mcount_leftPaddlePosY_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<7> (Mcount_leftPaddlePosY_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<8> (Mcount_leftPaddlePosY_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<9> (Mcount_leftPaddlePosY_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Mcount_leftPaddlePosY_cy<10> (Mcount_leftPaddlePosY_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<11> (Mcount_leftPaddlePosY_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<12> (Mcount_leftPaddlePosY_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<13> (Mcount_leftPaddlePosY_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<14> (Mcount_leftPaddlePosY_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<15> (Mcount_leftPaddlePosY_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<16> (Mcount_leftPaddlePosY_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<17> (Mcount_leftPaddlePosY_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<18> (Mcount_leftPaddlePosY_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<19> (Mcount_leftPaddlePosY_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<20> (Mcount_leftPaddlePosY_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<21> (Mcount_leftPaddlePosY_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<22> (Mcount_leftPaddlePosY_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<23> (Mcount_leftPaddlePosY_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<24> (Mcount_leftPaddlePosY_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<25> (Mcount_leftPaddlePosY_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<26> (Mcount_leftPaddlePosY_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<27> (Mcount_leftPaddlePosY_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<28> (Mcount_leftPaddlePosY_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Mcount_leftPaddlePosY_cy<29> (Mcount_leftPaddlePosY_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Mcount_leftPaddlePosY_cy<30> (Mcount_leftPaddlePosY_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Mcount_leftPaddlePosY_xor<31> (Result<31>)
     FDE:D                     0.268          leftPaddlePosY_31
    ----------------------------------------
    Total                      7.556ns (5.858ns logic, 1.698ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            DAC_CLK (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      clk rising

  Data Path: DAC_CLK to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  DAC_CLK (DAC_CLK_OBUF)
     OBUF:I->O                 3.169          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pixel_clk1'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            Bout_0 (FF)
  Destination:       Bout<7> (PAD)
  Source Clock:      pixel_clk1 rising

  Data Path: Bout_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.514   0.643  Bout_0 (Bout_0)
     OBUF:I->O                 3.169          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.87 secs
 
--> 


Total memory usage is 665380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

