[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676424 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676424 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676424 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12769774 heartbeat IPC: 1.1 cumulative IPC: 1.1 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22849476 heartbeat IPC: 0.9921 cumulative IPC: 1.043 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33977465 heartbeat IPC: 0.8986 cumulative IPC: 0.9901 (Simulation time: 00 hr 03 min 29 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39245735 cumulative IPC: 1.019 (Simulation time: 00 hr 04 min 18 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39245735 cumulative IPC: 1.019 (Simulation time: 00 hr 04 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.019 instructions: 40000000 cycles: 39245735
CPU 0 Branch Prediction Accuracy: 96.04% MPKI: 11.06 Average ROB Occupancy at Mispredict: 36.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.513
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457627 HIT:     419901 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457627 HIT:     419901 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 307 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685164 HIT:     467074 MISS:     218090 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359606 HIT:     291853 MISS:      67753 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96856 HIT:       6288 MISS:      90568 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142866 HIT:     142526 MISS:        340 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85836 HIT:      26407 MISS:      59429 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6338858 HIT:    6254101 MISS:      84757 MSHR_MERGE:      27614
cpu0->cpu0_L1I LOAD         ACCESS:    6338858 HIT:    6254101 MISS:      84757 MSHR_MERGE:      27614
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13170791 HIT:   12158161 MISS:    1012630 MSHR_MERGE:     527467
cpu0->cpu0_L1D LOAD         ACCESS:    8083648 HIT:    7554418 MISS:     529230 MSHR_MERGE:     226762
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4993455 HIT:    4597479 MISS:     395976 MSHR_MERGE:     299117
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93688 HIT:       6264 MISS:      87424 MSHR_MERGE:       1588
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.77 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5447376 HIT:    5335821 MISS:     111555 MSHR_MERGE:      50382
cpu0->cpu0_ITLB LOAD         ACCESS:    5447376 HIT:    5335821 MISS:     111555 MSHR_MERGE:      50382
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.366 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12475248 HIT:   11755690 MISS:     719558 MSHR_MERGE:     323104
cpu0->cpu0_DTLB LOAD         ACCESS:   12475248 HIT:   11755690 MISS:     719558 MSHR_MERGE:     323104
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.94 cycles
cpu0->LLC TOTAL        ACCESS:     335900 HIT:     195081 MISS:     140819 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67753 HIT:      36691 MISS:      31062 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90568 HIT:      11094 MISS:      79474 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118150 HIT:     118060 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59429 HIT:      29236 MISS:      30193 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1302
  ROW_BUFFER_MISS:     139423
  AVG DBUS CONGESTED CYCLE: 11.42
Channel 0 WQ ROW_BUFFER_HIT:      11328
  ROW_BUFFER_MISS:      73433
  FULL:          0
Channel 0 REFRESHES ISSUED:       3270
