<DOC>
<DOCNO>
EP-0008946
</DOCNO>
<TEXT>
<DATE>
19800319
</DATE>
<IPC-CLASSIFICATIONS>
G11C-17/14 H01L-27/06 H01L-27/10 G11C-17/08 H01L-27/07 <main>G11C-17/00</main> H01L-21/8222 G11C-17/00 G11C-17/16 H01L-27/102 H01L-21/8229 H01L-21/70 
</IPC-CLASSIFICATIONS>
<TITLE>
a semiconductor memory device.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
fukushima toshitaka<sep>fukushima, toshitaka<sep>fukushima, toshitaka1604-442, shiomidaiisogo-ku yokohama-shi, kanagawa 235jp<sep>fukushima, toshitaka<sep>fukushima, toshitaka1604-442, shiomidaiisogo-ku yokohama-shi, kanagawa 235jp<sep>
</INVENTOR>
<ABSTRACT>
a semiconductor memory has a number of memory  cells located at the crossing points of a plurality of bit lines  (8) and a plurality of word lines (2).  each of the memory cells  consists of an information storing element such as a didode  (3,4) or a fuse (11) and a pnp transistor connected in series.   an n type epitaxial layer (2) is used as the word line and a p  type semiconductor substrate (1) of the memory is used as a  common collector output line for all the cells.  
</ABSTRACT>
</TEXT>
</DOC>
