
raspbian-preinstalled/stty:     file format elf32-littlearm


Disassembly of section .init:

00010ee4 <.init>:
   10ee4:	push	{r3, lr}
   10ee8:	bl	11d10 <tcgetattr@plt+0xb30>
   10eec:	pop	{r3, pc}

Disassembly of section .plt:

00010ef0 <calloc@plt-0x14>:
   10ef0:	push	{lr}		; (str lr, [sp, #-4]!)
   10ef4:	ldr	lr, [pc, #4]	; 10f00 <calloc@plt-0x4>
   10ef8:	add	lr, pc, lr
   10efc:	ldr	pc, [lr, #8]!
   10f00:	andeq	sp, r1, r0, lsl #2

00010f04 <calloc@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #118784	; 0x1d000
   10f0c:	ldr	pc, [ip, #256]!	; 0x100

00010f10 <fputs_unlocked@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #118784	; 0x1d000
   10f18:	ldr	pc, [ip, #248]!	; 0xf8

00010f1c <raise@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #118784	; 0x1d000
   10f24:	ldr	pc, [ip, #240]!	; 0xf0

00010f28 <strcmp@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #118784	; 0x1d000
   10f30:	ldr	pc, [ip, #232]!	; 0xe8

00010f34 <strtol@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #118784	; 0x1d000
   10f3c:	ldr	pc, [ip, #224]!	; 0xe0

00010f40 <fflush@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #118784	; 0x1d000
   10f48:	ldr	pc, [ip, #216]!	; 0xd8

00010f4c <free@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #118784	; 0x1d000
   10f54:	ldr	pc, [ip, #208]!	; 0xd0

00010f58 <_exit@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #118784	; 0x1d000
   10f60:	ldr	pc, [ip, #200]!	; 0xc8

00010f64 <memcpy@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #118784	; 0x1d000
   10f6c:	ldr	pc, [ip, #192]!	; 0xc0

00010f70 <__strtoull_internal@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #118784	; 0x1d000
   10f78:	ldr	pc, [ip, #184]!	; 0xb8

00010f7c <mbsinit@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #118784	; 0x1d000
   10f84:	ldr	pc, [ip, #176]!	; 0xb0

00010f88 <memcmp@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #118784	; 0x1d000
   10f90:	ldr	pc, [ip, #168]!	; 0xa8

00010f94 <dcgettext@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #118784	; 0x1d000
   10f9c:	ldr	pc, [ip, #160]!	; 0xa0

00010fa0 <__stack_chk_fail@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #118784	; 0x1d000
   10fa8:	ldr	pc, [ip, #152]!	; 0x98

00010fac <cfgetispeed@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #118784	; 0x1d000
   10fb4:	ldr	pc, [ip, #144]!	; 0x90

00010fb8 <dup2@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #118784	; 0x1d000
   10fc0:	ldr	pc, [ip, #136]!	; 0x88

00010fc4 <realloc@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #118784	; 0x1d000
   10fcc:	ldr	pc, [ip, #128]!	; 0x80

00010fd0 <textdomain@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #118784	; 0x1d000
   10fd8:	ldr	pc, [ip, #120]!	; 0x78

00010fdc <iswprint@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #118784	; 0x1d000
   10fe4:	ldr	pc, [ip, #112]!	; 0x70

00010fe8 <cfsetospeed@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #118784	; 0x1d000
   10ff0:	ldr	pc, [ip, #104]!	; 0x68

00010ff4 <fwrite@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #118784	; 0x1d000
   10ffc:	ldr	pc, [ip, #96]!	; 0x60

00011000 <ioctl@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #118784	; 0x1d000
   11008:	ldr	pc, [ip, #88]!	; 0x58

0001100c <lseek64@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #118784	; 0x1d000
   11014:	ldr	pc, [ip, #80]!	; 0x50

00011018 <__ctype_get_mb_cur_max@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #118784	; 0x1d000
   11020:	ldr	pc, [ip, #72]!	; 0x48

00011024 <tcsetattr@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #118784	; 0x1d000
   1102c:	ldr	pc, [ip, #64]!	; 0x40

00011030 <__fpending@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #118784	; 0x1d000
   11038:	ldr	pc, [ip, #56]!	; 0x38

0001103c <mbrtowc@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #118784	; 0x1d000
   11044:	ldr	pc, [ip, #48]!	; 0x30

00011048 <error@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #118784	; 0x1d000
   11050:	ldr	pc, [ip, #40]!	; 0x28

00011054 <open64@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #118784	; 0x1d000
   1105c:	ldr	pc, [ip, #32]!

00011060 <getenv@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #118784	; 0x1d000
   11068:	ldr	pc, [ip, #24]!

0001106c <malloc@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #118784	; 0x1d000
   11074:	ldr	pc, [ip, #16]!

00011078 <__libc_start_main@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #118784	; 0x1d000
   11080:	ldr	pc, [ip, #8]!

00011084 <__freading@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #118784	; 0x1d000
   1108c:	ldr	pc, [ip, #0]!

00011090 <__gmon_start__@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #28, 20	; 0x1c000
   11098:	ldr	pc, [ip, #4088]!	; 0xff8

0001109c <getopt_long@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #28, 20	; 0x1c000
   110a4:	ldr	pc, [ip, #4080]!	; 0xff0

000110a8 <__ctype_b_loc@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #28, 20	; 0x1c000
   110b0:	ldr	pc, [ip, #4072]!	; 0xfe8

000110b4 <exit@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #28, 20	; 0x1c000
   110bc:	ldr	pc, [ip, #4064]!	; 0xfe0

000110c0 <strtoul@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #28, 20	; 0x1c000
   110c8:	ldr	pc, [ip, #4056]!	; 0xfd8

000110cc <strlen@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #28, 20	; 0x1c000
   110d4:	ldr	pc, [ip, #4048]!	; 0xfd0

000110d8 <strchr@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #28, 20	; 0x1c000
   110e0:	ldr	pc, [ip, #4040]!	; 0xfc8

000110e4 <cfsetispeed@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #28, 20	; 0x1c000
   110ec:	ldr	pc, [ip, #4032]!	; 0xfc0

000110f0 <cfgetospeed@plt>:
   110f0:	add	ip, pc, #0, 12
   110f4:	add	ip, ip, #28, 20	; 0x1c000
   110f8:	ldr	pc, [ip, #4024]!	; 0xfb8

000110fc <__errno_location@plt>:
   110fc:	add	ip, pc, #0, 12
   11100:	add	ip, ip, #28, 20	; 0x1c000
   11104:	ldr	pc, [ip, #4016]!	; 0xfb0

00011108 <__cxa_atexit@plt>:
   11108:	add	ip, pc, #0, 12
   1110c:	add	ip, ip, #28, 20	; 0x1c000
   11110:	ldr	pc, [ip, #4008]!	; 0xfa8

00011114 <memset@plt>:
   11114:	add	ip, pc, #0, 12
   11118:	add	ip, ip, #28, 20	; 0x1c000
   1111c:	ldr	pc, [ip, #4000]!	; 0xfa0

00011120 <__printf_chk@plt>:
   11120:	add	ip, pc, #0, 12
   11124:	add	ip, ip, #28, 20	; 0x1c000
   11128:	ldr	pc, [ip, #3992]!	; 0xf98

0001112c <fileno@plt>:
   1112c:	add	ip, pc, #0, 12
   11130:	add	ip, ip, #28, 20	; 0x1c000
   11134:	ldr	pc, [ip, #3984]!	; 0xf90

00011138 <__fprintf_chk@plt>:
   11138:	add	ip, pc, #0, 12
   1113c:	add	ip, ip, #28, 20	; 0x1c000
   11140:	ldr	pc, [ip, #3976]!	; 0xf88

00011144 <fclose@plt>:
   11144:	add	ip, pc, #0, 12
   11148:	add	ip, ip, #28, 20	; 0x1c000
   1114c:	ldr	pc, [ip, #3968]!	; 0xf80

00011150 <fseeko64@plt>:
   11150:	add	ip, pc, #0, 12
   11154:	add	ip, ip, #28, 20	; 0x1c000
   11158:	ldr	pc, [ip, #3960]!	; 0xf78

0001115c <fcntl64@plt>:
   1115c:	add	ip, pc, #0, 12
   11160:	add	ip, ip, #28, 20	; 0x1c000
   11164:	ldr	pc, [ip, #3952]!	; 0xf70

00011168 <__overflow@plt>:
   11168:	add	ip, pc, #0, 12
   1116c:	add	ip, ip, #28, 20	; 0x1c000
   11170:	ldr	pc, [ip, #3944]!	; 0xf68

00011174 <setlocale@plt>:
   11174:	add	ip, pc, #0, 12
   11178:	add	ip, ip, #28, 20	; 0x1c000
   1117c:	ldr	pc, [ip, #3936]!	; 0xf60

00011180 <strrchr@plt>:
   11180:	add	ip, pc, #0, 12
   11184:	add	ip, ip, #28, 20	; 0x1c000
   11188:	ldr	pc, [ip, #3928]!	; 0xf58

0001118c <nl_langinfo@plt>:
   1118c:	add	ip, pc, #0, 12
   11190:	add	ip, ip, #28, 20	; 0x1c000
   11194:	ldr	pc, [ip, #3920]!	; 0xf50

00011198 <bindtextdomain@plt>:
   11198:	add	ip, pc, #0, 12
   1119c:	add	ip, ip, #28, 20	; 0x1c000
   111a0:	ldr	pc, [ip, #3912]!	; 0xf48

000111a4 <strncmp@plt>:
   111a4:	add	ip, pc, #0, 12
   111a8:	add	ip, ip, #28, 20	; 0x1c000
   111ac:	ldr	pc, [ip, #3904]!	; 0xf40

000111b0 <abort@plt>:
   111b0:	add	ip, pc, #0, 12
   111b4:	add	ip, ip, #28, 20	; 0x1c000
   111b8:	ldr	pc, [ip, #3896]!	; 0xf38

000111bc <close@plt>:
   111bc:	add	ip, pc, #0, 12
   111c0:	add	ip, ip, #28, 20	; 0x1c000
   111c4:	ldr	pc, [ip, #3888]!	; 0xf30

000111c8 <__snprintf_chk@plt>:
   111c8:	add	ip, pc, #0, 12
   111cc:	add	ip, ip, #28, 20	; 0x1c000
   111d0:	ldr	pc, [ip, #3880]!	; 0xf28

000111d4 <__assert_fail@plt>:
   111d4:	add	ip, pc, #0, 12
   111d8:	add	ip, ip, #28, 20	; 0x1c000
   111dc:	ldr	pc, [ip, #3872]!	; 0xf20

000111e0 <tcgetattr@plt>:
   111e0:	add	ip, pc, #0, 12
   111e4:	add	ip, ip, #28, 20	; 0x1c000
   111e8:	ldr	pc, [ip, #3864]!	; 0xf18

Disassembly of section .text:

000111ec <.text>:
   111ec:	ldr	r3, [pc, #2600]	; 11c1c <tcgetattr@plt+0xa3c>
   111f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   111f4:	sub	sp, sp, #44	; 0x2c
   111f8:	ldr	r3, [r3]
   111fc:	str	r0, [sp, #28]
   11200:	mov	r9, r0
   11204:	ldr	r0, [r1]
   11208:	str	r3, [sp, #36]	; 0x24
   1120c:	mov	r5, r1
   11210:	bl	1401c <tcgetattr@plt+0x2e3c>
   11214:	ldr	r1, [pc, #2564]	; 11c20 <tcgetattr@plt+0xa40>
   11218:	mov	r0, #6
   1121c:	bl	11174 <setlocale@plt>
   11220:	ldr	r1, [pc, #2556]	; 11c24 <tcgetattr@plt+0xa44>
   11224:	ldr	r0, [pc, #2556]	; 11c28 <tcgetattr@plt+0xa48>
   11228:	bl	11198 <bindtextdomain@plt>
   1122c:	ldr	r0, [pc, #2548]	; 11c28 <tcgetattr@plt+0xa48>
   11230:	bl	10fd0 <textdomain@plt>
   11234:	ldr	r0, [pc, #2544]	; 11c2c <tcgetattr@plt+0xa4c>
   11238:	bl	1a3e8 <tcgetattr@plt+0x9208>
   1123c:	mov	r3, #0
   11240:	ldr	r2, [pc, #2536]	; 11c30 <tcgetattr@plt+0xa50>
   11244:	mov	r8, r3
   11248:	mov	r6, r3
   1124c:	mov	fp, r3
   11250:	mov	sl, r3
   11254:	mov	r4, #1
   11258:	str	r4, [sp, #24]
   1125c:	str	r3, [r2]
   11260:	str	r3, [sp, #16]
   11264:	str	r3, [sp, #20]
   11268:	mov	r7, #0
   1126c:	str	r7, [sp]
   11270:	ldr	r3, [pc, #2492]	; 11c34 <tcgetattr@plt+0xa54>
   11274:	ldr	r2, [pc, #2492]	; 11c38 <tcgetattr@plt+0xa58>
   11278:	add	r1, r5, sl
   1127c:	mov	r0, r9
   11280:	bl	1109c <getopt_long@plt>
   11284:	cmn	r0, #1
   11288:	beq	113ac <tcgetattr@plt+0x1cc>
   1128c:	cmp	r0, #70	; 0x46
   11290:	beq	11398 <tcgetattr@plt+0x1b8>
   11294:	ble	112ec <tcgetattr@plt+0x10c>
   11298:	cmp	r0, #97	; 0x61
   1129c:	beq	11388 <tcgetattr@plt+0x1a8>
   112a0:	cmp	r0, #103	; 0x67
   112a4:	moveq	r3, #1
   112a8:	streq	r3, [sp, #16]
   112ac:	moveq	fp, #2
   112b0:	bne	1132c <tcgetattr@plt+0x14c>
   112b4:	ldr	r3, [pc, #2432]	; 11c3c <tcgetattr@plt+0xa5c>
   112b8:	ldr	r1, [r3]
   112bc:	cmp	r1, r4
   112c0:	ble	11b80 <tcgetattr@plt+0x9a0>
   112c4:	add	r4, r6, r4
   112c8:	add	r3, r1, r6
   112cc:	add	r4, r5, r4, lsl #2
   112d0:	add	r3, r5, r3, lsl #2
   112d4:	mov	r2, #0
   112d8:	str	r2, [r4], #4
   112dc:	cmp	r4, r3
   112e0:	bne	112d8 <tcgetattr@plt+0xf8>
   112e4:	mov	r4, r1
   112e8:	b	11268 <tcgetattr@plt+0x88>
   112ec:	cmn	r0, #3
   112f0:	bne	11324 <tcgetattr@plt+0x144>
   112f4:	ldr	r1, [pc, #2372]	; 11c40 <tcgetattr@plt+0xa60>
   112f8:	ldr	r3, [pc, #2372]	; 11c44 <tcgetattr@plt+0xa64>
   112fc:	ldr	r2, [pc, #2372]	; 11c48 <tcgetattr@plt+0xa68>
   11300:	str	r7, [sp, #4]
   11304:	ldr	r0, [r1]
   11308:	ldr	r3, [r3]
   1130c:	ldr	r1, [pc, #2360]	; 11c4c <tcgetattr@plt+0xa6c>
   11310:	str	r2, [sp]
   11314:	ldr	r2, [pc, #2356]	; 11c50 <tcgetattr@plt+0xa70>
   11318:	bl	166ec <tcgetattr@plt+0x550c>
   1131c:	mov	r0, r7
   11320:	bl	110b4 <exit@plt>
   11324:	cmn	r0, #2
   11328:	beq	11af4 <tcgetattr@plt+0x914>
   1132c:	add	r6, r6, r4
   11330:	ldr	r1, [pc, #2332]	; 11c54 <tcgetattr@plt+0xa74>
   11334:	ldr	r4, [r5, r6, lsl #2]
   11338:	mov	r0, r4
   1133c:	bl	10f28 <strcmp@plt>
   11340:	cmp	r0, #0
   11344:	beq	11364 <tcgetattr@plt+0x184>
   11348:	mov	r0, r4
   1134c:	ldr	r1, [pc, #2308]	; 11c58 <tcgetattr@plt+0xa78>
   11350:	bl	10f28 <strcmp@plt>
   11354:	ldr	r3, [sp, #24]
   11358:	cmp	r0, #0
   1135c:	movne	r3, #0
   11360:	str	r3, [sp, #24]
   11364:	ldr	r2, [pc, #2256]	; 11c3c <tcgetattr@plt+0xa5c>
   11368:	mov	r3, #0
   1136c:	mov	r1, #1
   11370:	str	r3, [r2]
   11374:	ldr	r3, [sp, #28]
   11378:	lsl	sl, r6, #2
   1137c:	sub	r9, r3, r6
   11380:	mov	r4, r1
   11384:	b	11268 <tcgetattr@plt+0x88>
   11388:	mov	r3, #1
   1138c:	str	r3, [sp, #20]
   11390:	mov	fp, r3
   11394:	b	112b4 <tcgetattr@plt+0xd4>
   11398:	cmp	r8, #0
   1139c:	bne	11ba8 <tcgetattr@plt+0x9c8>
   113a0:	ldr	r3, [pc, #2228]	; 11c5c <tcgetattr@plt+0xa7c>
   113a4:	ldr	r8, [r3]
   113a8:	b	112b4 <tcgetattr@plt+0xd4>
   113ac:	ldrd	r2, [sp, #16]
   113b0:	ands	r4, r3, r2
   113b4:	bne	11b88 <tcgetattr@plt+0x9a8>
   113b8:	ldr	r3, [sp, #24]
   113bc:	cmp	r3, #0
   113c0:	bne	114d8 <tcgetattr@plt+0x2f8>
   113c4:	ldrd	r2, [sp, #16]
   113c8:	orrs	r7, r3, r2
   113cc:	bne	11bf8 <tcgetattr@plt+0xa18>
   113d0:	cmp	r8, #0
   113d4:	beq	116ac <tcgetattr@plt+0x4cc>
   113d8:	ldr	r3, [pc, #2176]	; 11c60 <tcgetattr@plt+0xa80>
   113dc:	add	r6, sp, #34	; 0x22
   113e0:	add	r4, sp, #35	; 0x23
   113e4:	mov	r2, r5
   113e8:	stm	sp, {r3, r4, r6}
   113ec:	mov	r1, r8
   113f0:	ldr	r3, [sp, #28]
   113f4:	mov	r0, #1
   113f8:	bl	13134 <tcgetattr@plt+0x1f54>
   113fc:	mov	r3, #0
   11400:	mov	r0, r3
   11404:	mov	r2, #2048	; 0x800
   11408:	mov	r1, r8
   1140c:	bl	13fb0 <tcgetattr@plt+0x2dd0>
   11410:	cmp	r0, #0
   11414:	blt	116fc <tcgetattr@plt+0x51c>
   11418:	mov	r1, #3
   1141c:	mov	r0, #0
   11420:	bl	17e24 <tcgetattr@plt+0x6c44>
   11424:	cmn	r0, #1
   11428:	beq	11bb8 <tcgetattr@plt+0x9d8>
   1142c:	bic	r2, r0, #2048	; 0x800
   11430:	mov	r1, #4
   11434:	mov	r0, #0
   11438:	bl	17e24 <tcgetattr@plt+0x6c44>
   1143c:	cmp	r0, #0
   11440:	blt	11bb8 <tcgetattr@plt+0x9d8>
   11444:	ldr	r1, [pc, #2072]	; 11c64 <tcgetattr@plt+0xa84>
   11448:	mov	r0, #0
   1144c:	bl	111e0 <tcgetattr@plt>
   11450:	cmp	r0, #0
   11454:	bne	116fc <tcgetattr@plt+0x51c>
   11458:	ldr	r2, [sp, #24]
   1145c:	ldr	r3, [sp, #16]
   11460:	orr	r3, r3, r2
   11464:	ldr	r2, [sp, #20]
   11468:	orr	r3, r2, r3
   1146c:	tst	r3, #255	; 0xff
   11470:	bne	11508 <tcgetattr@plt+0x328>
   11474:	add	r6, sp, #34	; 0x22
   11478:	add	r4, sp, #35	; 0x23
   1147c:	ldr	r9, [pc, #2020]	; 11c68 <tcgetattr@plt+0xa88>
   11480:	mov	r7, #0
   11484:	add	sl, r9, #80	; 0x50
   11488:	ldr	r3, [sp, #28]
   1148c:	stmib	sp, {r4, r6}
   11490:	mov	r2, r5
   11494:	str	sl, [sp]
   11498:	mov	r0, r7
   1149c:	mov	r1, r8
   114a0:	strb	r7, [sp, #35]	; 0x23
   114a4:	strb	r7, [sp, #34]	; 0x22
   114a8:	bl	13134 <tcgetattr@plt+0x1f54>
   114ac:	ldrb	r3, [sp, #34]	; 0x22
   114b0:	cmp	r3, r7
   114b4:	bne	115fc <tcgetattr@plt+0x41c>
   114b8:	ldr	r3, [pc, #1884]	; 11c1c <tcgetattr@plt+0xa3c>
   114bc:	ldr	r2, [sp, #36]	; 0x24
   114c0:	mov	r0, #0
   114c4:	ldr	r3, [r3]
   114c8:	cmp	r2, r3
   114cc:	bne	11bb4 <tcgetattr@plt+0x9d4>
   114d0:	add	sp, sp, #44	; 0x2c
   114d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114d8:	cmp	r8, #0
   114dc:	bne	113fc <tcgetattr@plt+0x21c>
   114e0:	mov	r0, r8
   114e4:	mov	r2, #5
   114e8:	ldr	r1, [pc, #1916]	; 11c6c <tcgetattr@plt+0xa8c>
   114ec:	bl	10f94 <dcgettext@plt>
   114f0:	ldr	r1, [pc, #1900]	; 11c64 <tcgetattr@plt+0xa84>
   114f4:	mov	r8, r0
   114f8:	mov	r0, r4
   114fc:	bl	111e0 <tcgetattr@plt>
   11500:	cmp	r0, #0
   11504:	bne	116fc <tcgetattr@plt+0x51c>
   11508:	bl	11e20 <tcgetattr@plt+0xc40>
   1150c:	ldr	r4, [pc, #1876]	; 11c68 <tcgetattr@plt+0xa88>
   11510:	mov	r5, #0
   11514:	cmp	fp, #1
   11518:	str	r5, [r4]
   1151c:	str	r0, [r4, #4]
   11520:	beq	1190c <tcgetattr@plt+0x72c>
   11524:	cmp	fp, #2
   11528:	beq	11728 <tcgetattr@plt+0x548>
   1152c:	mov	r1, #1
   11530:	add	r0, r4, #80	; 0x50
   11534:	bl	1203c <tcgetattr@plt+0xe5c>
   11538:	ldrb	r1, [r4, #96]	; 0x60
   1153c:	ldr	r0, [pc, #1836]	; 11c70 <tcgetattr@plt+0xa90>
   11540:	bl	11f14 <tcgetattr@plt+0xd34>
   11544:	ldr	r6, [pc, #1780]	; 11c40 <tcgetattr@plt+0xa60>
   11548:	ldr	r0, [r6]
   1154c:	ldr	r3, [r0, #20]
   11550:	ldr	r2, [r0, #24]
   11554:	cmp	r3, r2
   11558:	addcc	r1, r3, #1
   1155c:	movcc	r2, #10
   11560:	strcc	r1, [r0, #20]
   11564:	strbcc	r2, [r3]
   11568:	bcs	11b28 <tcgetattr@plt+0x948>
   1156c:	mov	r3, #0
   11570:	str	r3, [r4]
   11574:	ldr	fp, [pc, #1784]	; 11c74 <tcgetattr@plt+0xa94>
   11578:	mov	r8, #1
   1157c:	ldr	r7, [pc, #1780]	; 11c78 <tcgetattr@plt+0xa98>
   11580:	ldr	r9, [pc, #1780]	; 11c7c <tcgetattr@plt+0xa9c>
   11584:	b	115a8 <tcgetattr@plt+0x3c8>
   11588:	mov	r0, sl
   1158c:	bl	12238 <tcgetattr@plt+0x1058>
   11590:	mov	r2, r0
   11594:	mov	r1, r5
   11598:	ldr	r0, [pc, #1760]	; 11c80 <tcgetattr@plt+0xaa0>
   1159c:	bl	11f14 <tcgetattr@plt+0xd34>
   115a0:	mov	r8, #0
   115a4:	add	fp, fp, #12
   115a8:	ldr	r5, [fp]
   115ac:	mov	r1, r7
   115b0:	mov	r0, r5
   115b4:	bl	10f28 <strcmp@plt>
   115b8:	cmp	r0, #0
   115bc:	beq	117a0 <tcgetattr@plt+0x5c0>
   115c0:	ldr	r3, [fp, #8]
   115c4:	ldrb	r2, [fp, #4]
   115c8:	add	r3, r4, r3
   115cc:	ldrb	sl, [r3, #97]	; 0x61
   115d0:	cmp	r2, sl
   115d4:	beq	115a4 <tcgetattr@plt+0x3c4>
   115d8:	mov	r1, r9
   115dc:	mov	r0, r5
   115e0:	bl	10f28 <strcmp@plt>
   115e4:	cmp	r0, #0
   115e8:	beq	115a4 <tcgetattr@plt+0x3c4>
   115ec:	cmp	sl, #0
   115f0:	bne	11588 <tcgetattr@plt+0x3a8>
   115f4:	ldr	r2, [pc, #1672]	; 11c84 <tcgetattr@plt+0xaa4>
   115f8:	b	11594 <tcgetattr@plt+0x3b4>
   115fc:	ldr	r3, [pc, #1668]	; 11c88 <tcgetattr@plt+0xaa8>
   11600:	mov	r2, sl
   11604:	mov	r0, r7
   11608:	ldr	r1, [r3]
   1160c:	bl	11024 <tcsetattr@plt>
   11610:	subs	r5, r0, #0
   11614:	bne	116fc <tcgetattr@plt+0x51c>
   11618:	add	r1, r9, #140	; 0x8c
   1161c:	bl	111e0 <tcgetattr@plt>
   11620:	cmp	r0, #0
   11624:	bne	116fc <tcgetattr@plt+0x51c>
   11628:	mov	r2, #60	; 0x3c
   1162c:	add	r1, r9, #140	; 0x8c
   11630:	mov	r0, sl
   11634:	bl	10f88 <memcmp@plt>
   11638:	cmp	r0, #0
   1163c:	beq	114b8 <tcgetattr@plt+0x2d8>
   11640:	ldr	r3, [r9, #148]	; 0x94
   11644:	ldrb	r2, [sp, #35]	; 0x23
   11648:	bic	r3, r3, #268435456	; 0x10000000
   1164c:	bic	r3, r3, #983040	; 0xf0000
   11650:	cmp	r2, #0
   11654:	str	r3, [r9, #148]	; 0x94
   11658:	bne	11674 <tcgetattr@plt+0x494>
   1165c:	add	r1, r9, #140	; 0x8c
   11660:	mov	r0, sl
   11664:	mov	r2, #60	; 0x3c
   11668:	bl	10f88 <memcmp@plt>
   1166c:	cmp	r0, #0
   11670:	beq	114b8 <tcgetattr@plt+0x2d8>
   11674:	mov	r2, #5
   11678:	ldr	r1, [pc, #1548]	; 11c8c <tcgetattr@plt+0xaac>
   1167c:	mov	r0, #0
   11680:	bl	10f94 <dcgettext@plt>
   11684:	mov	r2, r8
   11688:	mov	r1, #3
   1168c:	mov	r4, r0
   11690:	mov	r0, #0
   11694:	bl	160b4 <tcgetattr@plt+0x4ed4>
   11698:	mov	r2, r4
   1169c:	mov	r1, #0
   116a0:	mov	r3, r0
   116a4:	mov	r0, #1
   116a8:	bl	11048 <error@plt>
   116ac:	mov	r0, r8
   116b0:	mov	r2, #5
   116b4:	ldr	r1, [pc, #1456]	; 11c6c <tcgetattr@plt+0xa8c>
   116b8:	bl	10f94 <dcgettext@plt>
   116bc:	ldr	r9, [pc, #1436]	; 11c60 <tcgetattr@plt+0xa80>
   116c0:	add	r6, sp, #34	; 0x22
   116c4:	add	r4, sp, #35	; 0x23
   116c8:	ldr	r3, [sp, #28]
   116cc:	mov	r2, r5
   116d0:	str	r9, [sp]
   116d4:	stmib	sp, {r4, r6}
   116d8:	mov	r1, r0
   116dc:	mov	r8, r0
   116e0:	mov	r0, #1
   116e4:	bl	13134 <tcgetattr@plt+0x1f54>
   116e8:	add	r1, r9, #60	; 0x3c
   116ec:	mov	r0, r7
   116f0:	bl	111e0 <tcgetattr@plt>
   116f4:	cmp	r0, #0
   116f8:	beq	1147c <tcgetattr@plt+0x29c>
   116fc:	bl	110fc <__errno_location@plt>
   11700:	mov	r2, r8
   11704:	mov	r1, #3
   11708:	ldr	r4, [r0]
   1170c:	mov	r0, #0
   11710:	bl	160b4 <tcgetattr@plt+0x4ed4>
   11714:	mov	r1, r4
   11718:	ldr	r2, [pc, #1392]	; 11c90 <tcgetattr@plt+0xab0>
   1171c:	mov	r3, r0
   11720:	mov	r0, #1
   11724:	bl	11048 <error@plt>
   11728:	ldr	r2, [r4, #92]	; 0x5c
   1172c:	ldr	r3, [r4, #88]	; 0x58
   11730:	ldr	r1, [pc, #1372]	; 11c94 <tcgetattr@plt+0xab4>
   11734:	str	r2, [sp, #4]
   11738:	str	r3, [sp]
   1173c:	mov	r0, #1
   11740:	ldrd	r2, [r4, #80]	; 0x50
   11744:	bl	11120 <__printf_chk@plt>
   11748:	ldr	r6, [pc, #1352]	; 11c98 <tcgetattr@plt+0xab8>
   1174c:	add	r4, r4, #97	; 0x61
   11750:	add	r5, r5, #1
   11754:	ldrb	r2, [r4], #1
   11758:	mov	r1, r6
   1175c:	mov	r0, #1
   11760:	bl	11120 <__printf_chk@plt>
   11764:	cmp	r5, #32
   11768:	bne	11750 <tcgetattr@plt+0x570>
   1176c:	ldr	r3, [pc, #1228]	; 11c40 <tcgetattr@plt+0xa60>
   11770:	ldr	r0, [r3]
   11774:	ldr	r3, [r0, #20]
   11778:	ldr	r2, [r0, #24]
   1177c:	cmp	r3, r2
   11780:	addcc	r1, r3, #1
   11784:	movcc	r2, #10
   11788:	strcc	r1, [r0, #20]
   1178c:	strbcc	r2, [r3]
   11790:	bcc	114b8 <tcgetattr@plt+0x2d8>
   11794:	mov	r1, #10
   11798:	bl	11168 <__overflow@plt>
   1179c:	b	114b8 <tcgetattr@plt+0x2d8>
   117a0:	ldr	r3, [r4, #92]	; 0x5c
   117a4:	tst	r3, #2
   117a8:	beq	11afc <tcgetattr@plt+0x91c>
   117ac:	cmp	r8, #0
   117b0:	bne	117d8 <tcgetattr@plt+0x5f8>
   117b4:	ldr	r0, [r6]
   117b8:	ldr	r3, [r0, #20]
   117bc:	ldr	r2, [r0, #24]
   117c0:	cmp	r3, r2
   117c4:	addcc	r1, r3, #1
   117c8:	movcc	r2, #10
   117cc:	strcc	r1, [r0, #20]
   117d0:	strbcc	r2, [r3]
   117d4:	bcs	11b34 <tcgetattr@plt+0x954>
   117d8:	mov	r7, #0
   117dc:	str	r7, [r4]
   117e0:	ldr	r5, [pc, #1204]	; 11c9c <tcgetattr@plt+0xabc>
   117e4:	mov	fp, #1
   117e8:	ldr	r8, [pc, #1140]	; 11c64 <tcgetattr@plt+0xa84>
   117ec:	ldr	sl, [pc, #1196]	; 11ca0 <tcgetattr@plt+0xac0>
   117f0:	ldr	r9, [pc, #1176]	; 11c90 <tcgetattr@plt+0xab0>
   117f4:	b	11808 <tcgetattr@plt+0x628>
   117f8:	and	r3, r3, #5
   117fc:	cmp	r3, #5
   11800:	beq	118c0 <tcgetattr@plt+0x6e0>
   11804:	add	r5, r5, #20
   11808:	ldr	r3, [r5]
   1180c:	cmp	r3, #0
   11810:	beq	118d4 <tcgetattr@plt+0x6f4>
   11814:	ldrb	r3, [r5, #8]
   11818:	tst	r3, #8
   1181c:	bne	11804 <tcgetattr@plt+0x624>
   11820:	ldr	r3, [r5, #4]
   11824:	cmp	r3, r7
   11828:	beq	1186c <tcgetattr@plt+0x68c>
   1182c:	cmp	fp, #0
   11830:	bne	11864 <tcgetattr@plt+0x684>
   11834:	ldr	r0, [r6]
   11838:	ldr	r3, [r0, #20]
   1183c:	ldr	r2, [r0, #24]
   11840:	cmp	r3, r2
   11844:	addcc	r1, r3, #1
   11848:	movcc	r2, #10
   1184c:	strcc	r1, [r0, #20]
   11850:	strbcc	r2, [r3]
   11854:	bcs	11b10 <tcgetattr@plt+0x930>
   11858:	ldr	r3, [r5, #4]
   1185c:	mov	r2, #0
   11860:	str	r2, [r4]
   11864:	mov	r7, r3
   11868:	mov	fp, #1
   1186c:	mov	r1, r8
   11870:	ldr	r0, [r5, #4]
   11874:	bl	11ec4 <tcgetattr@plt+0xce4>
   11878:	ldr	r3, [r5, #16]
   1187c:	cmp	r3, #0
   11880:	ldreq	r3, [r5, #12]
   11884:	cmp	r0, #0
   11888:	beq	11b40 <tcgetattr@plt+0x960>
   1188c:	ldr	r1, [r0]
   11890:	ldr	r2, [r5, #12]
   11894:	and	r3, r3, r1
   11898:	cmp	r3, r2
   1189c:	ldrb	r3, [r5, #8]
   118a0:	bne	117f8 <tcgetattr@plt+0x618>
   118a4:	tst	r3, #2
   118a8:	beq	11804 <tcgetattr@plt+0x624>
   118ac:	ldr	r1, [r5]
   118b0:	mov	r0, r9
   118b4:	bl	11f14 <tcgetattr@plt+0xd34>
   118b8:	mov	fp, #0
   118bc:	b	11804 <tcgetattr@plt+0x624>
   118c0:	ldr	r1, [r5]
   118c4:	mov	r0, sl
   118c8:	bl	11f14 <tcgetattr@plt+0xd34>
   118cc:	mov	fp, #0
   118d0:	b	11804 <tcgetattr@plt+0x624>
   118d4:	cmp	fp, #0
   118d8:	bne	11900 <tcgetattr@plt+0x720>
   118dc:	ldr	r0, [r6]
   118e0:	ldr	r3, [r0, #20]
   118e4:	ldr	r2, [r0, #24]
   118e8:	cmp	r3, r2
   118ec:	addcc	r1, r3, #1
   118f0:	movcc	r2, #10
   118f4:	strcc	r1, [r0, #20]
   118f8:	strbcc	r2, [r3]
   118fc:	bcs	11b1c <tcgetattr@plt+0x93c>
   11900:	mov	r3, #0
   11904:	str	r3, [r4]
   11908:	b	114b8 <tcgetattr@plt+0x2d8>
   1190c:	mov	r1, fp
   11910:	add	r0, r4, #80	; 0x50
   11914:	bl	1203c <tcgetattr@plt+0xe5c>
   11918:	mov	r1, r8
   1191c:	mov	r0, fp
   11920:	bl	123e0 <tcgetattr@plt+0x1200>
   11924:	ldrb	r1, [r4, #96]	; 0x60
   11928:	ldr	r0, [pc, #832]	; 11c70 <tcgetattr@plt+0xa90>
   1192c:	bl	11f14 <tcgetattr@plt+0xd34>
   11930:	ldr	r6, [pc, #776]	; 11c40 <tcgetattr@plt+0xa60>
   11934:	ldr	r0, [r6]
   11938:	ldr	r3, [r0, #20]
   1193c:	ldr	r2, [r0, #24]
   11940:	cmp	r3, r2
   11944:	addcc	r1, r3, #1
   11948:	movcc	r2, #10
   1194c:	strcc	r1, [r0, #20]
   11950:	strbcc	r2, [r3]
   11954:	bcs	11b54 <tcgetattr@plt+0x974>
   11958:	mov	r3, #0
   1195c:	str	r3, [r4]
   11960:	ldr	r5, [pc, #780]	; 11c74 <tcgetattr@plt+0xa94>
   11964:	ldr	r8, [pc, #780]	; 11c78 <tcgetattr@plt+0xa98>
   11968:	ldr	r9, [pc, #780]	; 11c7c <tcgetattr@plt+0xa9c>
   1196c:	ldr	sl, [pc, #780]	; 11c80 <tcgetattr@plt+0xaa0>
   11970:	b	1198c <tcgetattr@plt+0x7ac>
   11974:	bl	12238 <tcgetattr@plt+0x1058>
   11978:	mov	r2, r0
   1197c:	mov	r1, r7
   11980:	mov	r0, sl
   11984:	bl	11f14 <tcgetattr@plt+0xd34>
   11988:	add	r5, r5, #12
   1198c:	ldr	r7, [r5]
   11990:	mov	r1, r8
   11994:	mov	r0, r7
   11998:	bl	10f28 <strcmp@plt>
   1199c:	cmp	r0, #0
   119a0:	beq	119d4 <tcgetattr@plt+0x7f4>
   119a4:	mov	r1, r9
   119a8:	mov	r0, r7
   119ac:	bl	10f28 <strcmp@plt>
   119b0:	cmp	r0, #0
   119b4:	beq	11988 <tcgetattr@plt+0x7a8>
   119b8:	ldr	r3, [r5, #8]
   119bc:	add	r3, r4, r3
   119c0:	ldrb	r0, [r3, #97]	; 0x61
   119c4:	cmp	r0, #0
   119c8:	bne	11974 <tcgetattr@plt+0x794>
   119cc:	ldr	r2, [pc, #688]	; 11c84 <tcgetattr@plt+0xaa4>
   119d0:	b	1197c <tcgetattr@plt+0x79c>
   119d4:	ldrb	r2, [r4, #102]	; 0x66
   119d8:	ldrb	r1, [r4, #103]	; 0x67
   119dc:	ldr	r0, [pc, #704]	; 11ca4 <tcgetattr@plt+0xac4>
   119e0:	bl	11f14 <tcgetattr@plt+0xd34>
   119e4:	ldr	r3, [r4]
   119e8:	cmp	r3, #0
   119ec:	beq	11a14 <tcgetattr@plt+0x834>
   119f0:	ldr	r0, [r6]
   119f4:	ldr	r3, [r0, #20]
   119f8:	ldr	r2, [r0, #24]
   119fc:	cmp	r3, r2
   11a00:	addcc	r1, r3, #1
   11a04:	movcc	r2, #10
   11a08:	strcc	r1, [r0, #20]
   11a0c:	strbcc	r2, [r3]
   11a10:	bcs	11b60 <tcgetattr@plt+0x980>
   11a14:	mov	r7, #0
   11a18:	str	r7, [r4]
   11a1c:	ldr	r5, [pc, #632]	; 11c9c <tcgetattr@plt+0xabc>
   11a20:	ldr	r8, [pc, #572]	; 11c64 <tcgetattr@plt+0xa84>
   11a24:	ldr	sl, [pc, #628]	; 11ca0 <tcgetattr@plt+0xac0>
   11a28:	ldr	r9, [pc, #608]	; 11c90 <tcgetattr@plt+0xab0>
   11a2c:	b	11a34 <tcgetattr@plt+0x854>
   11a30:	add	r5, r5, #20
   11a34:	ldr	r3, [r5]
   11a38:	cmp	r3, #0
   11a3c:	beq	118dc <tcgetattr@plt+0x6fc>
   11a40:	ldrb	r3, [r5, #8]
   11a44:	tst	r3, #8
   11a48:	bne	11a30 <tcgetattr@plt+0x850>
   11a4c:	ldr	fp, [r5, #4]
   11a50:	cmp	fp, r7
   11a54:	beq	11a88 <tcgetattr@plt+0x8a8>
   11a58:	ldr	r0, [r6]
   11a5c:	ldr	r3, [r0, #20]
   11a60:	ldr	r2, [r0, #24]
   11a64:	cmp	r3, r2
   11a68:	addcc	r1, r3, #1
   11a6c:	movcc	r2, #10
   11a70:	strcc	r1, [r0, #20]
   11a74:	strbcc	r2, [r3]
   11a78:	bcs	11ae8 <tcgetattr@plt+0x908>
   11a7c:	mov	r7, fp
   11a80:	mov	r3, #0
   11a84:	str	r3, [r4]
   11a88:	mov	r1, r8
   11a8c:	ldr	r0, [r5, #4]
   11a90:	bl	11ec4 <tcgetattr@plt+0xce4>
   11a94:	ldr	r3, [r5, #16]
   11a98:	cmp	r3, #0
   11a9c:	ldreq	r3, [r5, #12]
   11aa0:	cmp	r0, #0
   11aa4:	beq	11b6c <tcgetattr@plt+0x98c>
   11aa8:	ldr	r1, [r0]
   11aac:	ldr	r2, [r5, #12]
   11ab0:	and	r3, r3, r1
   11ab4:	cmp	r3, r2
   11ab8:	beq	11ad8 <tcgetattr@plt+0x8f8>
   11abc:	ldrb	r3, [r5, #8]
   11ac0:	tst	r3, #4
   11ac4:	beq	11a30 <tcgetattr@plt+0x850>
   11ac8:	ldr	r1, [r5]
   11acc:	mov	r0, sl
   11ad0:	bl	11f14 <tcgetattr@plt+0xd34>
   11ad4:	b	11a30 <tcgetattr@plt+0x850>
   11ad8:	ldr	r1, [r5]
   11adc:	mov	r0, r9
   11ae0:	bl	11f14 <tcgetattr@plt+0xd34>
   11ae4:	b	11a30 <tcgetattr@plt+0x850>
   11ae8:	mov	r1, #10
   11aec:	bl	11168 <__overflow@plt>
   11af0:	b	11a7c <tcgetattr@plt+0x89c>
   11af4:	mov	r0, r7
   11af8:	bl	124f0 <tcgetattr@plt+0x1310>
   11afc:	ldrb	r2, [r4, #102]	; 0x66
   11b00:	ldrb	r1, [r4, #103]	; 0x67
   11b04:	ldr	r0, [pc, #412]	; 11ca8 <tcgetattr@plt+0xac8>
   11b08:	bl	11f14 <tcgetattr@plt+0xd34>
   11b0c:	b	117d8 <tcgetattr@plt+0x5f8>
   11b10:	mov	r1, #10
   11b14:	bl	11168 <__overflow@plt>
   11b18:	b	11858 <tcgetattr@plt+0x678>
   11b1c:	mov	r1, #10
   11b20:	bl	11168 <__overflow@plt>
   11b24:	b	11900 <tcgetattr@plt+0x720>
   11b28:	mov	r1, #10
   11b2c:	bl	11168 <__overflow@plt>
   11b30:	b	1156c <tcgetattr@plt+0x38c>
   11b34:	mov	r1, #10
   11b38:	bl	11168 <__overflow@plt>
   11b3c:	b	117d8 <tcgetattr@plt+0x5f8>
   11b40:	ldr	r3, [pc, #356]	; 11cac <tcgetattr@plt+0xacc>
   11b44:	ldr	r2, [pc, #356]	; 11cb0 <tcgetattr@plt+0xad0>
   11b48:	ldr	r1, [pc, #356]	; 11cb4 <tcgetattr@plt+0xad4>
   11b4c:	ldr	r0, [pc, #356]	; 11cb8 <tcgetattr@plt+0xad8>
   11b50:	bl	111d4 <__assert_fail@plt>
   11b54:	mov	r1, #10
   11b58:	bl	11168 <__overflow@plt>
   11b5c:	b	11958 <tcgetattr@plt+0x778>
   11b60:	mov	r1, #10
   11b64:	bl	11168 <__overflow@plt>
   11b68:	b	11a14 <tcgetattr@plt+0x834>
   11b6c:	ldr	r3, [pc, #328]	; 11cbc <tcgetattr@plt+0xadc>
   11b70:	ldr	r2, [pc, #328]	; 11cc0 <tcgetattr@plt+0xae0>
   11b74:	ldr	r1, [pc, #312]	; 11cb4 <tcgetattr@plt+0xad4>
   11b78:	ldr	r0, [pc, #312]	; 11cb8 <tcgetattr@plt+0xad8>
   11b7c:	bl	111d4 <__assert_fail@plt>
   11b80:	mov	r1, r4
   11b84:	b	112e4 <tcgetattr@plt+0x104>
   11b88:	ldr	r1, [pc, #308]	; 11cc4 <tcgetattr@plt+0xae4>
   11b8c:	mov	r2, #5
   11b90:	mov	r0, r7
   11b94:	bl	10f94 <dcgettext@plt>
   11b98:	mov	r1, r7
   11b9c:	mov	r2, r0
   11ba0:	mov	r0, #1
   11ba4:	bl	11048 <error@plt>
   11ba8:	mov	r2, #5
   11bac:	ldr	r1, [pc, #276]	; 11cc8 <tcgetattr@plt+0xae8>
   11bb0:	b	11b90 <tcgetattr@plt+0x9b0>
   11bb4:	bl	10fa0 <__stack_chk_fail@plt>
   11bb8:	bl	110fc <__errno_location@plt>
   11bbc:	mov	r2, #5
   11bc0:	ldr	r1, [pc, #260]	; 11ccc <tcgetattr@plt+0xaec>
   11bc4:	ldr	r4, [r0]
   11bc8:	mov	r0, #0
   11bcc:	bl	10f94 <dcgettext@plt>
   11bd0:	mov	r2, r8
   11bd4:	mov	r1, #3
   11bd8:	mov	r5, r0
   11bdc:	mov	r0, #0
   11be0:	bl	160b4 <tcgetattr@plt+0x4ed4>
   11be4:	mov	r2, r5
   11be8:	mov	r1, r4
   11bec:	mov	r3, r0
   11bf0:	mov	r0, #1
   11bf4:	bl	11048 <error@plt>
   11bf8:	ldr	r4, [sp, #24]
   11bfc:	mov	r2, #5
   11c00:	ldr	r1, [pc, #200]	; 11cd0 <tcgetattr@plt+0xaf0>
   11c04:	mov	r0, r4
   11c08:	bl	10f94 <dcgettext@plt>
   11c0c:	mov	r1, r4
   11c10:	mov	r2, r0
   11c14:	mov	r0, #1
   11c18:	bl	11048 <error@plt>
   11c1c:	andeq	sp, r2, r8, lsl #30
   11c20:	strdeq	ip, [r1], -r0
   11c24:	strdeq	sp, [r1], -r0
   11c28:	andeq	ip, r1, r0, lsl #30
   11c2c:	ldrdeq	r3, [r1], -r8
   11c30:	andeq	lr, r2, r8, ror r1
   11c34:	andeq	sl, r1, r0, ror #27
   11c38:	andeq	sp, r1, r0, asr #2
   11c3c:	andeq	lr, r2, r8, ror #2
   11c40:	andeq	lr, r2, r4, ror r1
   11c44:	andeq	lr, r2, r4, lsl r1
   11c48:	andeq	sp, r1, r8, lsr #2
   11c4c:	andeq	sl, r1, r0, lsl pc
   11c50:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11c54:	andeq	sp, r1, r8, lsr r1
   11c58:			; <UNDEFINED> instruction: 0x0001cfbc
   11c5c:	andeq	lr, r2, r0, lsl #3
   11c60:	muleq	r2, ip, r1
   11c64:	ldrdeq	lr, [r2], -r8
   11c68:	andeq	lr, r2, r8, lsl #3
   11c6c:	ldrdeq	sp, [r1], -r0
   11c70:	andeq	sp, r1, r8, lsl #4
   11c74:	strdeq	sl, [r1], -r0
   11c78:	andeq	sp, r1, ip, asr r0
   11c7c:	andeq	sp, r1, r4, lsl r2
   11c80:	andeq	sp, r1, ip, lsl r2
   11c84:	andeq	sp, r1, r8, ror #1
   11c88:	andeq	lr, r2, r0, lsl r1
   11c8c:	andeq	sp, r1, r4, ror r2
   11c90:	andeq	sp, r1, ip, lsl #13
   11c94:	andeq	sp, r1, ip, asr r2
   11c98:	andeq	sp, r1, ip, ror #4
   11c9c:	andeq	sl, r1, r8, ror #11
   11ca0:	andeq	sp, r1, r0, asr #4
   11ca4:	andeq	sp, r1, r4, asr #4
   11ca8:	andeq	sp, r1, r8, lsr #4
   11cac:	andeq	sl, r1, r0, asr #28
   11cb0:	andeq	r0, r0, r2, lsr #15
   11cb4:	ldrdeq	ip, [r1], -r0
   11cb8:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11cbc:	andeq	sl, r1, r0, asr lr
   11cc0:	strdeq	r0, [r0], -r6
   11cc4:	andeq	sp, r1, r8, asr #2
   11cc8:	andeq	sp, r1, r4, lsl #2
   11ccc:	andeq	sp, r1, r0, ror #3
   11cd0:	muleq	r1, r8, r1
   11cd4:	mov	fp, #0
   11cd8:	mov	lr, #0
   11cdc:	pop	{r1}		; (ldr r1, [sp], #4)
   11ce0:	mov	r2, sp
   11ce4:	push	{r2}		; (str r2, [sp, #-4]!)
   11ce8:	push	{r0}		; (str r0, [sp, #-4]!)
   11cec:	ldr	ip, [pc, #16]	; 11d04 <tcgetattr@plt+0xb24>
   11cf0:	push	{ip}		; (str ip, [sp, #-4]!)
   11cf4:	ldr	r0, [pc, #12]	; 11d08 <tcgetattr@plt+0xb28>
   11cf8:	ldr	r3, [pc, #12]	; 11d0c <tcgetattr@plt+0xb2c>
   11cfc:	bl	11078 <__libc_start_main@plt>
   11d00:	bl	111b0 <abort@plt>
   11d04:	andeq	sl, r1, r4, ror #7
   11d08:	andeq	r1, r1, ip, ror #3
   11d0c:	andeq	sl, r1, r4, lsl #7
   11d10:	ldr	r3, [pc, #20]	; 11d2c <tcgetattr@plt+0xb4c>
   11d14:	ldr	r2, [pc, #20]	; 11d30 <tcgetattr@plt+0xb50>
   11d18:	add	r3, pc, r3
   11d1c:	ldr	r2, [r3, r2]
   11d20:	cmp	r2, #0
   11d24:	bxeq	lr
   11d28:	b	11090 <__gmon_start__@plt>
   11d2c:	andeq	ip, r1, r0, ror #5
   11d30:	andeq	r0, r0, r4, lsl #2
   11d34:	ldr	r0, [pc, #24]	; 11d54 <tcgetattr@plt+0xb74>
   11d38:	ldr	r3, [pc, #24]	; 11d58 <tcgetattr@plt+0xb78>
   11d3c:	cmp	r3, r0
   11d40:	bxeq	lr
   11d44:	ldr	r3, [pc, #16]	; 11d5c <tcgetattr@plt+0xb7c>
   11d48:	cmp	r3, #0
   11d4c:	bxeq	lr
   11d50:	bx	r3
   11d54:	andeq	lr, r2, ip, asr r1
   11d58:	andeq	lr, r2, ip, asr r1
   11d5c:	andeq	r0, r0, r0
   11d60:	ldr	r0, [pc, #36]	; 11d8c <tcgetattr@plt+0xbac>
   11d64:	ldr	r1, [pc, #36]	; 11d90 <tcgetattr@plt+0xbb0>
   11d68:	sub	r1, r1, r0
   11d6c:	asr	r1, r1, #2
   11d70:	add	r1, r1, r1, lsr #31
   11d74:	asrs	r1, r1, #1
   11d78:	bxeq	lr
   11d7c:	ldr	r3, [pc, #16]	; 11d94 <tcgetattr@plt+0xbb4>
   11d80:	cmp	r3, #0
   11d84:	bxeq	lr
   11d88:	bx	r3
   11d8c:	andeq	lr, r2, ip, asr r1
   11d90:	andeq	lr, r2, ip, asr r1
   11d94:	andeq	r0, r0, r0
   11d98:	push	{r4, lr}
   11d9c:	ldr	r4, [pc, #24]	; 11dbc <tcgetattr@plt+0xbdc>
   11da0:	ldrb	r3, [r4]
   11da4:	cmp	r3, #0
   11da8:	popne	{r4, pc}
   11dac:	bl	11d34 <tcgetattr@plt+0xb54>
   11db0:	mov	r3, #1
   11db4:	strb	r3, [r4]
   11db8:	pop	{r4, pc}
   11dbc:	andeq	lr, r2, r4, lsl #3
   11dc0:	b	11d60 <tcgetattr@plt+0xb80>
   11dc4:	push	{r4, r5, r6, r7, r8, lr}
   11dc8:	mov	r6, r0
   11dcc:	ldr	r7, [pc, #68]	; 11e18 <tcgetattr@plt+0xc38>
   11dd0:	ldr	r1, [pc, #68]	; 11e1c <tcgetattr@plt+0xc3c>
   11dd4:	mov	r5, r7
   11dd8:	mov	r4, #0
   11ddc:	b	11df0 <tcgetattr@plt+0xc10>
   11de0:	ldr	r1, [r5, #12]!
   11de4:	add	r4, r4, #1
   11de8:	cmp	r1, #0
   11dec:	beq	11e10 <tcgetattr@plt+0xc30>
   11df0:	mov	r0, r6
   11df4:	bl	10f28 <strcmp@plt>
   11df8:	cmp	r0, #0
   11dfc:	bne	11de0 <tcgetattr@plt+0xc00>
   11e00:	add	r4, r4, r4, lsl #1
   11e04:	add	r4, r7, r4, lsl #2
   11e08:	ldr	r0, [r4, #4]
   11e0c:	pop	{r4, r5, r6, r7, r8, pc}
   11e10:	mvn	r0, #0
   11e14:	pop	{r4, r5, r6, r7, r8, pc}
   11e18:	andeq	sl, r1, ip, lsl #8
   11e1c:	andeq	sp, r1, r0, ror #6
   11e20:	push	{r4, lr}
   11e24:	sub	sp, sp, #24
   11e28:	ldr	r4, [pc, #132]	; 11eb4 <tcgetattr@plt+0xcd4>
   11e2c:	add	r2, sp, #12
   11e30:	ldr	r1, [pc, #128]	; 11eb8 <tcgetattr@plt+0xcd8>
   11e34:	ldr	r3, [r4]
   11e38:	mov	r0, #1
   11e3c:	str	r3, [sp, #20]
   11e40:	bl	11000 <ioctl@plt>
   11e44:	cmp	r0, #0
   11e48:	bne	11e58 <tcgetattr@plt+0xc78>
   11e4c:	ldrh	r0, [sp, #14]
   11e50:	cmp	r0, #0
   11e54:	bne	11e98 <tcgetattr@plt+0xcb8>
   11e58:	ldr	r0, [pc, #92]	; 11ebc <tcgetattr@plt+0xcdc>
   11e5c:	bl	11060 <getenv@plt>
   11e60:	cmp	r0, #0
   11e64:	beq	11e94 <tcgetattr@plt+0xcb4>
   11e68:	ldr	r3, [pc, #80]	; 11ec0 <tcgetattr@plt+0xce0>
   11e6c:	mov	r2, #0
   11e70:	str	r3, [sp]
   11e74:	mov	r1, r2
   11e78:	add	r3, sp, #8
   11e7c:	bl	16bd0 <tcgetattr@plt+0x59f0>
   11e80:	cmp	r0, #0
   11e84:	bne	11e94 <tcgetattr@plt+0xcb4>
   11e88:	ldr	r0, [sp, #8]
   11e8c:	cmp	r0, #0
   11e90:	bgt	11e98 <tcgetattr@plt+0xcb8>
   11e94:	mov	r0, #80	; 0x50
   11e98:	ldr	r2, [sp, #20]
   11e9c:	ldr	r3, [r4]
   11ea0:	cmp	r2, r3
   11ea4:	bne	11eb0 <tcgetattr@plt+0xcd0>
   11ea8:	add	sp, sp, #24
   11eac:	pop	{r4, pc}
   11eb0:	bl	10fa0 <__stack_chk_fail@plt>
   11eb4:	andeq	sp, r2, r8, lsl #30
   11eb8:	andeq	r5, r0, r3, lsl r4
   11ebc:	andeq	sl, r1, ip, asr lr
   11ec0:	strdeq	ip, [r1], -r0
   11ec4:	cmp	r0, #4
   11ec8:	ldrls	pc, [pc, r0, lsl #2]
   11ecc:	b	11f0c <tcgetattr@plt+0xd2c>
   11ed0:	strdeq	r1, [r1], -r4
   11ed4:	strdeq	r1, [r1], -ip
   11ed8:	andeq	r1, r1, r4, lsl #30
   11edc:	andeq	r1, r1, ip, ror #29
   11ee0:	andeq	r1, r1, r4, ror #29
   11ee4:	mov	r0, #0
   11ee8:	bx	lr
   11eec:	add	r0, r1, #12
   11ef0:	bx	lr
   11ef4:	add	r0, r1, #8
   11ef8:	bx	lr
   11efc:	mov	r0, r1
   11f00:	bx	lr
   11f04:	add	r0, r1, #4
   11f08:	bx	lr
   11f0c:	push	{r4, lr}
   11f10:	bl	111b0 <abort@plt>
   11f14:	push	{r0, r1, r2, r3}
   11f18:	push	{r4, r5, r6, r7, lr}
   11f1c:	sub	sp, sp, #20
   11f20:	ldr	r5, [pc, #264]	; 12030 <tcgetattr@plt+0xe50>
   11f24:	add	r3, sp, #44	; 0x2c
   11f28:	mov	r2, r3
   11f2c:	ldr	ip, [r5]
   11f30:	ldr	r1, [sp, #40]	; 0x28
   11f34:	add	r0, sp, #8
   11f38:	str	ip, [sp, #12]
   11f3c:	str	r3, [sp, #4]
   11f40:	bl	17ff0 <tcgetattr@plt+0x6e10>
   11f44:	subs	r6, r0, #0
   11f48:	blt	12028 <tcgetattr@plt+0xe48>
   11f4c:	ldr	r4, [pc, #224]	; 12034 <tcgetattr@plt+0xe54>
   11f50:	ldr	r7, [pc, #224]	; 12038 <tcgetattr@plt+0xe58>
   11f54:	ldr	r3, [r4]
   11f58:	ldr	r1, [r7]
   11f5c:	cmp	r3, #0
   11f60:	ble	11fa0 <tcgetattr@plt+0xdc0>
   11f64:	ldr	r2, [r4, #4]
   11f68:	ldr	r0, [r1, #20]
   11f6c:	sub	r2, r2, r3
   11f70:	cmp	r2, r6
   11f74:	ldr	r2, [r1, #24]
   11f78:	bge	11fdc <tcgetattr@plt+0xdfc>
   11f7c:	cmp	r0, r2
   11f80:	addcc	r2, r0, #1
   11f84:	movcc	r3, #10
   11f88:	strcc	r2, [r1, #20]
   11f8c:	strbcc	r3, [r0]
   11f90:	bcs	12018 <tcgetattr@plt+0xe38>
   11f94:	ldr	r1, [r7]
   11f98:	mov	r3, #0
   11f9c:	str	r3, [r4]
   11fa0:	ldr	r0, [sp, #8]
   11fa4:	bl	10f10 <fputs_unlocked@plt>
   11fa8:	ldr	r0, [sp, #8]
   11fac:	bl	10f4c <free@plt>
   11fb0:	ldr	r0, [r4]
   11fb4:	ldr	r2, [sp, #12]
   11fb8:	ldr	r3, [r5]
   11fbc:	add	r0, r0, r6
   11fc0:	cmp	r2, r3
   11fc4:	str	r0, [r4]
   11fc8:	bne	1202c <tcgetattr@plt+0xe4c>
   11fcc:	add	sp, sp, #20
   11fd0:	pop	{r4, r5, r6, r7, lr}
   11fd4:	add	sp, sp, #16
   11fd8:	bx	lr
   11fdc:	cmp	r0, r2
   11fe0:	addcc	ip, r0, #1
   11fe4:	movcc	r2, #32
   11fe8:	strcc	ip, [r1, #20]
   11fec:	strbcc	r2, [r0]
   11ff0:	bcs	12004 <tcgetattr@plt+0xe24>
   11ff4:	add	r3, r3, #1
   11ff8:	ldr	r1, [r7]
   11ffc:	str	r3, [r4]
   12000:	b	11fa0 <tcgetattr@plt+0xdc0>
   12004:	mov	r0, r1
   12008:	mov	r1, #32
   1200c:	bl	11168 <__overflow@plt>
   12010:	ldr	r3, [r4]
   12014:	b	11ff4 <tcgetattr@plt+0xe14>
   12018:	mov	r0, r1
   1201c:	mov	r1, #10
   12020:	bl	11168 <__overflow@plt>
   12024:	b	11f94 <tcgetattr@plt+0xdb4>
   12028:	bl	16a38 <tcgetattr@plt+0x5858>
   1202c:	bl	10fa0 <__stack_chk_fail@plt>
   12030:	andeq	sp, r2, r8, lsl #30
   12034:	andeq	lr, r2, r8, lsl #3
   12038:	andeq	lr, r2, r4, ror r1
   1203c:	push	{r4, r5, r6, r7, r8, lr}
   12040:	mov	r4, r1
   12044:	mov	r6, r0
   12048:	bl	10fac <cfgetispeed@plt>
   1204c:	cmp	r0, #0
   12050:	bne	120d4 <tcgetattr@plt+0xef4>
   12054:	ldr	r3, [pc, #356]	; 121c0 <tcgetattr@plt+0xfe0>
   12058:	cmp	r4, #0
   1205c:	mov	r0, r6
   12060:	ldr	r5, [pc, #348]	; 121c4 <tcgetattr@plt+0xfe4>
   12064:	moveq	r5, r3
   12068:	bl	110f0 <cfgetospeed@plt>
   1206c:	subs	r1, r0, #0
   12070:	beq	120ac <tcgetattr@plt+0xecc>
   12074:	ldr	lr, [pc, #332]	; 121c8 <tcgetattr@plt+0xfe8>
   12078:	ldr	ip, [pc, #332]	; 121cc <tcgetattr@plt+0xfec>
   1207c:	mov	r3, lr
   12080:	mov	r2, #0
   12084:	b	12098 <tcgetattr@plt+0xeb8>
   12088:	ldr	ip, [r3, #4]
   1208c:	cmp	r1, ip
   12090:	beq	120c4 <tcgetattr@plt+0xee4>
   12094:	ldr	ip, [r3, #12]
   12098:	cmp	ip, #0
   1209c:	add	r3, r3, #12
   120a0:	add	r2, r2, #1
   120a4:	bne	12088 <tcgetattr@plt+0xea8>
   120a8:	mov	r1, ip
   120ac:	mov	r0, r5
   120b0:	bl	11f14 <tcgetattr@plt+0xd34>
   120b4:	cmp	r4, #0
   120b8:	ldreq	r3, [pc, #272]	; 121d0 <tcgetattr@plt+0xff0>
   120bc:	streq	r4, [r3]
   120c0:	pop	{r4, r5, r6, r7, r8, pc}
   120c4:	add	r2, r2, r2, lsl #1
   120c8:	add	r2, lr, r2, lsl #2
   120cc:	ldr	r1, [r2, #8]
   120d0:	b	120ac <tcgetattr@plt+0xecc>
   120d4:	mov	r0, r6
   120d8:	bl	10fac <cfgetispeed@plt>
   120dc:	mov	r5, r0
   120e0:	mov	r0, r6
   120e4:	bl	110f0 <cfgetospeed@plt>
   120e8:	cmp	r5, r0
   120ec:	beq	12054 <tcgetattr@plt+0xe74>
   120f0:	ldr	r3, [pc, #220]	; 121d4 <tcgetattr@plt+0xff4>
   120f4:	cmp	r4, #0
   120f8:	mov	r0, r6
   120fc:	ldr	r5, [pc, #212]	; 121d8 <tcgetattr@plt+0xff8>
   12100:	moveq	r5, r3
   12104:	bl	10fac <cfgetispeed@plt>
   12108:	subs	r7, r0, #0
   1210c:	beq	12148 <tcgetattr@plt+0xf68>
   12110:	ldr	lr, [pc, #176]	; 121c8 <tcgetattr@plt+0xfe8>
   12114:	ldr	r2, [pc, #176]	; 121cc <tcgetattr@plt+0xfec>
   12118:	mov	r3, lr
   1211c:	mov	r0, #0
   12120:	b	12134 <tcgetattr@plt+0xf54>
   12124:	ldr	r2, [r3, #4]
   12128:	cmp	r7, r2
   1212c:	beq	121a0 <tcgetattr@plt+0xfc0>
   12130:	ldr	r2, [r3, #12]
   12134:	cmp	r2, #0
   12138:	add	r3, r3, #12
   1213c:	add	r0, r0, #1
   12140:	bne	12124 <tcgetattr@plt+0xf44>
   12144:	mov	r7, r2
   12148:	mov	r0, r6
   1214c:	bl	110f0 <cfgetospeed@plt>
   12150:	subs	r2, r0, #0
   12154:	beq	12190 <tcgetattr@plt+0xfb0>
   12158:	ldr	lr, [pc, #104]	; 121c8 <tcgetattr@plt+0xfe8>
   1215c:	ldr	r1, [pc, #104]	; 121cc <tcgetattr@plt+0xfec>
   12160:	mov	r3, lr
   12164:	mov	ip, #0
   12168:	b	1217c <tcgetattr@plt+0xf9c>
   1216c:	ldr	r1, [r3, #4]
   12170:	cmp	r2, r1
   12174:	beq	121b0 <tcgetattr@plt+0xfd0>
   12178:	ldr	r1, [r3, #12]
   1217c:	cmp	r1, #0
   12180:	add	r3, r3, #12
   12184:	add	ip, ip, #1
   12188:	bne	1216c <tcgetattr@plt+0xf8c>
   1218c:	mov	r2, r1
   12190:	mov	r1, r7
   12194:	mov	r0, r5
   12198:	bl	11f14 <tcgetattr@plt+0xd34>
   1219c:	b	120b4 <tcgetattr@plt+0xed4>
   121a0:	add	r0, r0, r0, lsl #1
   121a4:	add	r3, lr, r0, lsl #2
   121a8:	ldr	r7, [r3, #8]
   121ac:	b	12148 <tcgetattr@plt+0xf68>
   121b0:	add	ip, ip, ip, lsl #1
   121b4:	add	ip, lr, ip, lsl #2
   121b8:	ldr	r2, [ip, #8]
   121bc:	b	12190 <tcgetattr@plt+0xfb0>
   121c0:	andeq	sl, r1, r0, lsr #29
   121c4:	andeq	sl, r1, r4, ror #28
   121c8:	andeq	sl, r1, ip, lsl #8
   121cc:	andeq	sl, r1, r4, ror lr
   121d0:	andeq	lr, r2, r8, lsl #3
   121d4:	muleq	r1, ip, lr
   121d8:	andeq	sl, r1, r8, ror lr
   121dc:	push	{r4, r5, lr}
   121e0:	mov	r2, #5
   121e4:	sub	sp, sp, #28
   121e8:	mov	r4, r0
   121ec:	mov	r5, r1
   121f0:	mov	r0, #0
   121f4:	ldr	r1, [pc, #52]	; 12230 <tcgetattr@plt+0x1050>
   121f8:	bl	10f94 <dcgettext@plt>
   121fc:	ldr	r3, [pc, #48]	; 12234 <tcgetattr@plt+0x1054>
   12200:	mov	r1, #0
   12204:	str	r3, [sp, #8]
   12208:	str	r5, [sp]
   1220c:	str	r1, [sp, #16]
   12210:	str	r1, [sp, #4]
   12214:	mov	r2, #0
   12218:	mov	r3, #0
   1221c:	str	r0, [sp, #12]
   12220:	mov	r0, r4
   12224:	bl	16a78 <tcgetattr@plt+0x5898>
   12228:	add	sp, sp, #28
   1222c:	pop	{r4, r5, pc}
   12230:	andeq	sl, r1, r8, lsr #29
   12234:	andeq	sl, r1, r4, asr #29
   12238:	cmp	r0, #31
   1223c:	ldr	r3, [pc, #148]	; 122d8 <tcgetattr@plt+0x10f8>
   12240:	bls	12298 <tcgetattr@plt+0x10b8>
   12244:	cmp	r0, #126	; 0x7e
   12248:	addls	r2, r3, #9
   1224c:	strbls	r0, [r3, #8]
   12250:	bls	12288 <tcgetattr@plt+0x10a8>
   12254:	cmp	r0, #127	; 0x7f
   12258:	beq	122b0 <tcgetattr@plt+0x10d0>
   1225c:	ldr	r2, [pc, #120]	; 122dc <tcgetattr@plt+0x10fc>
   12260:	cmp	r0, #159	; 0x9f
   12264:	strh	r2, [r3, #8]
   12268:	bls	122c0 <tcgetattr@plt+0x10e0>
   1226c:	cmp	r0, #255	; 0xff
   12270:	addne	r2, r3, #11
   12274:	ldreq	r1, [pc, #100]	; 122e0 <tcgetattr@plt+0x1100>
   12278:	addeq	r2, r3, #12
   1227c:	subne	r0, r0, #128	; 0x80
   12280:	strbne	r0, [r3, #10]
   12284:	strheq	r1, [r3, #10]
   12288:	mov	r3, #0
   1228c:	strb	r3, [r2]
   12290:	ldr	r0, [pc, #76]	; 122e4 <tcgetattr@plt+0x1104>
   12294:	bx	lr
   12298:	add	r0, r0, #64	; 0x40
   1229c:	mov	r1, #94	; 0x5e
   122a0:	add	r2, r3, #10
   122a4:	strb	r0, [r3, #9]
   122a8:	strb	r1, [r3, #8]
   122ac:	b	12288 <tcgetattr@plt+0x10a8>
   122b0:	ldr	r1, [pc, #40]	; 122e0 <tcgetattr@plt+0x1100>
   122b4:	add	r2, r3, #10
   122b8:	strh	r1, [r3, #8]
   122bc:	b	12288 <tcgetattr@plt+0x10a8>
   122c0:	mov	r2, #94	; 0x5e
   122c4:	sub	r0, r0, #64	; 0x40
   122c8:	strb	r2, [r3, #10]
   122cc:	strb	r0, [r3, #11]
   122d0:	add	r2, r3, #12
   122d4:	b	12288 <tcgetattr@plt+0x10a8>
   122d8:	andeq	lr, r2, r8, lsl #3
   122dc:	andeq	r2, r0, sp, asr #26
   122e0:	andeq	r3, r0, lr, asr pc
   122e4:	muleq	r2, r0, r1
   122e8:	push	{r4, r5, r6, r7, r8, lr}
   122ec:	sub	sp, sp, #16
   122f0:	ldr	r4, [pc, #216]	; 123d0 <tcgetattr@plt+0x11f0>
   122f4:	mov	r6, r0
   122f8:	mov	r5, r1
   122fc:	ldr	r3, [r4]
   12300:	mov	r7, r2
   12304:	ldr	r1, [pc, #200]	; 123d4 <tcgetattr@plt+0x11f4>
   12308:	add	r2, sp, #4
   1230c:	mov	r0, #0
   12310:	str	r3, [sp, #12]
   12314:	bl	11000 <ioctl@plt>
   12318:	cmp	r0, #0
   1231c:	beq	1233c <tcgetattr@plt+0x115c>
   12320:	bl	110fc <__errno_location@plt>
   12324:	ldr	r8, [r0]
   12328:	cmp	r8, #22
   1232c:	moveq	r3, #0
   12330:	streq	r3, [sp, #4]
   12334:	streq	r3, [sp, #8]
   12338:	bne	1237c <tcgetattr@plt+0x119c>
   1233c:	cmp	r6, #0
   12340:	strhge	r6, [sp, #4]
   12344:	add	r2, sp, #4
   12348:	cmp	r5, #0
   1234c:	ldr	r1, [pc, #132]	; 123d8 <tcgetattr@plt+0x11f8>
   12350:	mov	r0, #0
   12354:	strhge	r5, [sp, #6]
   12358:	bl	11000 <ioctl@plt>
   1235c:	cmp	r0, #0
   12360:	bne	123a4 <tcgetattr@plt+0x11c4>
   12364:	ldr	r2, [sp, #12]
   12368:	ldr	r3, [r4]
   1236c:	cmp	r2, r3
   12370:	bne	123a0 <tcgetattr@plt+0x11c0>
   12374:	add	sp, sp, #16
   12378:	pop	{r4, r5, r6, r7, r8, pc}
   1237c:	mov	r2, r7
   12380:	mov	r1, #3
   12384:	mov	r0, #0
   12388:	bl	160b4 <tcgetattr@plt+0x4ed4>
   1238c:	mov	r1, r8
   12390:	ldr	r2, [pc, #68]	; 123dc <tcgetattr@plt+0x11fc>
   12394:	mov	r3, r0
   12398:	mov	r0, #1
   1239c:	bl	11048 <error@plt>
   123a0:	bl	10fa0 <__stack_chk_fail@plt>
   123a4:	bl	110fc <__errno_location@plt>
   123a8:	mov	r2, r7
   123ac:	mov	r1, #3
   123b0:	ldr	r4, [r0]
   123b4:	mov	r0, #0
   123b8:	bl	160b4 <tcgetattr@plt+0x4ed4>
   123bc:	mov	r1, r4
   123c0:	ldr	r2, [pc, #20]	; 123dc <tcgetattr@plt+0x11fc>
   123c4:	mov	r3, r0
   123c8:	mov	r0, #1
   123cc:	bl	11048 <error@plt>
   123d0:	andeq	sp, r2, r8, lsl #30
   123d4:	andeq	r5, r0, r3, lsl r4
   123d8:	andeq	r5, r0, r4, lsl r4
   123dc:	andeq	sp, r1, ip, lsl #13
   123e0:	push	{r4, r5, r6, r7, lr}
   123e4:	sub	sp, sp, #20
   123e8:	ldr	r4, [pc, #228]	; 124d4 <tcgetattr@plt+0x12f4>
   123ec:	mov	r5, r0
   123f0:	mov	r6, r1
   123f4:	ldr	r3, [r4]
   123f8:	add	r2, sp, #4
   123fc:	ldr	r1, [pc, #212]	; 124d8 <tcgetattr@plt+0x12f8>
   12400:	mov	r0, #0
   12404:	str	r3, [sp, #12]
   12408:	bl	11000 <ioctl@plt>
   1240c:	cmp	r0, #0
   12410:	beq	12444 <tcgetattr@plt+0x1264>
   12414:	bl	110fc <__errno_location@plt>
   12418:	ldr	r7, [r0]
   1241c:	cmp	r7, #22
   12420:	bne	12474 <tcgetattr@plt+0x1294>
   12424:	cmp	r5, #0
   12428:	beq	1249c <tcgetattr@plt+0x12bc>
   1242c:	ldr	r2, [sp, #12]
   12430:	ldr	r3, [r4]
   12434:	cmp	r2, r3
   12438:	bne	12498 <tcgetattr@plt+0x12b8>
   1243c:	add	sp, sp, #20
   12440:	pop	{r4, r5, r6, r7, pc}
   12444:	cmp	r5, #0
   12448:	ldrh	r1, [sp, #4]
   1244c:	ldrh	r2, [sp, #6]
   12450:	bne	12468 <tcgetattr@plt+0x1288>
   12454:	ldr	r0, [pc, #128]	; 124dc <tcgetattr@plt+0x12fc>
   12458:	bl	11f14 <tcgetattr@plt+0xd34>
   1245c:	ldr	r3, [pc, #124]	; 124e0 <tcgetattr@plt+0x1300>
   12460:	str	r5, [r3]
   12464:	b	1242c <tcgetattr@plt+0x124c>
   12468:	ldr	r0, [pc, #116]	; 124e4 <tcgetattr@plt+0x1304>
   1246c:	bl	11f14 <tcgetattr@plt+0xd34>
   12470:	b	1242c <tcgetattr@plt+0x124c>
   12474:	mov	r2, r6
   12478:	mov	r1, #3
   1247c:	mov	r0, #0
   12480:	bl	160b4 <tcgetattr@plt+0x4ed4>
   12484:	mov	r1, r7
   12488:	ldr	r2, [pc, #88]	; 124e8 <tcgetattr@plt+0x1308>
   1248c:	mov	r3, r0
   12490:	mov	r0, #1
   12494:	bl	11048 <error@plt>
   12498:	bl	10fa0 <__stack_chk_fail@plt>
   1249c:	mov	r2, #5
   124a0:	ldr	r1, [pc, #68]	; 124ec <tcgetattr@plt+0x130c>
   124a4:	mov	r0, r5
   124a8:	bl	10f94 <dcgettext@plt>
   124ac:	mov	r2, r6
   124b0:	mov	r1, #3
   124b4:	mov	r4, r0
   124b8:	mov	r0, r5
   124bc:	bl	160b4 <tcgetattr@plt+0x4ed4>
   124c0:	mov	r2, r4
   124c4:	mov	r1, r5
   124c8:	mov	r3, r0
   124cc:	mov	r0, #1
   124d0:	bl	11048 <error@plt>
   124d4:	andeq	sp, r2, r8, lsl #30
   124d8:	andeq	r5, r0, r3, lsl r4
   124dc:	strdeq	sl, [r1], -r0
   124e0:	andeq	lr, r2, r8, lsl #3
   124e4:	strdeq	sl, [r1], -r8
   124e8:	andeq	sp, r1, ip, lsl #13
   124ec:	andeq	sl, r1, r8, asr #29
   124f0:	ldr	r3, [pc, #2684]	; 12f74 <tcgetattr@plt+0x1d94>
   124f4:	push	{r7, lr}
   124f8:	sub	sp, sp, #72	; 0x48
   124fc:	ldr	r3, [r3]
   12500:	subs	r5, r0, #0
   12504:	str	r3, [sp, #68]	; 0x44
   12508:	beq	12544 <tcgetattr@plt+0x1364>
   1250c:	ldr	r3, [pc, #2660]	; 12f78 <tcgetattr@plt+0x1d98>
   12510:	mov	r2, #5
   12514:	ldr	r1, [pc, #2656]	; 12f7c <tcgetattr@plt+0x1d9c>
   12518:	mov	r0, #0
   1251c:	ldr	r4, [r3]
   12520:	bl	10f94 <dcgettext@plt>
   12524:	ldr	r3, [pc, #2644]	; 12f80 <tcgetattr@plt+0x1da0>
   12528:	mov	r1, #1
   1252c:	ldr	r3, [r3]
   12530:	mov	r2, r0
   12534:	mov	r0, r4
   12538:	bl	11138 <__fprintf_chk@plt>
   1253c:	mov	r0, r5
   12540:	bl	110b4 <exit@plt>
   12544:	mov	r2, #5
   12548:	ldr	r1, [pc, #2612]	; 12f84 <tcgetattr@plt+0x1da4>
   1254c:	bl	10f94 <dcgettext@plt>
   12550:	ldr	r3, [pc, #2600]	; 12f80 <tcgetattr@plt+0x1da0>
   12554:	ldr	r4, [pc, #2604]	; 12f88 <tcgetattr@plt+0x1da8>
   12558:	ldr	r3, [r3]
   1255c:	mov	r2, r3
   12560:	str	r3, [sp]
   12564:	mov	r1, r0
   12568:	mov	r0, #1
   1256c:	bl	11120 <__printf_chk@plt>
   12570:	mov	r2, #5
   12574:	ldr	r1, [pc, #2576]	; 12f8c <tcgetattr@plt+0x1dac>
   12578:	mov	r0, r5
   1257c:	bl	10f94 <dcgettext@plt>
   12580:	ldr	r1, [r4]
   12584:	bl	10f10 <fputs_unlocked@plt>
   12588:	mov	r2, #5
   1258c:	ldr	r1, [pc, #2556]	; 12f90 <tcgetattr@plt+0x1db0>
   12590:	mov	r0, r5
   12594:	bl	10f94 <dcgettext@plt>
   12598:	ldr	r1, [r4]
   1259c:	bl	10f10 <fputs_unlocked@plt>
   125a0:	mov	r2, #5
   125a4:	ldr	r1, [pc, #2536]	; 12f94 <tcgetattr@plt+0x1db4>
   125a8:	mov	r0, r5
   125ac:	bl	10f94 <dcgettext@plt>
   125b0:	ldr	r1, [r4]
   125b4:	bl	10f10 <fputs_unlocked@plt>
   125b8:	mov	r2, #5
   125bc:	ldr	r1, [pc, #2516]	; 12f98 <tcgetattr@plt+0x1db8>
   125c0:	mov	r0, r5
   125c4:	bl	10f94 <dcgettext@plt>
   125c8:	ldr	r1, [r4]
   125cc:	bl	10f10 <fputs_unlocked@plt>
   125d0:	mov	r2, #5
   125d4:	ldr	r1, [pc, #2496]	; 12f9c <tcgetattr@plt+0x1dbc>
   125d8:	mov	r0, r5
   125dc:	bl	10f94 <dcgettext@plt>
   125e0:	ldr	r1, [r4]
   125e4:	bl	10f10 <fputs_unlocked@plt>
   125e8:	mov	r2, #5
   125ec:	ldr	r1, [pc, #2476]	; 12fa0 <tcgetattr@plt+0x1dc0>
   125f0:	mov	r0, r5
   125f4:	bl	10f94 <dcgettext@plt>
   125f8:	ldr	r1, [r4]
   125fc:	bl	10f10 <fputs_unlocked@plt>
   12600:	mov	r2, #5
   12604:	ldr	r1, [pc, #2456]	; 12fa4 <tcgetattr@plt+0x1dc4>
   12608:	mov	r0, r5
   1260c:	bl	10f94 <dcgettext@plt>
   12610:	ldr	r1, [r4]
   12614:	bl	10f10 <fputs_unlocked@plt>
   12618:	mov	r2, #5
   1261c:	ldr	r1, [pc, #2436]	; 12fa8 <tcgetattr@plt+0x1dc8>
   12620:	mov	r0, r5
   12624:	bl	10f94 <dcgettext@plt>
   12628:	ldr	r1, [r4]
   1262c:	bl	10f10 <fputs_unlocked@plt>
   12630:	mov	r2, #5
   12634:	ldr	r1, [pc, #2416]	; 12fac <tcgetattr@plt+0x1dcc>
   12638:	mov	r0, r5
   1263c:	bl	10f94 <dcgettext@plt>
   12640:	ldr	r1, [r4]
   12644:	bl	10f10 <fputs_unlocked@plt>
   12648:	mov	r2, #5
   1264c:	ldr	r1, [pc, #2396]	; 12fb0 <tcgetattr@plt+0x1dd0>
   12650:	mov	r0, r5
   12654:	bl	10f94 <dcgettext@plt>
   12658:	ldr	r1, [r4]
   1265c:	bl	10f10 <fputs_unlocked@plt>
   12660:	mov	r2, #5
   12664:	ldr	r1, [pc, #2376]	; 12fb4 <tcgetattr@plt+0x1dd4>
   12668:	mov	r0, r5
   1266c:	bl	10f94 <dcgettext@plt>
   12670:	ldr	r1, [r4]
   12674:	bl	10f10 <fputs_unlocked@plt>
   12678:	mov	r2, #5
   1267c:	ldr	r1, [pc, #2356]	; 12fb8 <tcgetattr@plt+0x1dd8>
   12680:	mov	r0, r5
   12684:	bl	10f94 <dcgettext@plt>
   12688:	ldr	r1, [r4]
   1268c:	bl	10f10 <fputs_unlocked@plt>
   12690:	mov	r2, #5
   12694:	ldr	r1, [pc, #2336]	; 12fbc <tcgetattr@plt+0x1ddc>
   12698:	mov	r0, r5
   1269c:	bl	10f94 <dcgettext@plt>
   126a0:	ldr	r1, [r4]
   126a4:	bl	10f10 <fputs_unlocked@plt>
   126a8:	mov	r2, #5
   126ac:	ldr	r1, [pc, #2316]	; 12fc0 <tcgetattr@plt+0x1de0>
   126b0:	mov	r0, r5
   126b4:	bl	10f94 <dcgettext@plt>
   126b8:	ldr	r1, [r4]
   126bc:	bl	10f10 <fputs_unlocked@plt>
   126c0:	mov	r2, #5
   126c4:	ldr	r1, [pc, #2296]	; 12fc4 <tcgetattr@plt+0x1de4>
   126c8:	mov	r0, r5
   126cc:	bl	10f94 <dcgettext@plt>
   126d0:	ldr	r1, [r4]
   126d4:	bl	10f10 <fputs_unlocked@plt>
   126d8:	mov	r2, #5
   126dc:	ldr	r1, [pc, #2276]	; 12fc8 <tcgetattr@plt+0x1de8>
   126e0:	mov	r0, r5
   126e4:	bl	10f94 <dcgettext@plt>
   126e8:	ldr	r1, [r4]
   126ec:	bl	10f10 <fputs_unlocked@plt>
   126f0:	mov	r2, #5
   126f4:	ldr	r1, [pc, #2256]	; 12fcc <tcgetattr@plt+0x1dec>
   126f8:	mov	r0, r5
   126fc:	bl	10f94 <dcgettext@plt>
   12700:	ldr	r1, [r4]
   12704:	bl	10f10 <fputs_unlocked@plt>
   12708:	mov	r2, #5
   1270c:	ldr	r1, [pc, #2236]	; 12fd0 <tcgetattr@plt+0x1df0>
   12710:	mov	r0, r5
   12714:	bl	10f94 <dcgettext@plt>
   12718:	ldr	r1, [r4]
   1271c:	bl	10f10 <fputs_unlocked@plt>
   12720:	mov	r2, #5
   12724:	ldr	r1, [pc, #2216]	; 12fd4 <tcgetattr@plt+0x1df4>
   12728:	mov	r0, r5
   1272c:	bl	10f94 <dcgettext@plt>
   12730:	ldr	r1, [r4]
   12734:	bl	10f10 <fputs_unlocked@plt>
   12738:	ldr	r1, [pc, #2200]	; 12fd8 <tcgetattr@plt+0x1df8>
   1273c:	mov	r2, #5
   12740:	mov	r0, r5
   12744:	bl	10f94 <dcgettext@plt>
   12748:	ldr	r3, [pc, #2188]	; 12fdc <tcgetattr@plt+0x1dfc>
   1274c:	mov	r2, #5
   12750:	ldr	r3, [r3]
   12754:	cmp	r3, #1
   12758:	ldreq	r1, [pc, #2176]	; 12fe0 <tcgetattr@plt+0x1e00>
   1275c:	ldrne	r1, [pc, #2176]	; 12fe4 <tcgetattr@plt+0x1e04>
   12760:	mov	r6, r0
   12764:	mov	r0, r5
   12768:	bl	10f94 <dcgettext@plt>
   1276c:	mov	r1, r6
   12770:	mov	r2, r0
   12774:	mov	r0, #1
   12778:	bl	11120 <__printf_chk@plt>
   1277c:	mov	r2, #5
   12780:	ldr	r1, [pc, #2144]	; 12fe8 <tcgetattr@plt+0x1e08>
   12784:	mov	r0, #0
   12788:	bl	10f94 <dcgettext@plt>
   1278c:	ldr	r1, [r4]
   12790:	bl	10f10 <fputs_unlocked@plt>
   12794:	mov	r2, #5
   12798:	ldr	r1, [pc, #2124]	; 12fec <tcgetattr@plt+0x1e0c>
   1279c:	mov	r0, #0
   127a0:	bl	10f94 <dcgettext@plt>
   127a4:	ldr	r1, [r4]
   127a8:	bl	10f10 <fputs_unlocked@plt>
   127ac:	mov	r2, #5
   127b0:	ldr	r1, [pc, #2104]	; 12ff0 <tcgetattr@plt+0x1e10>
   127b4:	mov	r0, #0
   127b8:	bl	10f94 <dcgettext@plt>
   127bc:	ldr	r1, [r4]
   127c0:	bl	10f10 <fputs_unlocked@plt>
   127c4:	mov	r2, #5
   127c8:	ldr	r1, [pc, #2084]	; 12ff4 <tcgetattr@plt+0x1e14>
   127cc:	mov	r0, #0
   127d0:	bl	10f94 <dcgettext@plt>
   127d4:	ldr	r1, [r4]
   127d8:	bl	10f10 <fputs_unlocked@plt>
   127dc:	mov	r2, #5
   127e0:	ldr	r1, [pc, #2064]	; 12ff8 <tcgetattr@plt+0x1e18>
   127e4:	mov	r0, #0
   127e8:	bl	10f94 <dcgettext@plt>
   127ec:	ldr	r1, [r4]
   127f0:	bl	10f10 <fputs_unlocked@plt>
   127f4:	mov	r2, #5
   127f8:	ldr	r1, [pc, #2044]	; 12ffc <tcgetattr@plt+0x1e1c>
   127fc:	mov	r0, #0
   12800:	bl	10f94 <dcgettext@plt>
   12804:	ldr	r1, [r4]
   12808:	bl	10f10 <fputs_unlocked@plt>
   1280c:	mov	r2, #5
   12810:	ldr	r1, [pc, #2024]	; 13000 <tcgetattr@plt+0x1e20>
   12814:	mov	r0, #0
   12818:	bl	10f94 <dcgettext@plt>
   1281c:	ldr	r1, [r4]
   12820:	bl	10f10 <fputs_unlocked@plt>
   12824:	mov	r2, #5
   12828:	ldr	r1, [pc, #2004]	; 13004 <tcgetattr@plt+0x1e24>
   1282c:	mov	r0, #0
   12830:	bl	10f94 <dcgettext@plt>
   12834:	ldr	r1, [r4]
   12838:	bl	10f10 <fputs_unlocked@plt>
   1283c:	mov	r2, #5
   12840:	ldr	r1, [pc, #1984]	; 13008 <tcgetattr@plt+0x1e28>
   12844:	mov	r0, #0
   12848:	bl	10f94 <dcgettext@plt>
   1284c:	ldr	r1, [r4]
   12850:	bl	10f10 <fputs_unlocked@plt>
   12854:	mov	r2, #5
   12858:	ldr	r1, [pc, #1964]	; 1300c <tcgetattr@plt+0x1e2c>
   1285c:	mov	r0, #0
   12860:	bl	10f94 <dcgettext@plt>
   12864:	ldr	r1, [r4]
   12868:	bl	10f10 <fputs_unlocked@plt>
   1286c:	mov	r2, #5
   12870:	ldr	r1, [pc, #1944]	; 13010 <tcgetattr@plt+0x1e30>
   12874:	mov	r0, #0
   12878:	bl	10f94 <dcgettext@plt>
   1287c:	ldr	r1, [r4]
   12880:	bl	10f10 <fputs_unlocked@plt>
   12884:	mov	r2, #5
   12888:	ldr	r1, [pc, #1924]	; 13014 <tcgetattr@plt+0x1e34>
   1288c:	mov	r0, #0
   12890:	bl	10f94 <dcgettext@plt>
   12894:	ldr	r1, [r4]
   12898:	bl	10f10 <fputs_unlocked@plt>
   1289c:	mov	r2, #5
   128a0:	ldr	r1, [pc, #1904]	; 13018 <tcgetattr@plt+0x1e38>
   128a4:	mov	r0, #0
   128a8:	bl	10f94 <dcgettext@plt>
   128ac:	ldr	r1, [r4]
   128b0:	bl	10f10 <fputs_unlocked@plt>
   128b4:	mov	r2, #5
   128b8:	ldr	r1, [pc, #1884]	; 1301c <tcgetattr@plt+0x1e3c>
   128bc:	mov	r0, #0
   128c0:	bl	10f94 <dcgettext@plt>
   128c4:	ldr	r1, [r4]
   128c8:	bl	10f10 <fputs_unlocked@plt>
   128cc:	mov	r2, #5
   128d0:	ldr	r1, [pc, #1864]	; 13020 <tcgetattr@plt+0x1e40>
   128d4:	mov	r0, #0
   128d8:	bl	10f94 <dcgettext@plt>
   128dc:	ldr	r1, [r4]
   128e0:	bl	10f10 <fputs_unlocked@plt>
   128e4:	mov	r2, #5
   128e8:	ldr	r1, [pc, #1844]	; 13024 <tcgetattr@plt+0x1e44>
   128ec:	mov	r0, #0
   128f0:	bl	10f94 <dcgettext@plt>
   128f4:	ldr	r1, [r4]
   128f8:	bl	10f10 <fputs_unlocked@plt>
   128fc:	mov	r2, #5
   12900:	ldr	r1, [pc, #1824]	; 13028 <tcgetattr@plt+0x1e48>
   12904:	mov	r0, #0
   12908:	bl	10f94 <dcgettext@plt>
   1290c:	ldr	r1, [r4]
   12910:	bl	10f10 <fputs_unlocked@plt>
   12914:	mov	r2, #5
   12918:	ldr	r1, [pc, #1804]	; 1302c <tcgetattr@plt+0x1e4c>
   1291c:	mov	r0, #0
   12920:	bl	10f94 <dcgettext@plt>
   12924:	ldr	r1, [r4]
   12928:	bl	10f10 <fputs_unlocked@plt>
   1292c:	mov	r2, #5
   12930:	ldr	r1, [pc, #1784]	; 13030 <tcgetattr@plt+0x1e50>
   12934:	mov	r0, #0
   12938:	bl	10f94 <dcgettext@plt>
   1293c:	ldr	r1, [r4]
   12940:	bl	10f10 <fputs_unlocked@plt>
   12944:	mov	r2, #5
   12948:	ldr	r1, [pc, #1764]	; 13034 <tcgetattr@plt+0x1e54>
   1294c:	mov	r0, #0
   12950:	bl	10f94 <dcgettext@plt>
   12954:	ldr	r1, [r4]
   12958:	bl	10f10 <fputs_unlocked@plt>
   1295c:	mov	r2, #5
   12960:	ldr	r1, [pc, #1744]	; 13038 <tcgetattr@plt+0x1e58>
   12964:	mov	r0, #0
   12968:	bl	10f94 <dcgettext@plt>
   1296c:	ldr	r1, [r4]
   12970:	bl	10f10 <fputs_unlocked@plt>
   12974:	mov	r2, #5
   12978:	ldr	r1, [pc, #1724]	; 1303c <tcgetattr@plt+0x1e5c>
   1297c:	mov	r0, #0
   12980:	bl	10f94 <dcgettext@plt>
   12984:	ldr	r1, [r4]
   12988:	bl	10f10 <fputs_unlocked@plt>
   1298c:	mov	r2, #5
   12990:	ldr	r1, [pc, #1704]	; 13040 <tcgetattr@plt+0x1e60>
   12994:	mov	r0, #0
   12998:	bl	10f94 <dcgettext@plt>
   1299c:	ldr	r1, [r4]
   129a0:	bl	10f10 <fputs_unlocked@plt>
   129a4:	mov	r2, #5
   129a8:	ldr	r1, [pc, #1684]	; 13044 <tcgetattr@plt+0x1e64>
   129ac:	mov	r0, #0
   129b0:	bl	10f94 <dcgettext@plt>
   129b4:	ldr	r1, [r4]
   129b8:	bl	10f10 <fputs_unlocked@plt>
   129bc:	mov	r2, #5
   129c0:	ldr	r1, [pc, #1664]	; 13048 <tcgetattr@plt+0x1e68>
   129c4:	mov	r0, #0
   129c8:	bl	10f94 <dcgettext@plt>
   129cc:	ldr	r1, [r4]
   129d0:	bl	10f10 <fputs_unlocked@plt>
   129d4:	mov	r2, #5
   129d8:	ldr	r1, [pc, #1644]	; 1304c <tcgetattr@plt+0x1e6c>
   129dc:	mov	r0, #0
   129e0:	bl	10f94 <dcgettext@plt>
   129e4:	ldr	r1, [r4]
   129e8:	bl	10f10 <fputs_unlocked@plt>
   129ec:	mov	r2, #5
   129f0:	ldr	r1, [pc, #1624]	; 13050 <tcgetattr@plt+0x1e70>
   129f4:	mov	r0, #0
   129f8:	bl	10f94 <dcgettext@plt>
   129fc:	ldr	r1, [r4]
   12a00:	bl	10f10 <fputs_unlocked@plt>
   12a04:	mov	r2, #5
   12a08:	ldr	r1, [pc, #1604]	; 13054 <tcgetattr@plt+0x1e74>
   12a0c:	mov	r0, #0
   12a10:	bl	10f94 <dcgettext@plt>
   12a14:	ldr	r1, [r4]
   12a18:	bl	10f10 <fputs_unlocked@plt>
   12a1c:	mov	r2, #5
   12a20:	ldr	r1, [pc, #1584]	; 13058 <tcgetattr@plt+0x1e78>
   12a24:	mov	r0, #0
   12a28:	bl	10f94 <dcgettext@plt>
   12a2c:	ldr	r1, [r4]
   12a30:	bl	10f10 <fputs_unlocked@plt>
   12a34:	mov	r2, #5
   12a38:	ldr	r1, [pc, #1564]	; 1305c <tcgetattr@plt+0x1e7c>
   12a3c:	mov	r0, #0
   12a40:	bl	10f94 <dcgettext@plt>
   12a44:	ldr	r1, [r4]
   12a48:	bl	10f10 <fputs_unlocked@plt>
   12a4c:	mov	r2, #5
   12a50:	ldr	r1, [pc, #1544]	; 13060 <tcgetattr@plt+0x1e80>
   12a54:	mov	r0, #0
   12a58:	bl	10f94 <dcgettext@plt>
   12a5c:	ldr	r1, [r4]
   12a60:	bl	10f10 <fputs_unlocked@plt>
   12a64:	mov	r2, #5
   12a68:	ldr	r1, [pc, #1524]	; 13064 <tcgetattr@plt+0x1e84>
   12a6c:	mov	r0, #0
   12a70:	bl	10f94 <dcgettext@plt>
   12a74:	ldr	r1, [r4]
   12a78:	bl	10f10 <fputs_unlocked@plt>
   12a7c:	mov	r2, #5
   12a80:	ldr	r1, [pc, #1504]	; 13068 <tcgetattr@plt+0x1e88>
   12a84:	mov	r0, #0
   12a88:	bl	10f94 <dcgettext@plt>
   12a8c:	ldr	r1, [r4]
   12a90:	bl	10f10 <fputs_unlocked@plt>
   12a94:	mov	r2, #5
   12a98:	ldr	r1, [pc, #1484]	; 1306c <tcgetattr@plt+0x1e8c>
   12a9c:	mov	r0, #0
   12aa0:	bl	10f94 <dcgettext@plt>
   12aa4:	ldr	r1, [r4]
   12aa8:	bl	10f10 <fputs_unlocked@plt>
   12aac:	mov	r2, #5
   12ab0:	ldr	r1, [pc, #1464]	; 13070 <tcgetattr@plt+0x1e90>
   12ab4:	mov	r0, #0
   12ab8:	bl	10f94 <dcgettext@plt>
   12abc:	ldr	r1, [r4]
   12ac0:	bl	10f10 <fputs_unlocked@plt>
   12ac4:	mov	r2, #5
   12ac8:	ldr	r1, [pc, #1444]	; 13074 <tcgetattr@plt+0x1e94>
   12acc:	mov	r0, #0
   12ad0:	bl	10f94 <dcgettext@plt>
   12ad4:	ldr	r1, [r4]
   12ad8:	bl	10f10 <fputs_unlocked@plt>
   12adc:	mov	r2, #5
   12ae0:	ldr	r1, [pc, #1424]	; 13078 <tcgetattr@plt+0x1e98>
   12ae4:	mov	r0, #0
   12ae8:	bl	10f94 <dcgettext@plt>
   12aec:	ldr	r1, [r4]
   12af0:	bl	10f10 <fputs_unlocked@plt>
   12af4:	mov	r2, #5
   12af8:	ldr	r1, [pc, #1404]	; 1307c <tcgetattr@plt+0x1e9c>
   12afc:	mov	r0, #0
   12b00:	bl	10f94 <dcgettext@plt>
   12b04:	ldr	r1, [r4]
   12b08:	bl	10f10 <fputs_unlocked@plt>
   12b0c:	mov	r2, #5
   12b10:	ldr	r1, [pc, #1384]	; 13080 <tcgetattr@plt+0x1ea0>
   12b14:	mov	r0, #0
   12b18:	bl	10f94 <dcgettext@plt>
   12b1c:	ldr	r1, [r4]
   12b20:	bl	10f10 <fputs_unlocked@plt>
   12b24:	mov	r2, #5
   12b28:	ldr	r1, [pc, #1364]	; 13084 <tcgetattr@plt+0x1ea4>
   12b2c:	mov	r0, #0
   12b30:	bl	10f94 <dcgettext@plt>
   12b34:	ldr	r1, [r4]
   12b38:	bl	10f10 <fputs_unlocked@plt>
   12b3c:	mov	r2, #5
   12b40:	ldr	r1, [pc, #1344]	; 13088 <tcgetattr@plt+0x1ea8>
   12b44:	mov	r0, #0
   12b48:	bl	10f94 <dcgettext@plt>
   12b4c:	ldr	r1, [r4]
   12b50:	bl	10f10 <fputs_unlocked@plt>
   12b54:	mov	r2, #5
   12b58:	ldr	r1, [pc, #1324]	; 1308c <tcgetattr@plt+0x1eac>
   12b5c:	mov	r0, #0
   12b60:	bl	10f94 <dcgettext@plt>
   12b64:	ldr	r1, [r4]
   12b68:	bl	10f10 <fputs_unlocked@plt>
   12b6c:	mov	r2, #5
   12b70:	ldr	r1, [pc, #1304]	; 13090 <tcgetattr@plt+0x1eb0>
   12b74:	mov	r0, #0
   12b78:	bl	10f94 <dcgettext@plt>
   12b7c:	ldr	r1, [r4]
   12b80:	bl	10f10 <fputs_unlocked@plt>
   12b84:	mov	r2, #5
   12b88:	ldr	r1, [pc, #1284]	; 13094 <tcgetattr@plt+0x1eb4>
   12b8c:	mov	r0, #0
   12b90:	bl	10f94 <dcgettext@plt>
   12b94:	ldr	r2, [pc, #1276]	; 13098 <tcgetattr@plt+0x1eb8>
   12b98:	mov	r1, r0
   12b9c:	mov	r0, #1
   12ba0:	bl	11120 <__printf_chk@plt>
   12ba4:	mov	r2, #5
   12ba8:	ldr	r1, [pc, #1260]	; 1309c <tcgetattr@plt+0x1ebc>
   12bac:	mov	r0, #0
   12bb0:	bl	10f94 <dcgettext@plt>
   12bb4:	ldr	r1, [r4]
   12bb8:	bl	10f10 <fputs_unlocked@plt>
   12bbc:	mov	r2, #5
   12bc0:	ldr	r1, [pc, #1240]	; 130a0 <tcgetattr@plt+0x1ec0>
   12bc4:	mov	r0, #0
   12bc8:	bl	10f94 <dcgettext@plt>
   12bcc:	ldr	r1, [r4]
   12bd0:	bl	10f10 <fputs_unlocked@plt>
   12bd4:	mov	r2, #5
   12bd8:	ldr	r1, [pc, #1220]	; 130a4 <tcgetattr@plt+0x1ec4>
   12bdc:	mov	r0, #0
   12be0:	bl	10f94 <dcgettext@plt>
   12be4:	ldr	r1, [r4]
   12be8:	bl	10f10 <fputs_unlocked@plt>
   12bec:	mov	r2, #5
   12bf0:	ldr	r1, [pc, #1200]	; 130a8 <tcgetattr@plt+0x1ec8>
   12bf4:	mov	r0, #0
   12bf8:	bl	10f94 <dcgettext@plt>
   12bfc:	ldr	r1, [r4]
   12c00:	bl	10f10 <fputs_unlocked@plt>
   12c04:	mov	r2, #5
   12c08:	ldr	r1, [pc, #1180]	; 130ac <tcgetattr@plt+0x1ecc>
   12c0c:	mov	r0, #0
   12c10:	bl	10f94 <dcgettext@plt>
   12c14:	ldr	r1, [r4]
   12c18:	bl	10f10 <fputs_unlocked@plt>
   12c1c:	mov	r2, #5
   12c20:	ldr	r1, [pc, #1160]	; 130b0 <tcgetattr@plt+0x1ed0>
   12c24:	mov	r0, #0
   12c28:	bl	10f94 <dcgettext@plt>
   12c2c:	ldr	r1, [r4]
   12c30:	bl	10f10 <fputs_unlocked@plt>
   12c34:	mov	r2, #5
   12c38:	ldr	r1, [pc, #1140]	; 130b4 <tcgetattr@plt+0x1ed4>
   12c3c:	mov	r0, #0
   12c40:	bl	10f94 <dcgettext@plt>
   12c44:	ldr	r1, [r4]
   12c48:	bl	10f10 <fputs_unlocked@plt>
   12c4c:	mov	r2, #5
   12c50:	ldr	r1, [pc, #1120]	; 130b8 <tcgetattr@plt+0x1ed8>
   12c54:	mov	r0, #0
   12c58:	bl	10f94 <dcgettext@plt>
   12c5c:	ldr	r1, [r4]
   12c60:	bl	10f10 <fputs_unlocked@plt>
   12c64:	mov	r2, #5
   12c68:	ldr	r1, [pc, #1100]	; 130bc <tcgetattr@plt+0x1edc>
   12c6c:	mov	r0, #0
   12c70:	bl	10f94 <dcgettext@plt>
   12c74:	ldr	r2, [pc, #1092]	; 130c0 <tcgetattr@plt+0x1ee0>
   12c78:	mov	r1, r0
   12c7c:	mov	r0, #1
   12c80:	bl	11120 <__printf_chk@plt>
   12c84:	mov	r2, #5
   12c88:	ldr	r1, [pc, #1076]	; 130c4 <tcgetattr@plt+0x1ee4>
   12c8c:	mov	r0, #0
   12c90:	bl	10f94 <dcgettext@plt>
   12c94:	ldr	r2, [pc, #1068]	; 130c8 <tcgetattr@plt+0x1ee8>
   12c98:	mov	r1, r0
   12c9c:	mov	r0, #1
   12ca0:	bl	11120 <__printf_chk@plt>
   12ca4:	mov	r2, #5
   12ca8:	ldr	r1, [pc, #1052]	; 130cc <tcgetattr@plt+0x1eec>
   12cac:	mov	r0, #0
   12cb0:	bl	10f94 <dcgettext@plt>
   12cb4:	ldr	r1, [r4]
   12cb8:	bl	10f10 <fputs_unlocked@plt>
   12cbc:	mov	r2, #5
   12cc0:	ldr	r1, [pc, #1032]	; 130d0 <tcgetattr@plt+0x1ef0>
   12cc4:	mov	r0, #0
   12cc8:	bl	10f94 <dcgettext@plt>
   12ccc:	ldr	r1, [r4]
   12cd0:	bl	10f10 <fputs_unlocked@plt>
   12cd4:	mov	r2, #5
   12cd8:	ldr	r1, [pc, #1012]	; 130d4 <tcgetattr@plt+0x1ef4>
   12cdc:	mov	r0, #0
   12ce0:	bl	10f94 <dcgettext@plt>
   12ce4:	ldr	r1, [r4]
   12ce8:	bl	10f10 <fputs_unlocked@plt>
   12cec:	mov	r2, #5
   12cf0:	ldr	r1, [pc, #992]	; 130d8 <tcgetattr@plt+0x1ef8>
   12cf4:	mov	r0, #0
   12cf8:	bl	10f94 <dcgettext@plt>
   12cfc:	ldr	r1, [r4]
   12d00:	bl	10f10 <fputs_unlocked@plt>
   12d04:	mov	r2, #5
   12d08:	ldr	r1, [pc, #972]	; 130dc <tcgetattr@plt+0x1efc>
   12d0c:	mov	r0, #0
   12d10:	bl	10f94 <dcgettext@plt>
   12d14:	ldr	r3, [pc, #964]	; 130e0 <tcgetattr@plt+0x1f00>
   12d18:	ldr	r2, [pc, #964]	; 130e4 <tcgetattr@plt+0x1f04>
   12d1c:	mov	r1, r0
   12d20:	mov	r0, #1
   12d24:	bl	11120 <__printf_chk@plt>
   12d28:	mov	r2, #5
   12d2c:	ldr	r1, [pc, #948]	; 130e8 <tcgetattr@plt+0x1f08>
   12d30:	mov	r0, #0
   12d34:	bl	10f94 <dcgettext@plt>
   12d38:	ldr	r1, [r4]
   12d3c:	bl	10f10 <fputs_unlocked@plt>
   12d40:	mov	r2, #5
   12d44:	ldr	r1, [pc, #928]	; 130ec <tcgetattr@plt+0x1f0c>
   12d48:	mov	r0, #0
   12d4c:	bl	10f94 <dcgettext@plt>
   12d50:	ldr	r2, [pc, #920]	; 130f0 <tcgetattr@plt+0x1f10>
   12d54:	mov	r1, r0
   12d58:	mov	r0, #1
   12d5c:	bl	11120 <__printf_chk@plt>
   12d60:	mov	r2, #5
   12d64:	ldr	r1, [pc, #904]	; 130f4 <tcgetattr@plt+0x1f14>
   12d68:	mov	r0, #0
   12d6c:	bl	10f94 <dcgettext@plt>
   12d70:	ldr	r2, [pc, #896]	; 130f8 <tcgetattr@plt+0x1f18>
   12d74:	ldr	r3, [pc, #896]	; 130fc <tcgetattr@plt+0x1f1c>
   12d78:	str	r2, [sp]
   12d7c:	ldr	r2, [pc, #892]	; 13100 <tcgetattr@plt+0x1f20>
   12d80:	mov	r1, r0
   12d84:	mov	r0, #1
   12d88:	bl	11120 <__printf_chk@plt>
   12d8c:	mov	r2, #5
   12d90:	ldr	r1, [pc, #876]	; 13104 <tcgetattr@plt+0x1f24>
   12d94:	mov	r0, #0
   12d98:	bl	10f94 <dcgettext@plt>
   12d9c:	ldr	r1, [r4]
   12da0:	bl	10f10 <fputs_unlocked@plt>
   12da4:	ldr	lr, [pc, #860]	; 13108 <tcgetattr@plt+0x1f28>
   12da8:	add	ip, sp, #12
   12dac:	ldm	lr!, {r0, r1, r2, r3}
   12db0:	stmia	ip!, {r0, r1, r2, r3}
   12db4:	ldm	lr!, {r0, r1, r2, r3}
   12db8:	ldr	r6, [sp, #12]
   12dbc:	stmia	ip!, {r0, r1, r2, r3}
   12dc0:	cmp	r6, #0
   12dc4:	ldm	lr!, {r0, r1, r2, r3}
   12dc8:	addeq	r4, sp, #12
   12dcc:	stmia	ip!, {r0, r1, r2, r3}
   12dd0:	ldm	lr, {r0, r1}
   12dd4:	stm	ip, {r0, r1}
   12dd8:	beq	12e08 <tcgetattr@plt+0x1c28>
   12ddc:	ldr	r7, [pc, #808]	; 1310c <tcgetattr@plt+0x1f2c>
   12de0:	add	r4, sp, #12
   12de4:	b	12df4 <tcgetattr@plt+0x1c14>
   12de8:	ldr	r6, [r4, #8]!
   12dec:	cmp	r6, #0
   12df0:	beq	12e08 <tcgetattr@plt+0x1c28>
   12df4:	mov	r1, r6
   12df8:	mov	r0, r7
   12dfc:	bl	10f28 <strcmp@plt>
   12e00:	cmp	r0, #0
   12e04:	bne	12de8 <tcgetattr@plt+0x1c08>
   12e08:	ldr	r4, [r4, #4]
   12e0c:	mov	r2, #5
   12e10:	cmp	r4, #0
   12e14:	ldr	r1, [pc, #756]	; 13110 <tcgetattr@plt+0x1f30>
   12e18:	beq	12ec0 <tcgetattr@plt+0x1ce0>
   12e1c:	mov	r0, #0
   12e20:	bl	10f94 <dcgettext@plt>
   12e24:	ldr	r3, [pc, #744]	; 13114 <tcgetattr@plt+0x1f34>
   12e28:	ldr	r2, [pc, #744]	; 13118 <tcgetattr@plt+0x1f38>
   12e2c:	mov	r1, r0
   12e30:	mov	r0, #1
   12e34:	bl	11120 <__printf_chk@plt>
   12e38:	mov	r1, #0
   12e3c:	mov	r0, #5
   12e40:	bl	11174 <setlocale@plt>
   12e44:	cmp	r0, #0
   12e48:	ldreq	r6, [pc, #700]	; 1310c <tcgetattr@plt+0x1f2c>
   12e4c:	beq	12e68 <tcgetattr@plt+0x1c88>
   12e50:	mov	r2, #3
   12e54:	ldr	r1, [pc, #704]	; 1311c <tcgetattr@plt+0x1f3c>
   12e58:	bl	111a4 <strncmp@plt>
   12e5c:	ldr	r6, [pc, #680]	; 1310c <tcgetattr@plt+0x1f2c>
   12e60:	cmp	r0, #0
   12e64:	bne	12f50 <tcgetattr@plt+0x1d70>
   12e68:	mov	r2, #5
   12e6c:	ldr	r1, [pc, #684]	; 13120 <tcgetattr@plt+0x1f40>
   12e70:	mov	r0, #0
   12e74:	bl	10f94 <dcgettext@plt>
   12e78:	ldr	r3, [pc, #652]	; 1310c <tcgetattr@plt+0x1f2c>
   12e7c:	ldr	r2, [pc, #656]	; 13114 <tcgetattr@plt+0x1f34>
   12e80:	mov	r1, r0
   12e84:	mov	r0, #1
   12e88:	bl	11120 <__printf_chk@plt>
   12e8c:	mov	r2, #5
   12e90:	ldr	r1, [pc, #652]	; 13124 <tcgetattr@plt+0x1f44>
   12e94:	mov	r0, #0
   12e98:	bl	10f94 <dcgettext@plt>
   12e9c:	ldr	r2, [pc, #644]	; 13128 <tcgetattr@plt+0x1f48>
   12ea0:	cmp	r4, r6
   12ea4:	ldr	r3, [pc, #640]	; 1312c <tcgetattr@plt+0x1f4c>
   12ea8:	movne	r3, r2
   12eac:	mov	r1, r0
   12eb0:	mov	r2, r4
   12eb4:	mov	r0, #1
   12eb8:	bl	11120 <__printf_chk@plt>
   12ebc:	b	1253c <tcgetattr@plt+0x135c>
   12ec0:	mov	r0, r4
   12ec4:	bl	10f94 <dcgettext@plt>
   12ec8:	ldr	r3, [pc, #580]	; 13114 <tcgetattr@plt+0x1f34>
   12ecc:	ldr	r2, [pc, #580]	; 13118 <tcgetattr@plt+0x1f38>
   12ed0:	mov	r1, r0
   12ed4:	mov	r0, #1
   12ed8:	bl	11120 <__printf_chk@plt>
   12edc:	mov	r1, r4
   12ee0:	mov	r0, #5
   12ee4:	bl	11174 <setlocale@plt>
   12ee8:	cmp	r0, #0
   12eec:	beq	12f04 <tcgetattr@plt+0x1d24>
   12ef0:	mov	r2, #3
   12ef4:	ldr	r1, [pc, #544]	; 1311c <tcgetattr@plt+0x1f3c>
   12ef8:	bl	111a4 <strncmp@plt>
   12efc:	cmp	r0, #0
   12f00:	bne	12f48 <tcgetattr@plt+0x1d68>
   12f04:	mov	r2, #5
   12f08:	ldr	r1, [pc, #528]	; 13120 <tcgetattr@plt+0x1f40>
   12f0c:	mov	r0, #0
   12f10:	bl	10f94 <dcgettext@plt>
   12f14:	ldr	r3, [pc, #496]	; 1310c <tcgetattr@plt+0x1f2c>
   12f18:	ldr	r2, [pc, #500]	; 13114 <tcgetattr@plt+0x1f34>
   12f1c:	mov	r4, r3
   12f20:	mov	r1, r0
   12f24:	mov	r0, #1
   12f28:	bl	11120 <__printf_chk@plt>
   12f2c:	ldr	r1, [pc, #496]	; 13124 <tcgetattr@plt+0x1f44>
   12f30:	mov	r2, #5
   12f34:	mov	r0, #0
   12f38:	bl	10f94 <dcgettext@plt>
   12f3c:	ldr	r3, [pc, #488]	; 1312c <tcgetattr@plt+0x1f4c>
   12f40:	mov	r1, r0
   12f44:	b	12eb0 <tcgetattr@plt+0x1cd0>
   12f48:	ldr	r6, [pc, #444]	; 1310c <tcgetattr@plt+0x1f2c>
   12f4c:	mov	r4, r6
   12f50:	mov	r2, #5
   12f54:	ldr	r1, [pc, #468]	; 13130 <tcgetattr@plt+0x1f50>
   12f58:	mov	r0, #0
   12f5c:	bl	10f94 <dcgettext@plt>
   12f60:	ldr	r2, [pc, #420]	; 1310c <tcgetattr@plt+0x1f2c>
   12f64:	mov	r1, r0
   12f68:	mov	r0, #1
   12f6c:	bl	11120 <__printf_chk@plt>
   12f70:	b	12e68 <tcgetattr@plt+0x1c88>
   12f74:	andeq	sp, r2, r8, lsl #30
   12f78:	andeq	lr, r2, r0, ror r1
   12f7c:	andeq	sl, r1, r8, lsl pc
   12f80:	andeq	lr, r2, r8, asr r2
   12f84:	andeq	sl, r1, r0, asr #30
   12f88:	andeq	lr, r2, r4, ror r1
   12f8c:	ldrdeq	sl, [r1], -r8
   12f90:	andeq	fp, r1, r4
   12f94:	andeq	fp, r1, r0, asr r0
   12f98:	andeq	fp, r1, r8, lsr #2
   12f9c:	andeq	fp, r1, r8, asr r1
   12fa0:	muleq	r1, r0, r1
   12fa4:	andeq	fp, r1, r0, lsr #4
   12fa8:	andeq	fp, r1, r8, lsr r2
   12fac:	andeq	fp, r1, r0, ror r2
   12fb0:	andeq	fp, r1, r0, ror #5
   12fb4:	andeq	fp, r1, r8, lsl r3
   12fb8:			; <UNDEFINED> instruction: 0x0001b3bc
   12fbc:	strdeq	fp, [r1], -r8
   12fc0:	andeq	fp, r1, r8, lsr #8
   12fc4:	andeq	fp, r1, ip, asr r4
   12fc8:	andeq	fp, r1, r0, lsl #10
   12fcc:	andeq	fp, r1, r0, asr #10
   12fd0:	andeq	fp, r1, r8, ror r5
   12fd4:	andeq	fp, r1, r8, asr #11
   12fd8:	andeq	fp, r1, ip, lsr #12
   12fdc:	andeq	lr, r2, r0, lsl r1
   12fe0:	andeq	sp, r1, r0, ror #11
   12fe4:	andeq	fp, r1, r0, lsl #13
   12fe8:	andeq	fp, r1, r4, lsl #13
   12fec:			; <UNDEFINED> instruction: 0x0001b6b0
   12ff0:	ldrdeq	fp, [r1], -r8
   12ff4:	andeq	fp, r1, r4, asr r7
   12ff8:	andeq	fp, r1, r4, ror #15
   12ffc:	andeq	fp, r1, r8, asr r8
   13000:	andeq	fp, r1, r8, asr #17
   13004:	strdeq	fp, [r1], -r8
   13008:	andeq	fp, r1, r4, lsr r9
   1300c:	andeq	fp, r1, r8, ror #20
   13010:	muleq	r1, ip, sl
   13014:	andeq	fp, r1, r0, lsr #23
   13018:	andeq	fp, r1, ip, ror #23
   1301c:	andeq	fp, r1, ip, lsl #25
   13020:	andeq	fp, r1, r8, asr #25
   13024:	andeq	fp, r1, r8, lsl #26
   13028:	andeq	fp, r1, r8, asr sp
   1302c:	andeq	fp, r1, r8, lsr #28
   13030:	andeq	fp, r1, ip, lsr lr
   13034:	andeq	fp, r1, r4, ror lr
   13038:			; <UNDEFINED> instruction: 0x0001beb0
   1303c:	andeq	fp, r1, r8, ror #29
   13040:	andeq	fp, r1, ip, lsl pc
   13044:	andeq	fp, r1, r4, asr pc
   13048:	andeq	fp, r1, r0, lsr #31
   1304c:	strdeq	fp, [r1], -r0
   13050:	andeq	ip, r1, r0, lsr r0
   13054:	andeq	ip, r1, r0, ror r0
   13058:	andeq	ip, r1, r8, lsr #1
   1305c:	andeq	ip, r1, ip, ror #1
   13060:	andeq	ip, r1, r4, lsl r1
   13064:	andeq	ip, r1, ip, lsl #3
   13068:	andeq	ip, r1, r4, asr #3
   1306c:	andeq	ip, r1, ip, lsl r2
   13070:			; <UNDEFINED> instruction: 0x0001c2b0
   13074:	strdeq	ip, [r1], -r4
   13078:	andeq	ip, r1, ip, lsl r3
   1307c:	andeq	ip, r1, r4, asr #6
   13080:	andeq	ip, r1, r4, lsr #7
   13084:	andeq	ip, r1, ip, asr #7
   13088:	andeq	ip, r1, r0, lsl r4
   1308c:	andeq	ip, r1, r8, asr r4
   13090:	muleq	r1, ip, r4
   13094:	andeq	ip, r1, r0, asr #9
   13098:	andeq	ip, r1, r8, lsr #10
   1309c:	andeq	ip, r1, r4, asr #10
   130a0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   130a4:	andeq	ip, r1, r4, lsl #12
   130a8:	andeq	ip, r1, r0, asr r6
   130ac:	muleq	r1, r8, r6
   130b0:			; <UNDEFINED> instruction: 0x0001c6b0
   130b4:	ldrdeq	ip, [r1], -r4
   130b8:	andeq	ip, r1, r8, lsl r7
   130bc:	andeq	ip, r1, r4, asr #15
   130c0:	andeq	ip, r1, r4, ror #15
   130c4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   130c8:	andeq	ip, r1, r8, asr #16
   130cc:	andeq	ip, r1, r4, ror #16
   130d0:	andeq	ip, r1, r8, lsl #17
   130d4:	andeq	ip, r1, r0, lsr #18
   130d8:	andeq	ip, r1, ip, asr #18
   130dc:			; <UNDEFINED> instruction: 0x0001c9b4
   130e0:	strdeq	ip, [r1], -r0
   130e4:	andeq	ip, r1, ip, lsl sl
   130e8:	andeq	ip, r1, ip, lsr #20
   130ec:	strdeq	ip, [r1], -r8
   130f0:	andeq	ip, r1, ip, asr #23
   130f4:	andeq	ip, r1, ip, ror #23
   130f8:	andeq	ip, r1, r4, ror #26
   130fc:	andeq	ip, r1, ip, ror #25
   13100:	andeq	ip, r1, r8, lsr #26
   13104:	andeq	ip, r1, r4, lsr #27
   13108:			; <UNDEFINED> instruction: 0x0001a5b0
   1310c:	andeq	sl, r1, r0, lsl pc
   13110:			; <UNDEFINED> instruction: 0x0001cebc
   13114:	ldrdeq	ip, [r1], -r4
   13118:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1311c:	andeq	ip, r1, ip, lsl #30
   13120:	andeq	ip, r1, r8, asr pc
   13124:	andeq	ip, r1, r8, ror pc
   13128:	strdeq	ip, [r1], -r0
   1312c:	andeq	sp, r1, ip, lsr #5
   13130:	andeq	ip, r1, r0, lsl pc
   13134:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13138:	cmp	r3, #1
   1313c:	mov	r6, r3
   13140:	ldr	r3, [pc, #3256]	; 13e00 <tcgetattr@plt+0x2c20>
   13144:	sub	sp, sp, #60	; 0x3c
   13148:	ldr	r3, [r3]
   1314c:	str	r0, [sp, #16]
   13150:	str	r3, [sp, #52]	; 0x34
   13154:	ldr	r3, [sp, #96]	; 0x60
   13158:	str	r1, [sp, #28]
   1315c:	str	r3, [sp, #8]
   13160:	ldr	r3, [sp, #100]	; 0x64
   13164:	str	r2, [sp]
   13168:	str	r3, [sp, #20]
   1316c:	ldr	r3, [sp, #104]	; 0x68
   13170:	str	r3, [sp, #12]
   13174:	ble	1329c <tcgetattr@plt+0x20bc>
   13178:	mov	r5, #1
   1317c:	b	13198 <tcgetattr@plt+0x1fb8>
   13180:	ldr	r3, [pc, #3196]	; 13e04 <tcgetattr@plt+0x2c24>
   13184:	eor	r8, r8, #1
   13188:	str	r8, [r3]
   1318c:	add	r5, r5, #1
   13190:	cmp	r6, r5
   13194:	ble	1329c <tcgetattr@plt+0x20bc>
   13198:	ldr	r3, [sp]
   1319c:	lsl	r9, r5, #2
   131a0:	ldr	r4, [r3, r5, lsl #2]
   131a4:	cmp	r4, #0
   131a8:	beq	1318c <tcgetattr@plt+0x1fac>
   131ac:	ldrb	r3, [r4]
   131b0:	ldr	r1, [pc, #3152]	; 13e08 <tcgetattr@plt+0x2c28>
   131b4:	cmp	r3, #45	; 0x2d
   131b8:	addeq	r4, r4, #1
   131bc:	mov	r0, r4
   131c0:	moveq	r8, #1
   131c4:	movne	r8, #0
   131c8:	bl	10f28 <strcmp@plt>
   131cc:	cmp	r0, #0
   131d0:	beq	13180 <tcgetattr@plt+0x1fa0>
   131d4:	ldr	r3, [pc, #3120]	; 13e0c <tcgetattr@plt+0x2c2c>
   131d8:	mov	fp, #0
   131dc:	str	r3, [sp, #4]
   131e0:	mov	sl, r3
   131e4:	ldr	r7, [pc, #3108]	; 13e10 <tcgetattr@plt+0x2c30>
   131e8:	b	131fc <tcgetattr@plt+0x201c>
   131ec:	ldr	r7, [sl, #20]!
   131f0:	add	fp, fp, #1
   131f4:	cmp	r7, #0
   131f8:	beq	132b8 <tcgetattr@plt+0x20d8>
   131fc:	mov	r1, r7
   13200:	mov	r0, r4
   13204:	bl	10f28 <strcmp@plt>
   13208:	cmp	r0, #0
   1320c:	bne	131ec <tcgetattr@plt+0x200c>
   13210:	ldr	r2, [pc, #3068]	; 13e14 <tcgetattr@plt+0x2c34>
   13214:	add	r3, fp, fp, lsl #2
   13218:	add	r3, r2, r3, lsl #2
   1321c:	ldrb	r2, [r3, #484]	; 0x1e4
   13220:	tst	r2, #16
   13224:	beq	133d0 <tcgetattr@plt+0x21f0>
   13228:	ldr	r1, [pc, #3048]	; 13e18 <tcgetattr@plt+0x2c38>
   1322c:	mov	r0, r4
   13230:	bl	10f28 <strcmp@plt>
   13234:	cmp	r0, #0
   13238:	bne	13378 <tcgetattr@plt+0x2198>
   1323c:	sub	r3, r6, #1
   13240:	cmp	r3, r5
   13244:	beq	1398c <tcgetattr@plt+0x27ac>
   13248:	ldr	r3, [sp]
   1324c:	add	r9, r3, r9
   13250:	ldr	r0, [r9, #4]
   13254:	cmp	r0, #0
   13258:	beq	1398c <tcgetattr@plt+0x27ac>
   1325c:	ldr	r3, [sp, #16]
   13260:	add	r5, r5, #1
   13264:	cmp	r3, #0
   13268:	bne	1318c <tcgetattr@plt+0x1fac>
   1326c:	bl	11dc4 <tcgetattr@plt+0xbe4>
   13270:	mov	r1, r0
   13274:	ldr	r0, [sp, #8]
   13278:	bl	110e4 <cfsetispeed@plt>
   1327c:	ldr	r2, [sp, #20]
   13280:	mov	r3, #1
   13284:	add	r5, r5, #1
   13288:	strb	r3, [r2]
   1328c:	ldr	r2, [sp, #12]
   13290:	cmp	r6, r5
   13294:	strb	r3, [r2]
   13298:	bgt	13198 <tcgetattr@plt+0x1fb8>
   1329c:	ldr	r3, [pc, #2908]	; 13e00 <tcgetattr@plt+0x2c20>
   132a0:	ldr	r2, [sp, #52]	; 0x34
   132a4:	ldr	r3, [r3]
   132a8:	cmp	r2, r3
   132ac:	bne	139ec <tcgetattr@plt+0x280c>
   132b0:	add	sp, sp, #60	; 0x3c
   132b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   132b8:	cmp	r8, #0
   132bc:	bne	136c0 <tcgetattr@plt+0x24e0>
   132c0:	ldr	fp, [pc, #2900]	; 13e1c <tcgetattr@plt+0x2c3c>
   132c4:	ldr	r7, [pc, #2900]	; 13e20 <tcgetattr@plt+0x2c40>
   132c8:	b	132dc <tcgetattr@plt+0x20fc>
   132cc:	ldr	r7, [fp, #12]!
   132d0:	add	r8, r8, #1
   132d4:	cmp	r7, #0
   132d8:	beq	13228 <tcgetattr@plt+0x2048>
   132dc:	mov	r1, r7
   132e0:	mov	r0, r4
   132e4:	bl	10f28 <strcmp@plt>
   132e8:	cmp	r0, #0
   132ec:	bne	132cc <tcgetattr@plt+0x20ec>
   132f0:	sub	r3, r6, #1
   132f4:	cmp	r3, r5
   132f8:	beq	1398c <tcgetattr@plt+0x27ac>
   132fc:	ldr	r3, [sp]
   13300:	add	r9, r3, r9
   13304:	ldr	r9, [r9, #4]
   13308:	cmp	r9, #0
   1330c:	beq	1398c <tcgetattr@plt+0x27ac>
   13310:	ldr	r3, [pc, #2820]	; 13e1c <tcgetattr@plt+0x2c3c>
   13314:	add	r8, r8, r8, lsl #1
   13318:	ldr	r1, [pc, #2820]	; 13e24 <tcgetattr@plt+0x2c44>
   1331c:	mov	r0, r7
   13320:	add	r4, r3, r8, lsl #2
   13324:	bl	10f28 <strcmp@plt>
   13328:	add	r5, r5, #1
   1332c:	cmp	r0, #0
   13330:	beq	13480 <tcgetattr@plt+0x22a0>
   13334:	mov	r0, r7
   13338:	ldr	r1, [pc, #2792]	; 13e28 <tcgetattr@plt+0x2c48>
   1333c:	bl	10f28 <strcmp@plt>
   13340:	cmp	r0, #0
   13344:	beq	13480 <tcgetattr@plt+0x22a0>
   13348:	ldrb	r7, [r9]
   1334c:	cmp	r7, #0
   13350:	bne	135d0 <tcgetattr@plt+0x23f0>
   13354:	mov	r0, r7
   13358:	ldr	r3, [r4, #8]
   1335c:	ldr	r1, [sp, #8]
   13360:	mov	r2, #1
   13364:	add	r3, r1, r3
   13368:	strb	r0, [r3, #17]
   1336c:	ldr	r3, [sp, #12]
   13370:	strb	r2, [r3]
   13374:	b	1318c <tcgetattr@plt+0x1fac>
   13378:	ldr	r1, [pc, #2732]	; 13e2c <tcgetattr@plt+0x2c4c>
   1337c:	mov	r0, r4
   13380:	bl	10f28 <strcmp@plt>
   13384:	cmp	r0, #0
   13388:	bne	13424 <tcgetattr@plt+0x2244>
   1338c:	sub	r3, r6, #1
   13390:	cmp	r3, r5
   13394:	beq	1398c <tcgetattr@plt+0x27ac>
   13398:	ldr	r3, [sp]
   1339c:	add	r9, r3, r9
   133a0:	ldr	r0, [r9, #4]
   133a4:	cmp	r0, #0
   133a8:	beq	1398c <tcgetattr@plt+0x27ac>
   133ac:	ldr	r3, [sp, #16]
   133b0:	add	r5, r5, #1
   133b4:	cmp	r3, #0
   133b8:	bne	1318c <tcgetattr@plt+0x1fac>
   133bc:	bl	11dc4 <tcgetattr@plt+0xbe4>
   133c0:	mov	r1, r0
   133c4:	ldr	r0, [sp, #8]
   133c8:	bl	10fe8 <cfsetospeed@plt>
   133cc:	b	1327c <tcgetattr@plt+0x209c>
   133d0:	cmp	r8, #0
   133d4:	beq	13490 <tcgetattr@plt+0x22b0>
   133d8:	tst	r2, #4
   133dc:	beq	136b4 <tcgetattr@plt+0x24d4>
   133e0:	ldr	r0, [r3, #480]	; 0x1e0
   133e4:	ldr	r1, [sp, #8]
   133e8:	str	r3, [sp, #24]
   133ec:	bl	11ec4 <tcgetattr@plt+0xce4>
   133f0:	ldr	r3, [sp, #24]
   133f4:	cmp	r0, #0
   133f8:	beq	13708 <tcgetattr@plt+0x2528>
   133fc:	ldr	r2, [r3, #492]	; 0x1ec
   13400:	ldr	r1, [r3, #488]	; 0x1e8
   13404:	ldr	r3, [r0]
   13408:	orr	r2, r2, r1
   1340c:	bic	r3, r3, r2
   13410:	str	r3, [r0]
   13414:	ldr	r3, [sp, #12]
   13418:	mov	r2, #1
   1341c:	strb	r2, [r3]
   13420:	b	1318c <tcgetattr@plt+0x1fac>
   13424:	ldr	r1, [pc, #2564]	; 13e30 <tcgetattr@plt+0x2c50>
   13428:	mov	r0, r4
   1342c:	bl	10f28 <strcmp@plt>
   13430:	cmp	r0, #0
   13434:	bne	134d4 <tcgetattr@plt+0x22f4>
   13438:	sub	r3, r6, #1
   1343c:	cmp	r3, r5
   13440:	beq	1398c <tcgetattr@plt+0x27ac>
   13444:	ldr	r3, [sp]
   13448:	add	r9, r3, r9
   1344c:	ldr	r0, [r9, #4]
   13450:	cmp	r0, #0
   13454:	beq	1398c <tcgetattr@plt+0x27ac>
   13458:	ldr	r3, [sp, #16]
   1345c:	add	r5, r5, #1
   13460:	cmp	r3, #0
   13464:	bne	1318c <tcgetattr@plt+0x1fac>
   13468:	mvn	r1, #-2147483648	; 0x80000000
   1346c:	bl	121dc <tcgetattr@plt+0xffc>
   13470:	ldr	r2, [sp, #28]
   13474:	mvn	r1, #0
   13478:	bl	122e8 <tcgetattr@plt+0x1108>
   1347c:	b	1318c <tcgetattr@plt+0x1fac>
   13480:	mov	r0, r9
   13484:	mov	r1, #255	; 0xff
   13488:	bl	121dc <tcgetattr@plt+0xffc>
   1348c:	b	13358 <tcgetattr@plt+0x2178>
   13490:	ldr	r0, [r3, #480]	; 0x1e0
   13494:	ldr	r1, [sp, #8]
   13498:	str	r3, [sp, #24]
   1349c:	bl	11ec4 <tcgetattr@plt+0xce4>
   134a0:	ldr	r3, [sp, #24]
   134a4:	cmp	r0, #0
   134a8:	beq	13548 <tcgetattr@plt+0x2368>
   134ac:	ldr	r2, [r0]
   134b0:	ldr	ip, [r3, #492]	; 0x1ec
   134b4:	ldr	r1, [r3, #488]	; 0x1e8
   134b8:	bic	r3, r2, ip
   134bc:	orr	r3, r3, r1
   134c0:	str	r3, [r0]
   134c4:	ldr	r3, [sp, #12]
   134c8:	mov	r2, #1
   134cc:	strb	r2, [r3]
   134d0:	b	1318c <tcgetattr@plt+0x1fac>
   134d4:	ldr	r1, [pc, #2392]	; 13e34 <tcgetattr@plt+0x2c54>
   134d8:	mov	r0, r4
   134dc:	bl	10f28 <strcmp@plt>
   134e0:	cmp	r0, #0
   134e4:	beq	134fc <tcgetattr@plt+0x231c>
   134e8:	ldr	r1, [pc, #2376]	; 13e38 <tcgetattr@plt+0x2c58>
   134ec:	mov	r0, r4
   134f0:	bl	10f28 <strcmp@plt>
   134f4:	cmp	r0, #0
   134f8:	bne	1361c <tcgetattr@plt+0x243c>
   134fc:	sub	r3, r6, #1
   13500:	cmp	r3, r5
   13504:	beq	1398c <tcgetattr@plt+0x27ac>
   13508:	ldr	r3, [sp]
   1350c:	add	r9, r3, r9
   13510:	ldr	r0, [r9, #4]
   13514:	cmp	r0, #0
   13518:	beq	1398c <tcgetattr@plt+0x27ac>
   1351c:	ldr	r3, [sp, #16]
   13520:	add	r5, r5, #1
   13524:	cmp	r3, #0
   13528:	bne	1318c <tcgetattr@plt+0x1fac>
   1352c:	mvn	r1, #-2147483648	; 0x80000000
   13530:	bl	121dc <tcgetattr@plt+0xffc>
   13534:	ldr	r2, [sp, #28]
   13538:	mov	r1, r0
   1353c:	mvn	r0, #0
   13540:	bl	122e8 <tcgetattr@plt+0x1108>
   13544:	b	1318c <tcgetattr@plt+0x1fac>
   13548:	ldr	r1, [pc, #2284]	; 13e3c <tcgetattr@plt+0x2c5c>
   1354c:	mov	r0, r7
   13550:	bl	10f28 <strcmp@plt>
   13554:	cmp	r0, #0
   13558:	beq	13690 <tcgetattr@plt+0x24b0>
   1355c:	ldr	r1, [pc, #2268]	; 13e40 <tcgetattr@plt+0x2c60>
   13560:	mov	r0, r7
   13564:	bl	10f28 <strcmp@plt>
   13568:	cmp	r0, #0
   1356c:	beq	13690 <tcgetattr@plt+0x24b0>
   13570:	ldr	r1, [pc, #2252]	; 13e44 <tcgetattr@plt+0x2c64>
   13574:	mov	r0, r7
   13578:	bl	10f28 <strcmp@plt>
   1357c:	cmp	r0, #0
   13580:	beq	137d0 <tcgetattr@plt+0x25f0>
   13584:	ldr	r1, [pc, #2236]	; 13e48 <tcgetattr@plt+0x2c68>
   13588:	mov	r0, r7
   1358c:	bl	10f28 <strcmp@plt>
   13590:	cmp	r0, #0
   13594:	beq	13790 <tcgetattr@plt+0x25b0>
   13598:	ldr	r1, [pc, #2220]	; 13e4c <tcgetattr@plt+0x2c6c>
   1359c:	mov	r0, r7
   135a0:	bl	10f28 <strcmp@plt>
   135a4:	cmp	r0, #0
   135a8:	bne	13880 <tcgetattr@plt+0x26a0>
   135ac:	ldr	r1, [sp, #8]
   135b0:	mov	r3, #127	; 0x7f
   135b4:	mov	r2, #21
   135b8:	strb	r2, [r1, #20]
   135bc:	ldr	r2, [sp, #12]
   135c0:	strb	r3, [r1, #19]
   135c4:	mov	r3, #1
   135c8:	strb	r3, [r2]
   135cc:	b	1318c <tcgetattr@plt+0x1fac>
   135d0:	ldrb	r8, [r9, #1]
   135d4:	cmp	r8, #0
   135d8:	beq	13354 <tcgetattr@plt+0x2174>
   135dc:	ldr	r1, [pc, #2156]	; 13e50 <tcgetattr@plt+0x2c70>
   135e0:	mov	r0, r9
   135e4:	bl	10f28 <strcmp@plt>
   135e8:	cmp	r0, #0
   135ec:	beq	13358 <tcgetattr@plt+0x2178>
   135f0:	ldr	r1, [pc, #2140]	; 13e54 <tcgetattr@plt+0x2c74>
   135f4:	mov	r0, r9
   135f8:	bl	10f28 <strcmp@plt>
   135fc:	cmp	r0, #0
   13600:	beq	13358 <tcgetattr@plt+0x2178>
   13604:	cmp	r7, #94	; 0x5e
   13608:	bne	13480 <tcgetattr@plt+0x22a0>
   1360c:	cmp	r8, #63	; 0x3f
   13610:	bicne	r0, r8, #96	; 0x60
   13614:	moveq	r0, #127	; 0x7f
   13618:	b	13358 <tcgetattr@plt+0x2178>
   1361c:	ldr	r1, [pc, #2100]	; 13e58 <tcgetattr@plt+0x2c78>
   13620:	mov	r0, r4
   13624:	bl	10f28 <strcmp@plt>
   13628:	cmp	r0, #0
   1362c:	beq	136dc <tcgetattr@plt+0x24fc>
   13630:	ldr	r1, [pc, #2084]	; 13e5c <tcgetattr@plt+0x2c7c>
   13634:	mov	r0, r4
   13638:	bl	10f28 <strcmp@plt>
   1363c:	cmp	r0, #0
   13640:	bne	13740 <tcgetattr@plt+0x2560>
   13644:	sub	r3, r6, #1
   13648:	cmp	r3, r5
   1364c:	beq	1398c <tcgetattr@plt+0x27ac>
   13650:	ldr	r3, [sp]
   13654:	add	r9, r9, #4
   13658:	ldr	r0, [r3, r9]
   1365c:	cmp	r0, #0
   13660:	beq	1398c <tcgetattr@plt+0x27ac>
   13664:	mvn	r1, #0
   13668:	bl	121dc <tcgetattr@plt+0xffc>
   1366c:	add	r5, r5, #1
   13670:	bics	r3, r0, #255	; 0xff
   13674:	ldr	r3, [sp, #8]
   13678:	strb	r0, [r3, #16]
   1367c:	bne	1381c <tcgetattr@plt+0x263c>
   13680:	ldr	r2, [sp, #12]
   13684:	mov	r3, #1
   13688:	strb	r3, [r2]
   1368c:	b	1318c <tcgetattr@plt+0x1fac>
   13690:	ldr	r1, [sp, #8]
   13694:	mov	r2, #1
   13698:	ldr	r3, [r1, #8]
   1369c:	bic	r3, r3, #816	; 0x330
   136a0:	orr	r3, r3, #288	; 0x120
   136a4:	str	r3, [r1, #8]
   136a8:	ldr	r3, [sp, #12]
   136ac:	strb	r2, [r3]
   136b0:	b	1318c <tcgetattr@plt+0x1fac>
   136b4:	ldr	r2, [sp, #12]
   136b8:	mov	r3, #1
   136bc:	strb	r3, [r2]
   136c0:	mov	r2, #5
   136c4:	ldr	r1, [pc, #1940]	; 13e60 <tcgetattr@plt+0x2c80>
   136c8:	mov	r0, #0
   136cc:	bl	10f94 <dcgettext@plt>
   136d0:	mov	r5, r0
   136d4:	sub	r0, r4, #1
   136d8:	b	139a4 <tcgetattr@plt+0x27c4>
   136dc:	ldr	r4, [sp, #16]
   136e0:	cmp	r4, #0
   136e4:	bne	1318c <tcgetattr@plt+0x1fac>
   136e8:	bl	11e20 <tcgetattr@plt+0xc40>
   136ec:	ldr	r3, [pc, #1904]	; 13e64 <tcgetattr@plt+0x2c84>
   136f0:	ldr	r1, [sp, #28]
   136f4:	str	r4, [r3]
   136f8:	str	r0, [r3, #4]
   136fc:	mov	r0, r4
   13700:	bl	123e0 <tcgetattr@plt+0x1200>
   13704:	b	1318c <tcgetattr@plt+0x1fac>
   13708:	ldr	r1, [pc, #1836]	; 13e3c <tcgetattr@plt+0x2c5c>
   1370c:	mov	r0, r7
   13710:	bl	10f28 <strcmp@plt>
   13714:	cmp	r0, #0
   13718:	bne	13854 <tcgetattr@plt+0x2674>
   1371c:	ldr	r1, [sp, #8]
   13720:	mov	r2, #1
   13724:	ldr	r3, [r1, #8]
   13728:	bic	r3, r3, #304	; 0x130
   1372c:	orr	r3, r3, #48	; 0x30
   13730:	str	r3, [r1, #8]
   13734:	ldr	r3, [sp, #12]
   13738:	strb	r2, [r3]
   1373c:	b	1318c <tcgetattr@plt+0x1fac>
   13740:	ldr	r1, [pc, #1824]	; 13e68 <tcgetattr@plt+0x2c88>
   13744:	mov	r0, r4
   13748:	bl	10f28 <strcmp@plt>
   1374c:	cmp	r0, #0
   13750:	beq	137f4 <tcgetattr@plt+0x2614>
   13754:	mov	r0, r4
   13758:	bl	11dc4 <tcgetattr@plt+0xbe4>
   1375c:	cmn	r0, #1
   13760:	mov	r7, r0
   13764:	beq	13a48 <tcgetattr@plt+0x2868>
   13768:	ldr	r3, [sp, #16]
   1376c:	cmp	r3, #0
   13770:	bne	1318c <tcgetattr@plt+0x1fac>
   13774:	ldr	r4, [sp, #8]
   13778:	mov	r1, r0
   1377c:	mov	r0, r4
   13780:	bl	110e4 <cfsetispeed@plt>
   13784:	mov	r1, r7
   13788:	mov	r0, r4
   1378c:	b	133c8 <tcgetattr@plt+0x21e8>
   13790:	ldr	r0, [sp, #8]
   13794:	cmp	r8, #0
   13798:	movne	r1, #1
   1379c:	ldrd	r2, [r0]
   137a0:	ldreq	r0, [sp, #8]
   137a4:	moveq	r1, #1
   137a8:	bicne	r3, r3, #44	; 0x2c
   137ac:	bicne	r2, r2, #448	; 0x1c0
   137b0:	orrne	r3, r3, #4
   137b4:	biceq	r3, r3, #4
   137b8:	orrne	r2, r2, #256	; 0x100
   137bc:	biceq	r2, r2, #256	; 0x100
   137c0:	strd	r2, [r0]
   137c4:	ldr	r3, [sp, #12]
   137c8:	strb	r1, [r3]
   137cc:	b	1318c <tcgetattr@plt+0x1fac>
   137d0:	ldr	r1, [sp, #8]
   137d4:	mov	r2, #1
   137d8:	ldr	r3, [r1, #8]
   137dc:	bic	r3, r3, #816	; 0x330
   137e0:	orr	r3, r3, #800	; 0x320
   137e4:	str	r3, [r1, #8]
   137e8:	ldr	r3, [sp, #12]
   137ec:	strb	r2, [r3]
   137f0:	b	1318c <tcgetattr@plt+0x1fac>
   137f4:	ldr	r4, [sp, #16]
   137f8:	cmp	r4, #0
   137fc:	bne	1318c <tcgetattr@plt+0x1fac>
   13800:	bl	11e20 <tcgetattr@plt+0xc40>
   13804:	ldr	r3, [pc, #1624]	; 13e64 <tcgetattr@plt+0x2c84>
   13808:	mov	r1, r4
   1380c:	str	r0, [r3, #4]
   13810:	ldr	r0, [sp, #8]
   13814:	bl	1203c <tcgetattr@plt+0xe5c>
   13818:	b	1318c <tcgetattr@plt+0x1fac>
   1381c:	mov	r2, #5
   13820:	ldr	r1, [pc, #1604]	; 13e6c <tcgetattr@plt+0x2c8c>
   13824:	mov	r0, #0
   13828:	bl	10f94 <dcgettext@plt>
   1382c:	ldr	r3, [sp]
   13830:	mov	r4, r0
   13834:	ldr	r0, [r3, r9]
   13838:	bl	16280 <tcgetattr@plt+0x50a0>
   1383c:	mov	r1, #0
   13840:	mov	r2, r4
   13844:	mov	r3, r0
   13848:	mov	r0, r1
   1384c:	bl	11048 <error@plt>
   13850:	b	13680 <tcgetattr@plt+0x24a0>
   13854:	ldr	r1, [pc, #1508]	; 13e40 <tcgetattr@plt+0x2c60>
   13858:	mov	r0, r7
   1385c:	bl	10f28 <strcmp@plt>
   13860:	cmp	r0, #0
   13864:	beq	1371c <tcgetattr@plt+0x253c>
   13868:	ldr	r1, [pc, #1492]	; 13e44 <tcgetattr@plt+0x2c64>
   1386c:	mov	r0, r7
   13870:	bl	10f28 <strcmp@plt>
   13874:	cmp	r0, #0
   13878:	beq	1371c <tcgetattr@plt+0x253c>
   1387c:	b	13584 <tcgetattr@plt+0x23a4>
   13880:	ldr	r1, [pc, #1512]	; 13e70 <tcgetattr@plt+0x2c90>
   13884:	mov	r0, r7
   13888:	bl	10f28 <strcmp@plt>
   1388c:	cmp	r0, #0
   13890:	ldreq	r3, [pc, #1412]	; 13e1c <tcgetattr@plt+0x2c3c>
   13894:	beq	138f0 <tcgetattr@plt+0x2710>
   13898:	ldr	r1, [pc, #1492]	; 13e74 <tcgetattr@plt+0x2c94>
   1389c:	mov	r0, r7
   138a0:	bl	10f28 <strcmp@plt>
   138a4:	cmp	r0, #0
   138a8:	bne	139f0 <tcgetattr@plt+0x2810>
   138ac:	ldr	r1, [sp, #8]
   138b0:	cmp	r8, #0
   138b4:	movne	r2, #1
   138b8:	ldr	r3, [r1, #12]
   138bc:	ldreq	r1, [sp, #8]
   138c0:	orrne	r3, r3, #2
   138c4:	biceq	r3, r3, #2
   138c8:	str	r3, [r1, #12]
   138cc:	ldr	r3, [sp, #12]
   138d0:	moveq	r2, #1
   138d4:	strb	r2, [r3]
   138d8:	b	1318c <tcgetattr@plt+0x1fac>
   138dc:	ldr	r2, [r3, #-4]
   138e0:	ldr	r0, [sp, #8]
   138e4:	ldrb	r1, [r3, #-8]
   138e8:	add	r2, r0, r2
   138ec:	strb	r1, [r2, #17]
   138f0:	ldr	r2, [r3], #12
   138f4:	cmp	r2, #0
   138f8:	bne	138dc <tcgetattr@plt+0x26fc>
   138fc:	ldmib	sp, {r4, r7}
   13900:	b	13934 <tcgetattr@plt+0x2754>
   13904:	mov	r1, r7
   13908:	ldr	r0, [r4, #4]
   1390c:	bl	11ec4 <tcgetattr@plt+0xce4>
   13910:	cmp	r0, #0
   13914:	beq	139c4 <tcgetattr@plt+0x27e4>
   13918:	ldr	r1, [r4, #16]
   1391c:	ldr	r3, [r0]
   13920:	ldr	r2, [r4, #12]
   13924:	bic	r3, r3, r1
   13928:	orr	r3, r3, r2
   1392c:	str	r3, [r0]
   13930:	add	r4, r4, #20
   13934:	ldr	r3, [r4]
   13938:	cmp	r3, #0
   1393c:	beq	13680 <tcgetattr@plt+0x24a0>
   13940:	ldrb	r3, [r4, #8]
   13944:	tst	r3, #16
   13948:	bne	13930 <tcgetattr@plt+0x2750>
   1394c:	tst	r3, #1
   13950:	bne	13904 <tcgetattr@plt+0x2724>
   13954:	tst	r3, #2
   13958:	beq	13930 <tcgetattr@plt+0x2750>
   1395c:	mov	r1, r7
   13960:	ldr	r0, [r4, #4]
   13964:	bl	11ec4 <tcgetattr@plt+0xce4>
   13968:	cmp	r0, #0
   1396c:	beq	139d8 <tcgetattr@plt+0x27f8>
   13970:	ldr	r2, [r4, #16]
   13974:	ldr	r1, [r4, #12]
   13978:	ldr	r3, [r0]
   1397c:	orr	r2, r2, r1
   13980:	bic	r3, r3, r2
   13984:	str	r3, [r0]
   13988:	b	13930 <tcgetattr@plt+0x2750>
   1398c:	ldr	r1, [pc, #1252]	; 13e78 <tcgetattr@plt+0x2c98>
   13990:	mov	r2, #5
   13994:	mov	r0, #0
   13998:	bl	10f94 <dcgettext@plt>
   1399c:	mov	r5, r0
   139a0:	mov	r0, r4
   139a4:	bl	16280 <tcgetattr@plt+0x50a0>
   139a8:	mov	r1, #0
   139ac:	mov	r2, r5
   139b0:	mov	r3, r0
   139b4:	mov	r0, r1
   139b8:	bl	11048 <error@plt>
   139bc:	mov	r0, #1
   139c0:	bl	124f0 <tcgetattr@plt+0x1310>
   139c4:	ldr	r3, [pc, #1200]	; 13e7c <tcgetattr@plt+0x2c9c>
   139c8:	ldr	r2, [pc, #1200]	; 13e80 <tcgetattr@plt+0x2ca0>
   139cc:	ldr	r1, [pc, #1200]	; 13e84 <tcgetattr@plt+0x2ca4>
   139d0:	ldr	r0, [pc, #1200]	; 13e88 <tcgetattr@plt+0x2ca8>
   139d4:	bl	111d4 <__assert_fail@plt>
   139d8:	ldr	r3, [pc, #1180]	; 13e7c <tcgetattr@plt+0x2c9c>
   139dc:	ldr	r2, [pc, #1192]	; 13e8c <tcgetattr@plt+0x2cac>
   139e0:	ldr	r1, [pc, #1180]	; 13e84 <tcgetattr@plt+0x2ca4>
   139e4:	ldr	r0, [pc, #1180]	; 13e88 <tcgetattr@plt+0x2ca8>
   139e8:	bl	111d4 <__assert_fail@plt>
   139ec:	bl	10fa0 <__stack_chk_fail@plt>
   139f0:	ldr	r1, [pc, #1176]	; 13e90 <tcgetattr@plt+0x2cb0>
   139f4:	mov	r0, r7
   139f8:	bl	10f28 <strcmp@plt>
   139fc:	cmp	r0, #0
   13a00:	bne	13b5c <tcgetattr@plt+0x297c>
   13a04:	ldr	r0, [sp, #8]
   13a08:	cmp	r8, #0
   13a0c:	movne	r1, #1
   13a10:	ldr	r3, [r0, #8]
   13a14:	ldr	r2, [r0]
   13a18:	ldreq	r0, [sp, #8]
   13a1c:	bic	r3, r3, #304	; 0x130
   13a20:	orrne	r3, r3, #288	; 0x120
   13a24:	orreq	r3, r3, #48	; 0x30
   13a28:	str	r3, [r0, #8]
   13a2c:	ldr	r3, [sp, #12]
   13a30:	orrne	r2, r2, #32
   13a34:	biceq	r2, r2, #32
   13a38:	moveq	r1, #1
   13a3c:	str	r2, [r0]
   13a40:	strb	r1, [r3]
   13a44:	b	1318c <tcgetattr@plt+0x1fac>
   13a48:	bl	110fc <__errno_location@plt>
   13a4c:	mov	r9, #0
   13a50:	mov	fp, r9
   13a54:	mov	r7, r4
   13a58:	mov	r8, r0
   13a5c:	mov	r2, #16
   13a60:	str	fp, [r8]
   13a64:	add	r1, sp, #32
   13a68:	mov	r0, r7
   13a6c:	bl	110c0 <strtoul@plt>
   13a70:	ldr	r2, [r8]
   13a74:	cmp	r2, #0
   13a78:	bne	13bb8 <tcgetattr@plt+0x29d8>
   13a7c:	ldr	r1, [sp, #32]
   13a80:	sub	r2, r1, r7
   13a84:	ldrb	ip, [r1]
   13a88:	clz	r2, r2
   13a8c:	lsr	r2, r2, #5
   13a90:	cmp	ip, #58	; 0x3a
   13a94:	orrne	r2, r2, #1
   13a98:	cmp	r2, #0
   13a9c:	bne	13bb8 <tcgetattr@plt+0x29d8>
   13aa0:	add	r3, sp, #36	; 0x24
   13aa4:	add	r7, r1, #1
   13aa8:	str	r0, [r3, r9, lsl #2]
   13aac:	add	r9, r9, #1
   13ab0:	cmp	r9, #4
   13ab4:	bne	13a5c <tcgetattr@plt+0x287c>
   13ab8:	mov	r9, r2
   13abc:	ldr	r2, [sp, #8]
   13ac0:	ldr	r3, [sp, #48]	; 0x30
   13ac4:	ldrd	r0, [sp, #40]	; 0x28
   13ac8:	ldr	ip, [sp, #36]	; 0x24
   13acc:	str	r3, [r2, #12]
   13ad0:	mov	r3, #58	; 0x3a
   13ad4:	str	ip, [r2]
   13ad8:	strd	r0, [r2, #4]
   13adc:	add	fp, r2, #16
   13ae0:	mov	sl, r3
   13ae4:	b	13af4 <tcgetattr@plt+0x2914>
   13ae8:	cmp	r9, #31
   13aec:	movne	sl, #58	; 0x3a
   13af0:	moveq	sl, #0
   13af4:	mov	r3, #0
   13af8:	str	r3, [r8]
   13afc:	mov	r2, #16
   13b00:	add	r1, sp, #32
   13b04:	mov	r0, r7
   13b08:	bl	110c0 <strtoul@plt>
   13b0c:	ldr	r3, [r8]
   13b10:	cmp	r3, #0
   13b14:	bne	13bb8 <tcgetattr@plt+0x29d8>
   13b18:	ldr	r2, [sp, #32]
   13b1c:	sub	r3, r7, r2
   13b20:	ldrb	r1, [r2]
   13b24:	clz	r3, r3
   13b28:	lsr	r3, r3, #5
   13b2c:	cmp	r1, sl
   13b30:	orrne	r3, r3, #1
   13b34:	cmp	r3, #0
   13b38:	bne	13bb8 <tcgetattr@plt+0x29d8>
   13b3c:	bics	r3, r0, #255	; 0xff
   13b40:	bne	13bb8 <tcgetattr@plt+0x29d8>
   13b44:	add	r9, r9, #1
   13b48:	cmp	r9, #32
   13b4c:	strb	r0, [fp, #1]!
   13b50:	add	r7, r2, #1
   13b54:	bne	13ae8 <tcgetattr@plt+0x2908>
   13b58:	b	13680 <tcgetattr@plt+0x24a0>
   13b5c:	ldr	r1, [pc, #816]	; 13e94 <tcgetattr@plt+0x2cb4>
   13b60:	mov	r0, r7
   13b64:	bl	10f28 <strcmp@plt>
   13b68:	cmp	r0, #0
   13b6c:	bne	13bc4 <tcgetattr@plt+0x29e4>
   13b70:	ldr	ip, [sp, #8]
   13b74:	cmp	r8, #0
   13b78:	movne	r0, #1
   13b7c:	ldm	ip, {r1, r2}
   13b80:	ldr	r3, [ip, #8]
   13b84:	ldreq	ip, [sp, #8]
   13b88:	bic	r3, r3, #304	; 0x130
   13b8c:	orrne	r3, r3, #288	; 0x120
   13b90:	orreq	r3, r3, #48	; 0x30
   13b94:	orrne	r1, r1, #32
   13b98:	orrne	r2, r2, #1
   13b9c:	biceq	r1, r1, #32
   13ba0:	biceq	r2, r2, #1
   13ba4:	moveq	r0, #1
   13ba8:	stm	ip, {r1, r2, r3}
   13bac:	ldr	r3, [sp, #12]
   13bb0:	strb	r0, [r3]
   13bb4:	b	1318c <tcgetattr@plt+0x1fac>
   13bb8:	mov	r2, #5
   13bbc:	ldr	r1, [pc, #668]	; 13e60 <tcgetattr@plt+0x2c80>
   13bc0:	b	13994 <tcgetattr@plt+0x27b4>
   13bc4:	ldr	r1, [pc, #716]	; 13e98 <tcgetattr@plt+0x2cb8>
   13bc8:	mov	r0, r7
   13bcc:	bl	10f28 <strcmp@plt>
   13bd0:	cmp	r0, #0
   13bd4:	beq	13c30 <tcgetattr@plt+0x2a50>
   13bd8:	ldr	r1, [pc, #700]	; 13e9c <tcgetattr@plt+0x2cbc>
   13bdc:	mov	r0, r7
   13be0:	bl	10f28 <strcmp@plt>
   13be4:	cmp	r0, #0
   13be8:	beq	13c30 <tcgetattr@plt+0x2a50>
   13bec:	ldr	r1, [pc, #684]	; 13ea0 <tcgetattr@plt+0x2cc0>
   13bf0:	mov	r0, r7
   13bf4:	bl	10f28 <strcmp@plt>
   13bf8:	cmp	r0, #0
   13bfc:	bne	13c8c <tcgetattr@plt+0x2aac>
   13c00:	ldr	r1, [sp, #8]
   13c04:	cmp	r8, #0
   13c08:	movne	r2, #1
   13c0c:	ldr	r3, [r1]
   13c10:	ldreq	r1, [sp, #8]
   13c14:	orrne	r3, r3, #2048	; 0x800
   13c18:	biceq	r3, r3, #2048	; 0x800
   13c1c:	str	r3, [r1]
   13c20:	ldr	r3, [sp, #12]
   13c24:	moveq	r2, #1
   13c28:	strb	r2, [r3]
   13c2c:	b	1318c <tcgetattr@plt+0x1fac>
   13c30:	ldrb	r3, [r7]
   13c34:	cmp	r3, #114	; 0x72
   13c38:	beq	13cd0 <tcgetattr@plt+0x2af0>
   13c3c:	cmp	r3, #99	; 0x63
   13c40:	moveq	r3, r8
   13c44:	orrne	r3, r8, #1
   13c48:	cmp	r3, #0
   13c4c:	beq	13cd8 <tcgetattr@plt+0x2af8>
   13c50:	ldr	r0, [sp, #8]
   13c54:	mov	r1, #0
   13c58:	ldr	r2, [r0, #4]
   13c5c:	ldr	r3, [r0, #12]
   13c60:	bic	r2, r2, #1
   13c64:	str	r2, [r0, #4]
   13c68:	mov	r2, #256	; 0x100
   13c6c:	strh	r2, [r0, #22]
   13c70:	ldr	r2, [sp, #12]
   13c74:	bic	r3, r3, #7
   13c78:	str	r3, [r0, #12]
   13c7c:	mov	r3, #1
   13c80:	str	r1, [r0]
   13c84:	strb	r3, [r2]
   13c88:	b	1318c <tcgetattr@plt+0x1fac>
   13c8c:	ldr	r1, [pc, #528]	; 13ea4 <tcgetattr@plt+0x2cc4>
   13c90:	mov	r0, r7
   13c94:	bl	10f28 <strcmp@plt>
   13c98:	cmp	r0, #0
   13c9c:	bne	13d14 <tcgetattr@plt+0x2b34>
   13ca0:	ldr	r1, [sp, #8]
   13ca4:	cmp	r8, #0
   13ca8:	movne	r2, #1
   13cac:	ldr	r3, [r1, #4]
   13cb0:	ldreq	r1, [sp, #8]
   13cb4:	orrne	r3, r3, #6144	; 0x1800
   13cb8:	biceq	r3, r3, #6144	; 0x1800
   13cbc:	str	r3, [r1, #4]
   13cc0:	ldr	r3, [sp, #12]
   13cc4:	moveq	r2, #1
   13cc8:	strb	r2, [r3]
   13ccc:	b	1318c <tcgetattr@plt+0x1fac>
   13cd0:	cmp	r8, #0
   13cd4:	beq	13c50 <tcgetattr@plt+0x2a70>
   13cd8:	ldr	r0, [sp, #8]
   13cdc:	ldr	r2, [r0, #12]
   13ce0:	ldr	r3, [r0]
   13ce4:	orr	r2, r2, #3
   13ce8:	ldr	r1, [r0, #4]
   13cec:	str	r2, [r0, #12]
   13cf0:	orr	r3, r3, #1312	; 0x520
   13cf4:	ldr	r2, [sp, #12]
   13cf8:	orr	r3, r3, #6
   13cfc:	str	r3, [r0]
   13d00:	orr	r1, r1, #1
   13d04:	mov	r3, #1
   13d08:	str	r1, [r0, #4]
   13d0c:	strb	r3, [r2]
   13d10:	b	1318c <tcgetattr@plt+0x1fac>
   13d14:	ldr	r1, [pc, #396]	; 13ea8 <tcgetattr@plt+0x2cc8>
   13d18:	mov	r0, r7
   13d1c:	bl	10f28 <strcmp@plt>
   13d20:	cmp	r0, #0
   13d24:	beq	13d70 <tcgetattr@plt+0x2b90>
   13d28:	ldr	r1, [pc, #380]	; 13eac <tcgetattr@plt+0x2ccc>
   13d2c:	mov	r0, r7
   13d30:	bl	10f28 <strcmp@plt>
   13d34:	cmp	r0, #0
   13d38:	beq	13d70 <tcgetattr@plt+0x2b90>
   13d3c:	ldr	r1, [pc, #364]	; 13eb0 <tcgetattr@plt+0x2cd0>
   13d40:	mov	r0, r7
   13d44:	bl	10f28 <strcmp@plt>
   13d48:	cmp	r0, #0
   13d4c:	bne	13dbc <tcgetattr@plt+0x2bdc>
   13d50:	ldr	r1, [sp, #8]
   13d54:	mov	r2, #1
   13d58:	ldr	r3, [r1, #12]
   13d5c:	orr	r3, r3, #2576	; 0xa10
   13d60:	str	r3, [r1, #12]
   13d64:	ldr	r3, [sp, #12]
   13d68:	strb	r2, [r3]
   13d6c:	b	1318c <tcgetattr@plt+0x1fac>
   13d70:	ldr	ip, [sp, #8]
   13d74:	cmp	r8, #0
   13d78:	movne	r0, #1
   13d7c:	ldr	r3, [ip, #4]
   13d80:	ldr	r2, [ip]
   13d84:	ldr	r1, [ip, #12]
   13d88:	ldreq	ip, [sp, #8]
   13d8c:	bicne	r3, r3, #2
   13d90:	orreq	r3, r3, #2
   13d94:	bicne	r2, r2, #512	; 0x200
   13d98:	orreq	r2, r2, #512	; 0x200
   13d9c:	bicne	r1, r1, #4
   13da0:	strd	r2, [ip]
   13da4:	ldr	r3, [sp, #12]
   13da8:	orreq	r1, r1, #4
   13dac:	moveq	r0, #1
   13db0:	str	r1, [ip, #12]
   13db4:	strb	r0, [r3]
   13db8:	b	1318c <tcgetattr@plt+0x1fac>
   13dbc:	mov	r0, r7
   13dc0:	ldr	r1, [pc, #236]	; 13eb4 <tcgetattr@plt+0x2cd4>
   13dc4:	bl	10f28 <strcmp@plt>
   13dc8:	cmp	r0, #0
   13dcc:	bne	13680 <tcgetattr@plt+0x24a0>
   13dd0:	ldr	r1, [sp, #8]
   13dd4:	ldr	r2, [r1, #12]
   13dd8:	ldr	r3, [r1]
   13ddc:	orr	r2, r2, #2576	; 0xa10
   13de0:	bic	r3, r3, #2048	; 0x800
   13de4:	str	r2, [r1, #12]
   13de8:	mov	r2, #3
   13dec:	str	r3, [r1]
   13df0:	strb	r2, [r1, #17]
   13df4:	mov	r3, #127	; 0x7f
   13df8:	mov	r2, #21
   13dfc:	b	135b8 <tcgetattr@plt+0x23d8>
   13e00:	andeq	sp, r2, r8, lsl #30
   13e04:	andeq	lr, r2, r0, lsl r1
   13e08:			; <UNDEFINED> instruction: 0x0001cfbc
   13e0c:	andeq	sl, r1, r8, ror #11
   13e10:	andeq	ip, r1, ip, lsr #31
   13e14:	andeq	sl, r1, ip, lsl #8
   13e18:	andeq	sp, r1, r8, asr #1
   13e1c:	strdeq	sl, [r1], -r0
   13e20:			; <UNDEFINED> instruction: 0x0001cfb4
   13e24:	andeq	sp, r1, ip, asr r0
   13e28:	andeq	sp, r1, r0, rrx
   13e2c:	andeq	sp, r1, r4, ror r0
   13e30:	andeq	sp, r1, ip, ror r0
   13e34:	andeq	sp, r1, r4, lsl #1
   13e38:	andeq	sp, r1, ip, lsl #1
   13e3c:	ldrdeq	sp, [r1], -r0
   13e40:	ldrdeq	sp, [r1], -r8
   13e44:	andeq	sp, r1, r0, ror #1
   13e48:	andeq	sp, r1, r4, lsl r6
   13e4c:	andeq	ip, r1, r4, asr #31
   13e50:	andeq	sp, r1, r8, rrx
   13e54:	andeq	sp, r1, ip, rrx
   13e58:	muleq	r1, r4, r0
   13e5c:	muleq	r1, ip, r0
   13e60:	andeq	sp, r1, r0, lsr r0
   13e64:	andeq	lr, r2, r8, lsl #3
   13e68:	andeq	sp, r1, r0, asr #1
   13e6c:	andeq	sp, r1, r4, lsr #1
   13e70:	andeq	ip, r1, r8, asr #31
   13e74:	andeq	ip, r1, r4, ror #31
   13e78:	andeq	sp, r1, r4, asr #32
   13e7c:	ldrdeq	sl, [r1], -r4
   13e80:	andeq	r0, r0, fp, asr #17
   13e84:	ldrdeq	ip, [r1], -r0
   13e88:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   13e8c:	ldrdeq	r0, [r0], -r1
   13e90:	andeq	ip, r1, ip, ror #31
   13e94:	strdeq	ip, [r1], -r4
   13e98:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   13e9c:	andeq	sp, r1, r0
   13ea0:	andeq	sp, r1, r8
   13ea4:	andeq	sp, r1, r0, lsl r0
   13ea8:	andeq	sp, r1, r8, lsl r0
   13eac:	andeq	sp, r1, r0, lsr #32
   13eb0:	andeq	sp, r1, r8, lsr #32
   13eb4:	andeq	sp, r1, ip, lsr #32
   13eb8:	ldr	r3, [pc, #4]	; 13ec4 <tcgetattr@plt+0x2ce4>
   13ebc:	str	r0, [r3]
   13ec0:	bx	lr
   13ec4:	andeq	lr, r2, r0, asr r2
   13ec8:	ldr	r3, [pc, #4]	; 13ed4 <tcgetattr@plt+0x2cf4>
   13ecc:	strb	r0, [r3, #4]
   13ed0:	bx	lr
   13ed4:	andeq	lr, r2, r0, asr r2
   13ed8:	ldr	r3, [pc, #180]	; 13f94 <tcgetattr@plt+0x2db4>
   13edc:	push	{r4, r5, r6, lr}
   13ee0:	sub	sp, sp, #8
   13ee4:	ldr	r0, [r3]
   13ee8:	bl	18078 <tcgetattr@plt+0x6e98>
   13eec:	cmp	r0, #0
   13ef0:	beq	13f18 <tcgetattr@plt+0x2d38>
   13ef4:	bl	110fc <__errno_location@plt>
   13ef8:	ldr	r5, [pc, #152]	; 13f98 <tcgetattr@plt+0x2db8>
   13efc:	ldrb	r3, [r5, #4]
   13f00:	cmp	r3, #0
   13f04:	mov	r4, r0
   13f08:	beq	13f34 <tcgetattr@plt+0x2d54>
   13f0c:	ldr	r3, [r0]
   13f10:	cmp	r3, #32
   13f14:	bne	13f34 <tcgetattr@plt+0x2d54>
   13f18:	ldr	r3, [pc, #124]	; 13f9c <tcgetattr@plt+0x2dbc>
   13f1c:	ldr	r0, [r3]
   13f20:	bl	18078 <tcgetattr@plt+0x6e98>
   13f24:	cmp	r0, #0
   13f28:	bne	13f74 <tcgetattr@plt+0x2d94>
   13f2c:	add	sp, sp, #8
   13f30:	pop	{r4, r5, r6, pc}
   13f34:	mov	r2, #5
   13f38:	ldr	r1, [pc, #96]	; 13fa0 <tcgetattr@plt+0x2dc0>
   13f3c:	mov	r0, #0
   13f40:	bl	10f94 <dcgettext@plt>
   13f44:	mov	r6, r0
   13f48:	ldr	r0, [r5]
   13f4c:	cmp	r0, #0
   13f50:	beq	13f80 <tcgetattr@plt+0x2da0>
   13f54:	ldr	r4, [r4]
   13f58:	bl	160a0 <tcgetattr@plt+0x4ec0>
   13f5c:	mov	r1, r4
   13f60:	str	r6, [sp]
   13f64:	ldr	r2, [pc, #56]	; 13fa4 <tcgetattr@plt+0x2dc4>
   13f68:	mov	r3, r0
   13f6c:	mov	r0, #0
   13f70:	bl	11048 <error@plt>
   13f74:	ldr	r3, [pc, #44]	; 13fa8 <tcgetattr@plt+0x2dc8>
   13f78:	ldr	r0, [r3]
   13f7c:	bl	10f58 <_exit@plt>
   13f80:	mov	r3, r6
   13f84:	ldr	r1, [r4]
   13f88:	ldr	r2, [pc, #28]	; 13fac <tcgetattr@plt+0x2dcc>
   13f8c:	bl	11048 <error@plt>
   13f90:	b	13f74 <tcgetattr@plt+0x2d94>
   13f94:	andeq	lr, r2, r4, ror r1
   13f98:	andeq	lr, r2, r0, asr r2
   13f9c:	andeq	lr, r2, r0, ror r1
   13fa0:	andeq	sp, r1, ip, ror r6
   13fa4:	andeq	sp, r1, r8, lsl #13
   13fa8:	andeq	lr, r2, r8, lsl r1
   13fac:	andeq	sp, r1, ip, lsl #13
   13fb0:	mov	ip, r1
   13fb4:	push	{r4, r5, r6, r7, r8, lr}
   13fb8:	mov	r1, r2
   13fbc:	mov	r5, r0
   13fc0:	mov	r2, r3
   13fc4:	mov	r0, ip
   13fc8:	bl	11054 <open64@plt>
   13fcc:	sub	r3, r5, r0
   13fd0:	clz	r3, r3
   13fd4:	lsr	r3, r3, #5
   13fd8:	orrs	r3, r3, r0, lsr #31
   13fdc:	mov	r4, r0
   13fe0:	beq	13fec <tcgetattr@plt+0x2e0c>
   13fe4:	mov	r0, r4
   13fe8:	pop	{r4, r5, r6, r7, r8, pc}
   13fec:	mov	r1, r5
   13ff0:	bl	10fb8 <dup2@plt>
   13ff4:	mov	r7, r0
   13ff8:	bl	110fc <__errno_location@plt>
   13ffc:	mov	r5, r0
   14000:	mov	r0, r4
   14004:	ldr	r6, [r5]
   14008:	mov	r4, r7
   1400c:	bl	111bc <close@plt>
   14010:	str	r6, [r5]
   14014:	mov	r0, r4
   14018:	pop	{r4, r5, r6, r7, r8, pc}
   1401c:	push	{r4, r5, r6, lr}
   14020:	subs	r4, r0, #0
   14024:	beq	14098 <tcgetattr@plt+0x2eb8>
   14028:	mov	r1, #47	; 0x2f
   1402c:	bl	11180 <strrchr@plt>
   14030:	subs	r5, r0, #0
   14034:	beq	14084 <tcgetattr@plt+0x2ea4>
   14038:	add	r6, r5, #1
   1403c:	sub	r3, r6, r4
   14040:	cmp	r3, #6
   14044:	ble	14084 <tcgetattr@plt+0x2ea4>
   14048:	mov	r2, #7
   1404c:	ldr	r1, [pc, #96]	; 140b4 <tcgetattr@plt+0x2ed4>
   14050:	sub	r0, r5, #6
   14054:	bl	111a4 <strncmp@plt>
   14058:	cmp	r0, #0
   1405c:	bne	14084 <tcgetattr@plt+0x2ea4>
   14060:	mov	r2, #3
   14064:	ldr	r1, [pc, #76]	; 140b8 <tcgetattr@plt+0x2ed8>
   14068:	mov	r0, r6
   1406c:	bl	111a4 <strncmp@plt>
   14070:	cmp	r0, #0
   14074:	movne	r4, r6
   14078:	ldreq	r3, [pc, #60]	; 140bc <tcgetattr@plt+0x2edc>
   1407c:	addeq	r4, r5, #4
   14080:	streq	r4, [r3]
   14084:	ldr	r2, [pc, #52]	; 140c0 <tcgetattr@plt+0x2ee0>
   14088:	ldr	r3, [pc, #52]	; 140c4 <tcgetattr@plt+0x2ee4>
   1408c:	str	r4, [r2]
   14090:	str	r4, [r3]
   14094:	pop	{r4, r5, r6, pc}
   14098:	ldr	r3, [pc, #40]	; 140c8 <tcgetattr@plt+0x2ee8>
   1409c:	mov	r2, #55	; 0x37
   140a0:	mov	r1, #1
   140a4:	ldr	r3, [r3]
   140a8:	ldr	r0, [pc, #28]	; 140cc <tcgetattr@plt+0x2eec>
   140ac:	bl	10ff4 <fwrite@plt>
   140b0:	bl	111b0 <abort@plt>
   140b4:	andeq	sp, r1, r8, asr #13
   140b8:	ldrdeq	sp, [r1], -r0
   140bc:	andeq	lr, r2, r0, ror #2
   140c0:	andeq	lr, r2, r8, asr r2
   140c4:	andeq	lr, r2, r4, ror #2
   140c8:	andeq	lr, r2, r0, ror r1
   140cc:	muleq	r1, r0, r6
   140d0:	push	{r4, lr}
   140d4:	mov	r2, #48	; 0x30
   140d8:	mov	r4, r1
   140dc:	mov	r1, #0
   140e0:	bl	11114 <memset@plt>
   140e4:	cmp	r4, #10
   140e8:	beq	140f4 <tcgetattr@plt+0x2f14>
   140ec:	str	r4, [r0]
   140f0:	pop	{r4, pc}
   140f4:	bl	111b0 <abort@plt>
   140f8:	push	{r4, r5, r6, lr}
   140fc:	mov	r2, #5
   14100:	mov	r5, r0
   14104:	mov	r6, r1
   14108:	mov	r1, r0
   1410c:	mov	r0, #0
   14110:	bl	10f94 <dcgettext@plt>
   14114:	cmp	r5, r0
   14118:	mov	r4, r0
   1411c:	beq	14128 <tcgetattr@plt+0x2f48>
   14120:	mov	r0, r4
   14124:	pop	{r4, r5, r6, pc}
   14128:	bl	18138 <tcgetattr@plt+0x6f58>
   1412c:	ldrb	r3, [r0]
   14130:	bic	r3, r3, #32
   14134:	cmp	r3, #85	; 0x55
   14138:	bne	14198 <tcgetattr@plt+0x2fb8>
   1413c:	ldrb	r3, [r0, #1]
   14140:	bic	r3, r3, #32
   14144:	cmp	r3, #84	; 0x54
   14148:	bne	14210 <tcgetattr@plt+0x3030>
   1414c:	ldrb	r3, [r0, #2]
   14150:	bic	r3, r3, #32
   14154:	cmp	r3, #70	; 0x46
   14158:	bne	14210 <tcgetattr@plt+0x3030>
   1415c:	ldrb	r3, [r0, #3]
   14160:	cmp	r3, #45	; 0x2d
   14164:	bne	14210 <tcgetattr@plt+0x3030>
   14168:	ldrb	r3, [r0, #4]
   1416c:	cmp	r3, #56	; 0x38
   14170:	bne	14210 <tcgetattr@plt+0x3030>
   14174:	ldrb	r3, [r0, #5]
   14178:	cmp	r3, #0
   1417c:	bne	14210 <tcgetattr@plt+0x3030>
   14180:	ldrb	r2, [r4]
   14184:	ldr	r3, [pc, #156]	; 14228 <tcgetattr@plt+0x3048>
   14188:	ldr	r4, [pc, #156]	; 1422c <tcgetattr@plt+0x304c>
   1418c:	cmp	r2, #96	; 0x60
   14190:	movne	r4, r3
   14194:	b	14120 <tcgetattr@plt+0x2f40>
   14198:	cmp	r3, #71	; 0x47
   1419c:	bne	14210 <tcgetattr@plt+0x3030>
   141a0:	ldrb	r3, [r0, #1]
   141a4:	bic	r3, r3, #32
   141a8:	cmp	r3, #66	; 0x42
   141ac:	bne	14210 <tcgetattr@plt+0x3030>
   141b0:	ldrb	r3, [r0, #2]
   141b4:	cmp	r3, #49	; 0x31
   141b8:	bne	14210 <tcgetattr@plt+0x3030>
   141bc:	ldrb	r3, [r0, #3]
   141c0:	cmp	r3, #56	; 0x38
   141c4:	bne	14210 <tcgetattr@plt+0x3030>
   141c8:	ldrb	r3, [r0, #4]
   141cc:	cmp	r3, #48	; 0x30
   141d0:	bne	14210 <tcgetattr@plt+0x3030>
   141d4:	ldrb	r3, [r0, #5]
   141d8:	cmp	r3, #51	; 0x33
   141dc:	bne	14210 <tcgetattr@plt+0x3030>
   141e0:	ldrb	r3, [r0, #6]
   141e4:	cmp	r3, #48	; 0x30
   141e8:	bne	14210 <tcgetattr@plt+0x3030>
   141ec:	ldrb	r3, [r0, #7]
   141f0:	cmp	r3, #0
   141f4:	bne	14210 <tcgetattr@plt+0x3030>
   141f8:	ldrb	r2, [r4]
   141fc:	ldr	r3, [pc, #44]	; 14230 <tcgetattr@plt+0x3050>
   14200:	ldr	r4, [pc, #44]	; 14234 <tcgetattr@plt+0x3054>
   14204:	cmp	r2, #96	; 0x60
   14208:	movne	r4, r3
   1420c:	b	14120 <tcgetattr@plt+0x2f40>
   14210:	ldr	r3, [pc, #32]	; 14238 <tcgetattr@plt+0x3058>
   14214:	ldr	r4, [pc, #32]	; 1423c <tcgetattr@plt+0x305c>
   14218:	cmp	r6, #9
   1421c:	movne	r4, r3
   14220:	mov	r0, r4
   14224:	pop	{r4, r5, r6, pc}
   14228:	andeq	sp, r1, ip, lsr #14
   1422c:	andeq	sp, r1, r8, lsr r7
   14230:	andeq	sp, r1, r0, lsr r7
   14234:	andeq	sp, r1, r4, lsr r7
   14238:	andeq	sp, r1, ip, lsr r7
   1423c:	andeq	sp, r1, r8, lsr #14
   14240:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14244:	sub	sp, sp, #124	; 0x7c
   14248:	ldr	ip, [pc, #3576]	; 15048 <tcgetattr@plt+0x3e68>
   1424c:	str	r3, [sp, #24]
   14250:	ldr	r3, [sp, #168]	; 0xa8
   14254:	ldr	ip, [ip]
   14258:	str	r3, [sp, #56]	; 0x38
   1425c:	ldr	r3, [sp, #172]	; 0xac
   14260:	ldr	r8, [sp, #160]	; 0xa0
   14264:	str	r3, [sp, #80]	; 0x50
   14268:	ldr	r3, [sp, #176]	; 0xb0
   1426c:	mov	fp, r0
   14270:	str	r3, [sp, #76]	; 0x4c
   14274:	mov	sl, r1
   14278:	str	r2, [sp, #36]	; 0x24
   1427c:	str	ip, [sp, #116]	; 0x74
   14280:	bl	11018 <__ctype_get_mb_cur_max@plt>
   14284:	ldr	r3, [sp, #164]	; 0xa4
   14288:	ands	r4, r3, #2
   1428c:	movne	r3, #1
   14290:	moveq	r3, #0
   14294:	str	r3, [sp, #32]
   14298:	str	r0, [sp, #64]	; 0x40
   1429c:	cmp	r8, #10
   142a0:	ldrls	pc, [pc, r8, lsl #2]
   142a4:	b	15a54 <tcgetattr@plt+0x4874>
   142a8:	muleq	r1, ip, r6
   142ac:	andeq	r4, r1, r4, lsr r7
   142b0:	andeq	r4, r1, r4, lsr sp
   142b4:	andeq	r4, r1, r4, asr r7
   142b8:	andeq	r4, r1, r8, lsl #12
   142bc:	andeq	r4, r1, r0, asr r6
   142c0:	andeq	r4, r1, ip, asr #13
   142c4:	andeq	r4, r1, r4, lsl #14
   142c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142cc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142d0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   142d4:	cmp	r8, #10
   142d8:	beq	142fc <tcgetattr@plt+0x311c>
   142dc:	mov	r1, r8
   142e0:	ldr	r0, [pc, #3428]	; 1504c <tcgetattr@plt+0x3e6c>
   142e4:	bl	140f8 <tcgetattr@plt+0x2f18>
   142e8:	mov	r1, r8
   142ec:	str	r0, [sp, #80]	; 0x50
   142f0:	ldr	r0, [pc, #3420]	; 15054 <tcgetattr@plt+0x3e74>
   142f4:	bl	140f8 <tcgetattr@plt+0x2f18>
   142f8:	str	r0, [sp, #76]	; 0x4c
   142fc:	cmp	r4, #0
   14300:	movne	r4, #0
   14304:	beq	15714 <tcgetattr@plt+0x4534>
   14308:	ldr	r7, [sp, #76]	; 0x4c
   1430c:	mov	r5, #0
   14310:	mov	r6, #1
   14314:	mov	r0, r7
   14318:	str	r6, [sp, #40]	; 0x28
   1431c:	str	r5, [sp, #68]	; 0x44
   14320:	bl	110cc <strlen@plt>
   14324:	str	r6, [sp, #28]
   14328:	str	r5, [sp, #44]	; 0x2c
   1432c:	str	r5, [sp, #72]	; 0x48
   14330:	str	r7, [sp, #60]	; 0x3c
   14334:	str	r0, [sp, #52]	; 0x34
   14338:	str	r8, [sp, #160]	; 0xa0
   1433c:	mov	r8, fp
   14340:	ldr	fp, [sp, #160]	; 0xa0
   14344:	mov	r9, #0
   14348:	ldr	r3, [sp, #24]
   1434c:	cmn	r3, #1
   14350:	beq	148b8 <tcgetattr@plt+0x36d8>
   14354:	ldr	r3, [sp, #24]
   14358:	subs	r6, r3, r9
   1435c:	movne	r6, #1
   14360:	cmp	r6, #0
   14364:	beq	148d0 <tcgetattr@plt+0x36f0>
   14368:	ldr	r7, [sp, #28]
   1436c:	ldr	r0, [sp, #36]	; 0x24
   14370:	cmp	fp, #2
   14374:	moveq	r7, #0
   14378:	andne	r7, r7, #1
   1437c:	add	r3, r0, r9
   14380:	cmp	r7, #0
   14384:	str	r3, [sp, #48]	; 0x30
   14388:	beq	14d74 <tcgetattr@plt+0x3b94>
   1438c:	ldr	r2, [sp, #52]	; 0x34
   14390:	cmp	r2, #0
   14394:	beq	15058 <tcgetattr@plt+0x3e78>
   14398:	ldr	r1, [sp, #24]
   1439c:	cmp	r2, #1
   143a0:	mov	r3, r2
   143a4:	movls	r3, #0
   143a8:	movhi	r3, #1
   143ac:	cmn	r1, #1
   143b0:	movne	r3, #0
   143b4:	cmp	r3, #0
   143b8:	add	r5, r9, r2
   143bc:	beq	143c8 <tcgetattr@plt+0x31e8>
   143c0:	bl	110cc <strlen@plt>
   143c4:	str	r0, [sp, #24]
   143c8:	ldr	r3, [sp, #24]
   143cc:	cmp	r5, r3
   143d0:	bhi	15058 <tcgetattr@plt+0x3e78>
   143d4:	ldr	r2, [sp, #52]	; 0x34
   143d8:	ldr	r1, [sp, #60]	; 0x3c
   143dc:	ldr	r0, [sp, #48]	; 0x30
   143e0:	bl	10f88 <memcmp@plt>
   143e4:	cmp	r0, #0
   143e8:	bne	15058 <tcgetattr@plt+0x3e78>
   143ec:	ldr	r3, [sp, #32]
   143f0:	cmp	r3, #0
   143f4:	bne	15914 <tcgetattr@plt+0x4734>
   143f8:	ldr	r3, [sp, #48]	; 0x30
   143fc:	ldrb	r5, [r3]
   14400:	cmp	r5, #126	; 0x7e
   14404:	ldrls	pc, [pc, r5, lsl #2]
   14408:	b	14cd8 <tcgetattr@plt+0x3af8>
   1440c:	andeq	r4, r1, r4, asr #23
   14410:	ldrdeq	r4, [r1], -r8
   14414:	ldrdeq	r4, [r1], -r8
   14418:	ldrdeq	r4, [r1], -r8
   1441c:	ldrdeq	r4, [r1], -r8
   14420:	ldrdeq	r4, [r1], -r8
   14424:	ldrdeq	r4, [r1], -r8
   14428:	muleq	r1, r0, ip
   1442c:	andeq	r4, r1, r0, lsl #25
   14430:	andeq	r4, r1, r0, lsl #23
   14434:	andeq	r4, r1, r8, asr #22
   14438:	andeq	r4, r1, r0, lsr #23
   1443c:	andeq	r4, r1, r8, lsl #23
   14440:			; <UNDEFINED> instruction: 0x00014ab8
   14444:	ldrdeq	r4, [r1], -r8
   14448:	ldrdeq	r4, [r1], -r8
   1444c:	ldrdeq	r4, [r1], -r8
   14450:	ldrdeq	r4, [r1], -r8
   14454:	ldrdeq	r4, [r1], -r8
   14458:	ldrdeq	r4, [r1], -r8
   1445c:	ldrdeq	r4, [r1], -r8
   14460:	ldrdeq	r4, [r1], -r8
   14464:	ldrdeq	r4, [r1], -r8
   14468:	ldrdeq	r4, [r1], -r8
   1446c:	ldrdeq	r4, [r1], -r8
   14470:	ldrdeq	r4, [r1], -r8
   14474:	ldrdeq	r4, [r1], -r8
   14478:	ldrdeq	r4, [r1], -r8
   1447c:	ldrdeq	r4, [r1], -r8
   14480:	ldrdeq	r4, [r1], -r8
   14484:	ldrdeq	r4, [r1], -r8
   14488:	ldrdeq	r4, [r1], -r8
   1448c:	muleq	r1, r8, ip
   14490:	andeq	r4, r1, ip, lsr #23
   14494:	andeq	r4, r1, ip, lsr #23
   14498:			; <UNDEFINED> instruction: 0x00014cb0
   1449c:	andeq	r4, r1, ip, lsr #23
   144a0:	andeq	r4, r1, ip, asr #25
   144a4:	andeq	r4, r1, ip, lsr #23
   144a8:	andeq	r4, r1, ip, ror #19
   144ac:	andeq	r4, r1, ip, lsr #23
   144b0:	andeq	r4, r1, ip, lsr #23
   144b4:	andeq	r4, r1, ip, lsr #23
   144b8:	andeq	r4, r1, ip, asr #25
   144bc:	andeq	r4, r1, ip, asr #25
   144c0:	andeq	r4, r1, ip, asr #25
   144c4:	andeq	r4, r1, ip, asr #25
   144c8:	andeq	r4, r1, ip, asr #25
   144cc:	andeq	r4, r1, ip, asr #25
   144d0:	andeq	r4, r1, ip, asr #25
   144d4:	andeq	r4, r1, ip, asr #25
   144d8:	andeq	r4, r1, ip, asr #25
   144dc:	andeq	r4, r1, ip, asr #25
   144e0:	andeq	r4, r1, ip, asr #25
   144e4:	andeq	r4, r1, ip, asr #25
   144e8:	andeq	r4, r1, ip, asr #25
   144ec:	andeq	r4, r1, ip, asr #25
   144f0:	andeq	r4, r1, ip, asr #25
   144f4:	andeq	r4, r1, ip, asr #25
   144f8:	andeq	r4, r1, ip, lsr #23
   144fc:	andeq	r4, r1, ip, lsr #23
   14500:	andeq	r4, r1, ip, lsr #23
   14504:	andeq	r4, r1, ip, lsr #23
   14508:	andeq	r4, r1, r0, asr #19
   1450c:	ldrdeq	r4, [r1], -r8
   14510:	andeq	r4, r1, ip, asr #25
   14514:	andeq	r4, r1, ip, asr #25
   14518:	andeq	r4, r1, ip, asr #25
   1451c:	andeq	r4, r1, ip, asr #25
   14520:	andeq	r4, r1, ip, asr #25
   14524:	andeq	r4, r1, ip, asr #25
   14528:	andeq	r4, r1, ip, asr #25
   1452c:	andeq	r4, r1, ip, asr #25
   14530:	andeq	r4, r1, ip, asr #25
   14534:	andeq	r4, r1, ip, asr #25
   14538:	andeq	r4, r1, ip, asr #25
   1453c:	andeq	r4, r1, ip, asr #25
   14540:	andeq	r4, r1, ip, asr #25
   14544:	andeq	r4, r1, ip, asr #25
   14548:	andeq	r4, r1, ip, asr #25
   1454c:	andeq	r4, r1, ip, asr #25
   14550:	andeq	r4, r1, ip, asr #25
   14554:	andeq	r4, r1, ip, asr #25
   14558:	andeq	r4, r1, ip, asr #25
   1455c:	andeq	r4, r1, ip, asr #25
   14560:	andeq	r4, r1, ip, asr #25
   14564:	andeq	r4, r1, ip, asr #25
   14568:	andeq	r4, r1, ip, asr #25
   1456c:	andeq	r4, r1, ip, asr #25
   14570:	andeq	r4, r1, ip, asr #25
   14574:	andeq	r4, r1, ip, asr #25
   14578:	andeq	r4, r1, ip, lsr #23
   1457c:	andeq	r4, r1, r8, ror r9
   14580:	andeq	r4, r1, ip, asr #25
   14584:	andeq	r4, r1, ip, lsr #23
   14588:	andeq	r4, r1, ip, asr #25
   1458c:	andeq	r4, r1, ip, lsr #23
   14590:	andeq	r4, r1, ip, asr #25
   14594:	andeq	r4, r1, ip, asr #25
   14598:	andeq	r4, r1, ip, asr #25
   1459c:	andeq	r4, r1, ip, asr #25
   145a0:	andeq	r4, r1, ip, asr #25
   145a4:	andeq	r4, r1, ip, asr #25
   145a8:	andeq	r4, r1, ip, asr #25
   145ac:	andeq	r4, r1, ip, asr #25
   145b0:	andeq	r4, r1, ip, asr #25
   145b4:	andeq	r4, r1, ip, asr #25
   145b8:	andeq	r4, r1, ip, asr #25
   145bc:	andeq	r4, r1, ip, asr #25
   145c0:	andeq	r4, r1, ip, asr #25
   145c4:	andeq	r4, r1, ip, asr #25
   145c8:	andeq	r4, r1, ip, asr #25
   145cc:	andeq	r4, r1, ip, asr #25
   145d0:	andeq	r4, r1, ip, asr #25
   145d4:	andeq	r4, r1, ip, asr #25
   145d8:	andeq	r4, r1, ip, asr #25
   145dc:	andeq	r4, r1, ip, asr #25
   145e0:	andeq	r4, r1, ip, asr #25
   145e4:	andeq	r4, r1, ip, asr #25
   145e8:	andeq	r4, r1, ip, asr #25
   145ec:	andeq	r4, r1, ip, asr #25
   145f0:	andeq	r4, r1, ip, asr #25
   145f4:	andeq	r4, r1, ip, asr #25
   145f8:	muleq	r1, r0, r7
   145fc:	andeq	r4, r1, ip, lsr #23
   14600:	muleq	r1, r0, r7
   14604:			; <UNDEFINED> instruction: 0x00014cb0
   14608:	cmp	r4, #0
   1460c:	moveq	r3, #1
   14610:	streq	r3, [sp, #28]
   14614:	beq	14d40 <tcgetattr@plt+0x3b60>
   14618:	mov	r3, #0
   1461c:	mov	r4, r3
   14620:	mov	r2, #1
   14624:	str	r2, [sp, #40]	; 0x28
   14628:	str	r3, [sp, #68]	; 0x44
   1462c:	str	r2, [sp, #32]
   14630:	str	r2, [sp, #52]	; 0x34
   14634:	ldr	r3, [pc, #2584]	; 15054 <tcgetattr@plt+0x3e74>
   14638:	str	r4, [sp, #44]	; 0x2c
   1463c:	str	r4, [sp, #72]	; 0x48
   14640:	str	r4, [sp, #28]
   14644:	str	r3, [sp, #60]	; 0x3c
   14648:	mov	r8, #2
   1464c:	b	14338 <tcgetattr@plt+0x3158>
   14650:	cmp	r4, #0
   14654:	bne	158e0 <tcgetattr@plt+0x4700>
   14658:	cmp	sl, #0
   1465c:	beq	156a0 <tcgetattr@plt+0x44c0>
   14660:	mov	r3, #34	; 0x22
   14664:	strb	r3, [fp]
   14668:	ldr	r3, [pc, #2528]	; 15050 <tcgetattr@plt+0x3e70>
   1466c:	mov	r1, r4
   14670:	mov	r2, #1
   14674:	str	r4, [sp, #68]	; 0x44
   14678:	str	r2, [sp, #40]	; 0x28
   1467c:	mov	r4, r2
   14680:	str	r1, [sp, #44]	; 0x2c
   14684:	str	r1, [sp, #72]	; 0x48
   14688:	str	r1, [sp, #32]
   1468c:	str	r2, [sp, #28]
   14690:	str	r2, [sp, #52]	; 0x34
   14694:	str	r3, [sp, #60]	; 0x3c
   14698:	b	14338 <tcgetattr@plt+0x3158>
   1469c:	mov	r3, #0
   146a0:	str	r3, [sp, #68]	; 0x44
   146a4:	str	r3, [sp, #44]	; 0x2c
   146a8:	str	r3, [sp, #32]
   146ac:	str	r3, [sp, #28]
   146b0:	str	r3, [sp, #60]	; 0x3c
   146b4:	mov	r3, #1
   146b8:	str	r8, [sp, #72]	; 0x48
   146bc:	str	r8, [sp, #52]	; 0x34
   146c0:	mov	r4, r8
   146c4:	str	r3, [sp, #40]	; 0x28
   146c8:	b	14338 <tcgetattr@plt+0x3158>
   146cc:	mov	r3, #1
   146d0:	str	r3, [sp, #40]	; 0x28
   146d4:	str	r3, [sp, #32]
   146d8:	str	r3, [sp, #28]
   146dc:	str	r3, [sp, #52]	; 0x34
   146e0:	ldr	r3, [pc, #2408]	; 15050 <tcgetattr@plt+0x3e70>
   146e4:	mov	r2, #0
   146e8:	mov	r4, r2
   146ec:	str	r2, [sp, #68]	; 0x44
   146f0:	str	r2, [sp, #44]	; 0x2c
   146f4:	str	r2, [sp, #72]	; 0x48
   146f8:	str	r3, [sp, #60]	; 0x3c
   146fc:	mov	r8, #5
   14700:	b	14338 <tcgetattr@plt+0x3158>
   14704:	mov	r3, #0
   14708:	mov	r2, #1
   1470c:	str	r2, [sp, #40]	; 0x28
   14710:	mov	r4, r3
   14714:	str	r3, [sp, #68]	; 0x44
   14718:	str	r2, [sp, #28]
   1471c:	str	r3, [sp, #44]	; 0x2c
   14720:	str	r3, [sp, #72]	; 0x48
   14724:	str	r3, [sp, #32]
   14728:	str	r3, [sp, #52]	; 0x34
   1472c:	str	r3, [sp, #60]	; 0x3c
   14730:	b	14338 <tcgetattr@plt+0x3158>
   14734:	mov	r2, #1
   14738:	mov	r3, #0
   1473c:	str	r2, [sp, #40]	; 0x28
   14740:	mov	r4, r3
   14744:	str	r3, [sp, #68]	; 0x44
   14748:	str	r8, [sp, #52]	; 0x34
   1474c:	str	r2, [sp, #32]
   14750:	b	14634 <tcgetattr@plt+0x3454>
   14754:	mov	r3, #1
   14758:	str	r3, [sp, #40]	; 0x28
   1475c:	str	r3, [sp, #32]
   14760:	str	r3, [sp, #28]
   14764:	str	r3, [sp, #52]	; 0x34
   14768:	ldr	r3, [pc, #2276]	; 15054 <tcgetattr@plt+0x3e74>
   1476c:	mov	r2, #0
   14770:	mov	r4, r2
   14774:	str	r2, [sp, #68]	; 0x44
   14778:	str	r2, [sp, #44]	; 0x2c
   1477c:	str	r2, [sp, #72]	; 0x48
   14780:	str	r3, [sp, #60]	; 0x3c
   14784:	mov	r8, #2
   14788:	b	14338 <tcgetattr@plt+0x3158>
   1478c:	mov	r7, #0
   14790:	ldr	r3, [sp, #24]
   14794:	cmn	r3, #1
   14798:	beq	152d4 <tcgetattr@plt+0x40f4>
   1479c:	ldr	r3, [sp, #24]
   147a0:	subs	r3, r3, #1
   147a4:	movne	r3, #1
   147a8:	cmp	r3, #0
   147ac:	sub	r2, fp, #2
   147b0:	clz	r2, r2
   147b4:	lsr	r2, r2, #5
   147b8:	bne	149b4 <tcgetattr@plt+0x37d4>
   147bc:	cmp	r9, #0
   147c0:	bne	149b4 <tcgetattr@plt+0x37d4>
   147c4:	ldr	r3, [sp, #32]
   147c8:	tst	r3, r2
   147cc:	bne	14ad4 <tcgetattr@plt+0x38f4>
   147d0:	ldr	r3, [sp, #28]
   147d4:	eor	r3, r3, #1
   147d8:	orr	r3, r2, r3
   147dc:	ldr	r2, [sp, #32]
   147e0:	eor	r3, r3, #1
   147e4:	orrs	r3, r2, r3
   147e8:	beq	14818 <tcgetattr@plt+0x3638>
   147ec:	mov	r3, #0
   147f0:	ldr	r1, [sp, #56]	; 0x38
   147f4:	cmp	r1, #0
   147f8:	beq	14818 <tcgetattr@plt+0x3638>
   147fc:	lsr	r2, r5, #5
   14800:	and	r0, r5, #31
   14804:	uxtb	r2, r2
   14808:	ldr	r1, [r1, r2, lsl #2]
   1480c:	lsr	r2, r1, r0
   14810:	tst	r2, #1
   14814:	bne	14820 <tcgetattr@plt+0x3640>
   14818:	cmp	r7, #0
   1481c:	beq	14a70 <tcgetattr@plt+0x3890>
   14820:	sub	r2, fp, #2
   14824:	clz	r2, r2
   14828:	lsr	r2, r2, #5
   1482c:	ldr	r3, [sp, #32]
   14830:	cmp	r3, #0
   14834:	bne	14b60 <tcgetattr@plt+0x3980>
   14838:	ldr	r3, [sp, #44]	; 0x2c
   1483c:	eor	r3, r3, #1
   14840:	ands	r3, r2, r3
   14844:	beq	1487c <tcgetattr@plt+0x369c>
   14848:	cmp	sl, r4
   1484c:	movhi	r2, #39	; 0x27
   14850:	strbhi	r2, [r8, r4]
   14854:	add	r2, r4, #1
   14858:	cmp	r2, sl
   1485c:	movcc	r1, #36	; 0x24
   14860:	strbcc	r1, [r8, r2]
   14864:	add	r2, r4, #2
   14868:	cmp	r2, sl
   1486c:	add	r4, r4, #3
   14870:	movcc	r1, #39	; 0x27
   14874:	strbcc	r1, [r8, r2]
   14878:	str	r3, [sp, #44]	; 0x2c
   1487c:	cmp	r4, sl
   14880:	movcc	r3, #92	; 0x5c
   14884:	strbcc	r3, [r8, r4]
   14888:	add	r9, r9, #1
   1488c:	add	r4, r4, #1
   14890:	cmp	r4, sl
   14894:	ldr	r3, [sp, #40]	; 0x28
   14898:	strbcc	r5, [r8, r4]
   1489c:	cmp	r6, #0
   148a0:	moveq	r3, #0
   148a4:	str	r3, [sp, #40]	; 0x28
   148a8:	ldr	r3, [sp, #24]
   148ac:	add	r4, r4, #1
   148b0:	cmn	r3, #1
   148b4:	bne	14354 <tcgetattr@plt+0x3174>
   148b8:	ldr	r3, [sp, #36]	; 0x24
   148bc:	ldrb	r6, [r3, r9]
   148c0:	adds	r6, r6, #0
   148c4:	movne	r6, #1
   148c8:	cmp	r6, #0
   148cc:	bne	14368 <tcgetattr@plt+0x3188>
   148d0:	str	fp, [sp, #160]	; 0xa0
   148d4:	mov	fp, r8
   148d8:	ldr	r8, [sp, #160]	; 0xa0
   148dc:	ldr	r1, [sp, #32]
   148e0:	cmp	r4, #0
   148e4:	sub	r2, r8, #2
   148e8:	clz	r2, r2
   148ec:	lsr	r2, r2, #5
   148f0:	andeq	r3, r2, r1
   148f4:	movne	r3, #0
   148f8:	cmp	r3, #0
   148fc:	bne	159e8 <tcgetattr@plt+0x4808>
   14900:	eor	r3, r1, #1
   14904:	ands	r2, r2, r3
   14908:	beq	15924 <tcgetattr@plt+0x4744>
   1490c:	ldr	r3, [sp, #68]	; 0x44
   14910:	cmp	r3, #0
   14914:	beq	15928 <tcgetattr@plt+0x4748>
   14918:	ldr	r3, [sp, #40]	; 0x28
   1491c:	cmp	r3, #0
   14920:	bne	159a4 <tcgetattr@plt+0x47c4>
   14924:	ldr	r3, [sp, #72]	; 0x48
   14928:	adds	r3, r3, #0
   1492c:	movne	r3, #1
   14930:	cmp	sl, #0
   14934:	movne	r3, #0
   14938:	cmp	r3, #0
   1493c:	ldreq	r2, [sp, #68]	; 0x44
   14940:	beq	15928 <tcgetattr@plt+0x4748>
   14944:	ldr	sl, [sp, #72]	; 0x48
   14948:	str	r3, [sp, #68]	; 0x44
   1494c:	ldr	r3, [pc, #1792]	; 15054 <tcgetattr@plt+0x3e74>
   14950:	mov	r2, #39	; 0x27
   14954:	mov	r4, #1
   14958:	str	r3, [sp, #60]	; 0x3c
   1495c:	mov	r3, #0
   14960:	strb	r2, [fp]
   14964:	str	r4, [sp, #52]	; 0x34
   14968:	mov	r8, #2
   1496c:	str	r3, [sp, #32]
   14970:	b	14338 <tcgetattr@plt+0x3158>
   14974:	mov	r7, #0
   14978:	cmp	fp, #2
   1497c:	beq	152b4 <tcgetattr@plt+0x40d4>
   14980:	ldr	r3, [sp, #52]	; 0x34
   14984:	ldr	r2, [sp, #28]
   14988:	ldr	r1, [sp, #32]
   1498c:	cmp	r3, #0
   14990:	andne	r2, r2, r1
   14994:	moveq	r2, #0
   14998:	cmp	r2, #0
   1499c:	moveq	r5, #92	; 0x5c
   149a0:	moveq	r3, r5
   149a4:	bne	152c0 <tcgetattr@plt+0x40e0>
   149a8:	ldr	r1, [sp, #28]
   149ac:	cmp	r1, #0
   149b0:	bne	15a30 <tcgetattr@plt+0x4850>
   149b4:	mov	r6, #0
   149b8:	b	147d0 <tcgetattr@plt+0x35f0>
   149bc:	mov	r7, #0
   149c0:	cmp	fp, #2
   149c4:	beq	15324 <tcgetattr@plt+0x4144>
   149c8:	cmp	fp, #5
   149cc:	beq	152e8 <tcgetattr@plt+0x4108>
   149d0:	sub	r2, fp, #2
   149d4:	mov	r6, #0
   149d8:	clz	r2, r2
   149dc:	mov	r5, #63	; 0x3f
   149e0:	lsr	r2, r2, #5
   149e4:	b	147d0 <tcgetattr@plt+0x35f0>
   149e8:	mov	r7, #0
   149ec:	cmp	fp, #2
   149f0:	strne	r6, [sp, #68]	; 0x44
   149f4:	movne	r2, #0
   149f8:	movne	r5, #39	; 0x27
   149fc:	bne	147d0 <tcgetattr@plt+0x35f0>
   14a00:	ldr	r3, [sp, #32]
   14a04:	cmp	r3, #0
   14a08:	bne	15704 <tcgetattr@plt+0x4524>
   14a0c:	cmp	sl, #0
   14a10:	ldr	r3, [sp, #72]	; 0x48
   14a14:	clz	r3, r3
   14a18:	lsr	r3, r3, #5
   14a1c:	moveq	r3, #0
   14a20:	cmp	r3, #0
   14a24:	bne	15638 <tcgetattr@plt+0x4458>
   14a28:	cmp	sl, r4
   14a2c:	movhi	r3, #39	; 0x27
   14a30:	strbhi	r3, [r8, r4]
   14a34:	add	r3, r4, #1
   14a38:	cmp	sl, r3
   14a3c:	movhi	r2, #92	; 0x5c
   14a40:	strbhi	r2, [r8, r3]
   14a44:	add	r3, r4, #2
   14a48:	cmp	sl, r3
   14a4c:	movhi	r2, #39	; 0x27
   14a50:	strbhi	r2, [r8, r3]
   14a54:	mov	r3, #0
   14a58:	cmp	r7, #0
   14a5c:	add	r4, r4, #3
   14a60:	str	r3, [sp, #44]	; 0x2c
   14a64:	str	r6, [sp, #68]	; 0x44
   14a68:	mov	r5, #39	; 0x27
   14a6c:	bne	14820 <tcgetattr@plt+0x3640>
   14a70:	ldr	r2, [sp, #44]	; 0x2c
   14a74:	eor	r3, r3, #1
   14a78:	and	r3, r3, r2
   14a7c:	add	r9, r9, #1
   14a80:	uxtb	r3, r3
   14a84:	cmp	r3, #0
   14a88:	beq	14890 <tcgetattr@plt+0x36b0>
   14a8c:	cmp	sl, r4
   14a90:	movhi	r3, #39	; 0x27
   14a94:	strbhi	r3, [r8, r4]
   14a98:	add	r3, r4, #1
   14a9c:	cmp	sl, r3
   14aa0:	movhi	r2, #39	; 0x27
   14aa4:	strbhi	r2, [r8, r3]
   14aa8:	mov	r3, #0
   14aac:	add	r4, r4, #2
   14ab0:	str	r3, [sp, #44]	; 0x2c
   14ab4:	b	14890 <tcgetattr@plt+0x36b0>
   14ab8:	mov	r3, #114	; 0x72
   14abc:	ldr	r1, [sp, #32]
   14ac0:	sub	r2, fp, #2
   14ac4:	clz	r2, r2
   14ac8:	lsr	r2, r2, #5
   14acc:	tst	r2, r1
   14ad0:	beq	149a8 <tcgetattr@plt+0x37c8>
   14ad4:	mov	fp, r8
   14ad8:	mov	r8, #2
   14adc:	ldr	r3, [sp, #28]
   14ae0:	cmp	r3, #0
   14ae4:	movne	r8, #4
   14ae8:	ldr	r3, [sp, #164]	; 0xa4
   14aec:	mov	ip, #0
   14af0:	bic	r3, r3, #2
   14af4:	str	r3, [sp, #4]
   14af8:	ldr	r3, [sp, #76]	; 0x4c
   14afc:	str	r8, [sp]
   14b00:	str	r3, [sp, #16]
   14b04:	ldr	r3, [sp, #80]	; 0x50
   14b08:	ldr	r2, [sp, #36]	; 0x24
   14b0c:	str	r3, [sp, #12]
   14b10:	mov	r1, sl
   14b14:	ldr	r3, [sp, #24]
   14b18:	mov	r0, fp
   14b1c:	str	ip, [sp, #8]
   14b20:	bl	14240 <tcgetattr@plt+0x3060>
   14b24:	mov	r4, r0
   14b28:	ldr	r3, [pc, #1304]	; 15048 <tcgetattr@plt+0x3e68>
   14b2c:	ldr	r2, [sp, #116]	; 0x74
   14b30:	mov	r0, r4
   14b34:	ldr	r3, [r3]
   14b38:	cmp	r2, r3
   14b3c:	bne	15a2c <tcgetattr@plt+0x484c>
   14b40:	add	sp, sp, #124	; 0x7c
   14b44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14b48:	mov	r5, #110	; 0x6e
   14b4c:	ldr	r3, [sp, #32]
   14b50:	mov	r2, #0
   14b54:	cmp	r3, #0
   14b58:	mov	r6, r2
   14b5c:	beq	14838 <tcgetattr@plt+0x3658>
   14b60:	str	fp, [sp, #160]	; 0xa0
   14b64:	mov	fp, r8
   14b68:	ldr	r8, [sp, #160]	; 0xa0
   14b6c:	mov	r3, r2
   14b70:	ldr	r2, [sp, #28]
   14b74:	and	r2, r2, r3
   14b78:	str	r2, [sp, #28]
   14b7c:	b	14adc <tcgetattr@plt+0x38fc>
   14b80:	mov	r5, #116	; 0x74
   14b84:	b	14b4c <tcgetattr@plt+0x396c>
   14b88:	mov	r5, #102	; 0x66
   14b8c:	ldr	r3, [sp, #32]
   14b90:	cmp	r3, #0
   14b94:	bne	15740 <tcgetattr@plt+0x4560>
   14b98:	mov	r6, #0
   14b9c:	b	1487c <tcgetattr@plt+0x369c>
   14ba0:	mov	r5, #118	; 0x76
   14ba4:	b	14b8c <tcgetattr@plt+0x39ac>
   14ba8:	mov	r7, #0
   14bac:	mov	r6, #0
   14bb0:	b	147ec <tcgetattr@plt+0x360c>
   14bb4:	ldr	r3, [sp, #32]
   14bb8:	cmp	r3, #0
   14bbc:	bne	15984 <tcgetattr@plt+0x47a4>
   14bc0:	mov	r7, r3
   14bc4:	ldr	r3, [sp, #44]	; 0x2c
   14bc8:	sub	r2, fp, #2
   14bcc:	eor	r3, r3, #1
   14bd0:	clz	r2, r2
   14bd4:	lsr	r2, r2, #5
   14bd8:	ands	r3, r2, r3
   14bdc:	beq	15624 <tcgetattr@plt+0x4444>
   14be0:	cmp	sl, r4
   14be4:	movhi	r1, #39	; 0x27
   14be8:	strbhi	r1, [r8, r4]
   14bec:	add	r1, r4, #1
   14bf0:	cmp	sl, r1
   14bf4:	movhi	r0, #36	; 0x24
   14bf8:	strbhi	r0, [r8, r1]
   14bfc:	add	r1, r4, #2
   14c00:	cmp	sl, r1
   14c04:	movhi	r0, #39	; 0x27
   14c08:	strbhi	r0, [r8, r1]
   14c0c:	add	r1, r4, #3
   14c10:	cmp	sl, r1
   14c14:	bls	15684 <tcgetattr@plt+0x44a4>
   14c18:	mov	r4, r1
   14c1c:	mov	r1, #92	; 0x5c
   14c20:	strb	r1, [r8, r4]
   14c24:	mov	r1, r4
   14c28:	str	r3, [sp, #44]	; 0x2c
   14c2c:	cmp	fp, #2
   14c30:	add	r4, r4, #1
   14c34:	beq	156cc <tcgetattr@plt+0x44ec>
   14c38:	ldr	r0, [sp, #24]
   14c3c:	add	r3, r9, #1
   14c40:	cmp	r3, r0
   14c44:	bcs	14c5c <tcgetattr@plt+0x3a7c>
   14c48:	ldr	r0, [sp, #36]	; 0x24
   14c4c:	ldrb	r3, [r0, r3]
   14c50:	sub	r3, r3, #48	; 0x30
   14c54:	cmp	r3, #9
   14c58:	bls	156dc <tcgetattr@plt+0x44fc>
   14c5c:	mov	r5, #48	; 0x30
   14c60:	ldr	r3, [sp, #28]
   14c64:	eor	r3, r3, #1
   14c68:	orrs	r2, r2, r3
   14c6c:	mov	r3, r6
   14c70:	moveq	r6, r2
   14c74:	beq	147f0 <tcgetattr@plt+0x3610>
   14c78:	mov	r6, #0
   14c7c:	b	14818 <tcgetattr@plt+0x3638>
   14c80:	mov	r2, #0
   14c84:	mov	r6, r2
   14c88:	mov	r5, #98	; 0x62
   14c8c:	b	14838 <tcgetattr@plt+0x3658>
   14c90:	mov	r5, #97	; 0x61
   14c94:	b	14b98 <tcgetattr@plt+0x39b8>
   14c98:	mov	r3, r7
   14c9c:	mov	r6, r7
   14ca0:	mov	r2, #0
   14ca4:	mov	r7, r3
   14ca8:	mov	r5, #32
   14cac:	b	147d0 <tcgetattr@plt+0x35f0>
   14cb0:	cmp	r9, #0
   14cb4:	mov	r3, r7
   14cb8:	bne	15280 <tcgetattr@plt+0x40a0>
   14cbc:	mov	r6, r7
   14cc0:	mov	r2, r9
   14cc4:	mov	r7, r3
   14cc8:	b	147d0 <tcgetattr@plt+0x35f0>
   14ccc:	mov	r6, r7
   14cd0:	b	147ec <tcgetattr@plt+0x360c>
   14cd4:	mov	r7, #0
   14cd8:	ldr	r3, [sp, #64]	; 0x40
   14cdc:	cmp	r3, #1
   14ce0:	bne	1533c <tcgetattr@plt+0x415c>
   14ce4:	bl	110a8 <__ctype_b_loc@plt>
   14ce8:	ldr	r2, [sp, #64]	; 0x40
   14cec:	sxth	r3, r5
   14cf0:	mov	ip, r2
   14cf4:	lsl	r3, r3, #1
   14cf8:	ldr	r2, [r0]
   14cfc:	ldrh	r3, [r2, r3]
   14d00:	and	r3, r3, #16384	; 0x4000
   14d04:	cmp	r3, #0
   14d08:	ldr	r3, [sp, #28]
   14d0c:	movne	r6, #1
   14d10:	moveq	r6, #0
   14d14:	movne	r2, #0
   14d18:	andeq	r2, r3, #1
   14d1c:	cmp	r2, #0
   14d20:	bne	1564c <tcgetattr@plt+0x446c>
   14d24:	sub	r2, fp, #2
   14d28:	clz	r2, r2
   14d2c:	lsr	r2, r2, #5
   14d30:	b	147d0 <tcgetattr@plt+0x35f0>
   14d34:	cmp	r4, #0
   14d38:	bne	159f8 <tcgetattr@plt+0x4818>
   14d3c:	str	r4, [sp, #28]
   14d40:	cmp	sl, #0
   14d44:	bne	15a3c <tcgetattr@plt+0x485c>
   14d48:	ldr	r3, [pc, #772]	; 15054 <tcgetattr@plt+0x3e74>
   14d4c:	mov	r4, #1
   14d50:	str	r4, [sp, #40]	; 0x28
   14d54:	str	r3, [sp, #60]	; 0x3c
   14d58:	str	r4, [sp, #52]	; 0x34
   14d5c:	str	sl, [sp, #72]	; 0x48
   14d60:	str	sl, [sp, #68]	; 0x44
   14d64:	str	sl, [sp, #44]	; 0x2c
   14d68:	str	sl, [sp, #32]
   14d6c:	mov	r8, #2
   14d70:	b	14338 <tcgetattr@plt+0x3158>
   14d74:	ldr	r3, [sp, #36]	; 0x24
   14d78:	ldrb	r5, [r3, r9]
   14d7c:	cmp	r5, #126	; 0x7e
   14d80:	ldrls	pc, [pc, r5, lsl #2]
   14d84:	b	14cd8 <tcgetattr@plt+0x3af8>
   14d88:			; <UNDEFINED> instruction: 0x00014fbc
   14d8c:	ldrdeq	r4, [r1], -r8
   14d90:	ldrdeq	r4, [r1], -r8
   14d94:	ldrdeq	r4, [r1], -r8
   14d98:	ldrdeq	r4, [r1], -r8
   14d9c:	ldrdeq	r4, [r1], -r8
   14da0:	ldrdeq	r4, [r1], -r8
   14da4:	andeq	r4, r1, r8, lsr #31
   14da8:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   14dac:	andeq	r4, r1, ip, lsl #31
   14db0:	andeq	r4, r1, r4, lsl #31
   14db4:	andeq	r5, r1, r4, lsr r0
   14db8:	andeq	r5, r1, r0, lsr #32
   14dbc:			; <UNDEFINED> instruction: 0x00014ab8
   14dc0:	ldrdeq	r4, [r1], -r8
   14dc4:	ldrdeq	r4, [r1], -r8
   14dc8:	ldrdeq	r4, [r1], -r8
   14dcc:	ldrdeq	r4, [r1], -r8
   14dd0:	ldrdeq	r4, [r1], -r8
   14dd4:	ldrdeq	r4, [r1], -r8
   14dd8:	ldrdeq	r4, [r1], -r8
   14ddc:	ldrdeq	r4, [r1], -r8
   14de0:	ldrdeq	r4, [r1], -r8
   14de4:	ldrdeq	r4, [r1], -r8
   14de8:	ldrdeq	r4, [r1], -r8
   14dec:	ldrdeq	r4, [r1], -r8
   14df0:	ldrdeq	r4, [r1], -r8
   14df4:	ldrdeq	r4, [r1], -r8
   14df8:	ldrdeq	r4, [r1], -r8
   14dfc:	ldrdeq	r4, [r1], -r8
   14e00:	ldrdeq	r4, [r1], -r8
   14e04:	ldrdeq	r4, [r1], -r8
   14e08:	andeq	r5, r1, r0, lsl r0
   14e0c:	strdeq	r4, [r1], -ip
   14e10:	strdeq	r4, [r1], -ip
   14e14:	andeq	r4, r1, ip, ror #31
   14e18:	strdeq	r4, [r1], -ip
   14e1c:	andeq	r4, r1, r4, lsr #26
   14e20:	strdeq	r4, [r1], -ip
   14e24:	andeq	r4, r1, ip, ror #19
   14e28:	strdeq	r4, [r1], -ip
   14e2c:	strdeq	r4, [r1], -ip
   14e30:	strdeq	r4, [r1], -ip
   14e34:	andeq	r4, r1, r4, lsr #26
   14e38:	andeq	r4, r1, r4, lsr #26
   14e3c:	andeq	r4, r1, r4, lsr #26
   14e40:	andeq	r4, r1, r4, lsr #26
   14e44:	andeq	r4, r1, r4, lsr #26
   14e48:	andeq	r4, r1, r4, lsr #26
   14e4c:	andeq	r4, r1, r4, lsr #26
   14e50:	andeq	r4, r1, r4, lsr #26
   14e54:	andeq	r4, r1, r4, lsr #26
   14e58:	andeq	r4, r1, r4, lsr #26
   14e5c:	andeq	r4, r1, r4, lsr #26
   14e60:	andeq	r4, r1, r4, lsr #26
   14e64:	andeq	r4, r1, r4, lsr #26
   14e68:	andeq	r4, r1, r4, lsr #26
   14e6c:	andeq	r4, r1, r4, lsr #26
   14e70:	andeq	r4, r1, r4, lsr #26
   14e74:	strdeq	r4, [r1], -ip
   14e78:	strdeq	r4, [r1], -ip
   14e7c:	strdeq	r4, [r1], -ip
   14e80:	strdeq	r4, [r1], -ip
   14e84:	andeq	r4, r1, r0, asr #19
   14e88:	ldrdeq	r4, [r1], -r8
   14e8c:	andeq	r4, r1, r4, lsr #26
   14e90:	andeq	r4, r1, r4, lsr #26
   14e94:	andeq	r4, r1, r4, lsr #26
   14e98:	andeq	r4, r1, r4, lsr #26
   14e9c:	andeq	r4, r1, r4, lsr #26
   14ea0:	andeq	r4, r1, r4, lsr #26
   14ea4:	andeq	r4, r1, r4, lsr #26
   14ea8:	andeq	r4, r1, r4, lsr #26
   14eac:	andeq	r4, r1, r4, lsr #26
   14eb0:	andeq	r4, r1, r4, lsr #26
   14eb4:	andeq	r4, r1, r4, lsr #26
   14eb8:	andeq	r4, r1, r4, lsr #26
   14ebc:	andeq	r4, r1, r4, lsr #26
   14ec0:	andeq	r4, r1, r4, lsr #26
   14ec4:	andeq	r4, r1, r4, lsr #26
   14ec8:	andeq	r4, r1, r4, lsr #26
   14ecc:	andeq	r4, r1, r4, lsr #26
   14ed0:	andeq	r4, r1, r4, lsr #26
   14ed4:	andeq	r4, r1, r4, lsr #26
   14ed8:	andeq	r4, r1, r4, lsr #26
   14edc:	andeq	r4, r1, r4, lsr #26
   14ee0:	andeq	r4, r1, r4, lsr #26
   14ee4:	andeq	r4, r1, r4, lsr #26
   14ee8:	andeq	r4, r1, r4, lsr #26
   14eec:	andeq	r4, r1, r4, lsr #26
   14ef0:	andeq	r4, r1, r4, lsr #26
   14ef4:	strdeq	r4, [r1], -ip
   14ef8:	andeq	r4, r1, r8, ror r9
   14efc:	andeq	r4, r1, r4, lsr #26
   14f00:	strdeq	r4, [r1], -ip
   14f04:	andeq	r4, r1, r4, lsr #26
   14f08:	strdeq	r4, [r1], -ip
   14f0c:	andeq	r4, r1, r4, lsr #26
   14f10:	andeq	r4, r1, r4, lsr #26
   14f14:	andeq	r4, r1, r4, lsr #26
   14f18:	andeq	r4, r1, r4, lsr #26
   14f1c:	andeq	r4, r1, r4, lsr #26
   14f20:	andeq	r4, r1, r4, lsr #26
   14f24:	andeq	r4, r1, r4, lsr #26
   14f28:	andeq	r4, r1, r4, lsr #26
   14f2c:	andeq	r4, r1, r4, lsr #26
   14f30:	andeq	r4, r1, r4, lsr #26
   14f34:	andeq	r4, r1, r4, lsr #26
   14f38:	andeq	r4, r1, r4, lsr #26
   14f3c:	andeq	r4, r1, r4, lsr #26
   14f40:	andeq	r4, r1, r4, lsr #26
   14f44:	andeq	r4, r1, r4, lsr #26
   14f48:	andeq	r4, r1, r4, lsr #26
   14f4c:	andeq	r4, r1, r4, lsr #26
   14f50:	andeq	r4, r1, r4, lsr #26
   14f54:	andeq	r4, r1, r4, lsr #26
   14f58:	andeq	r4, r1, r4, lsr #26
   14f5c:	andeq	r4, r1, r4, lsr #26
   14f60:	andeq	r4, r1, r4, lsr #26
   14f64:	andeq	r4, r1, r4, lsr #26
   14f68:	andeq	r4, r1, r4, lsr #26
   14f6c:	andeq	r4, r1, r4, lsr #26
   14f70:	andeq	r4, r1, r4, lsr #26
   14f74:	muleq	r1, r0, r7
   14f78:	strdeq	r4, [r1], -ip
   14f7c:	muleq	r1, r0, r7
   14f80:	andeq	r4, r1, ip, ror #31
   14f84:	mov	r3, #110	; 0x6e
   14f88:	b	14abc <tcgetattr@plt+0x38dc>
   14f8c:	mov	r3, #116	; 0x74
   14f90:	b	14abc <tcgetattr@plt+0x38dc>
   14f94:	sub	r2, fp, #2
   14f98:	mov	r3, #98	; 0x62
   14f9c:	clz	r2, r2
   14fa0:	lsr	r2, r2, #5
   14fa4:	b	149a8 <tcgetattr@plt+0x37c8>
   14fa8:	sub	r2, fp, #2
   14fac:	mov	r3, #97	; 0x61
   14fb0:	clz	r2, r2
   14fb4:	lsr	r2, r2, #5
   14fb8:	b	149a8 <tcgetattr@plt+0x37c8>
   14fbc:	ldr	r3, [sp, #28]
   14fc0:	cmp	r3, #0
   14fc4:	bne	14bb4 <tcgetattr@plt+0x39d4>
   14fc8:	ldr	r3, [sp, #164]	; 0xa4
   14fcc:	tst	r3, #1
   14fd0:	bne	15644 <tcgetattr@plt+0x4464>
   14fd4:	ldr	r6, [sp, #28]
   14fd8:	sub	r2, fp, #2
   14fdc:	mov	r7, r6
   14fe0:	clz	r2, r2
   14fe4:	lsr	r2, r2, #5
   14fe8:	b	147d0 <tcgetattr@plt+0x35f0>
   14fec:	sub	r2, fp, #2
   14ff0:	clz	r2, r2
   14ff4:	lsr	r2, r2, #5
   14ff8:	b	147bc <tcgetattr@plt+0x35dc>
   14ffc:	sub	r2, fp, #2
   15000:	mov	r6, #0
   15004:	clz	r2, r2
   15008:	lsr	r2, r2, #5
   1500c:	b	147c4 <tcgetattr@plt+0x35e4>
   15010:	sub	r2, fp, #2
   15014:	clz	r2, r2
   15018:	lsr	r2, r2, #5
   1501c:	b	147c4 <tcgetattr@plt+0x35e4>
   15020:	sub	r2, fp, #2
   15024:	mov	r3, #102	; 0x66
   15028:	clz	r2, r2
   1502c:	lsr	r2, r2, #5
   15030:	b	149a8 <tcgetattr@plt+0x37c8>
   15034:	sub	r2, fp, #2
   15038:	mov	r3, #118	; 0x76
   1503c:	clz	r2, r2
   15040:	lsr	r2, r2, #5
   15044:	b	149a8 <tcgetattr@plt+0x37c8>
   15048:	andeq	sp, r2, r8, lsl #30
   1504c:	andeq	sp, r1, r0, asr #14
   15050:	andeq	sp, r1, r8, lsr #14
   15054:	andeq	sp, r1, ip, lsr r7
   15058:	ldr	r3, [sp, #48]	; 0x30
   1505c:	ldrb	r5, [r3]
   15060:	cmp	r5, #126	; 0x7e
   15064:	ldrls	pc, [pc, r5, lsl #2]
   15068:	b	14cd4 <tcgetattr@plt+0x3af4>
   1506c:			; <UNDEFINED> instruction: 0x00014bb4
   15070:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15074:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15078:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1507c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15080:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15084:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15088:	andeq	r5, r1, ip, lsr #5
   1508c:	andeq	r5, r1, r4, lsr #5
   15090:	andeq	r4, r1, r0, lsl #23
   15094:	andeq	r4, r1, r8, asr #22
   15098:	andeq	r4, r1, r0, lsr #23
   1509c:	andeq	r4, r1, r8, lsl #23
   150a0:	muleq	r1, r8, r2
   150a4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150a8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150ac:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150b0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150b4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150b8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150bc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150c0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150c4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150c8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150cc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150d0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150d4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150d8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150dc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150e0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150e4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150e8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   150ec:	muleq	r1, r0, r2
   150f0:	andeq	r4, r1, r8, lsr #23
   150f4:	andeq	r4, r1, r8, lsr #23
   150f8:	andeq	r5, r1, r4, ror r2
   150fc:	andeq	r4, r1, r8, lsr #23
   15100:	andeq	r5, r1, r8, ror #4
   15104:	andeq	r4, r1, r8, lsr #23
   15108:	andeq	r4, r1, r8, ror #19
   1510c:	andeq	r4, r1, r8, lsr #23
   15110:	andeq	r4, r1, r8, lsr #23
   15114:	andeq	r4, r1, r8, lsr #23
   15118:	andeq	r5, r1, r8, ror #4
   1511c:	andeq	r5, r1, r8, ror #4
   15120:	andeq	r5, r1, r8, ror #4
   15124:	andeq	r5, r1, r8, ror #4
   15128:	andeq	r5, r1, r8, ror #4
   1512c:	andeq	r5, r1, r8, ror #4
   15130:	andeq	r5, r1, r8, ror #4
   15134:	andeq	r5, r1, r8, ror #4
   15138:	andeq	r5, r1, r8, ror #4
   1513c:	andeq	r5, r1, r8, ror #4
   15140:	andeq	r5, r1, r8, ror #4
   15144:	andeq	r5, r1, r8, ror #4
   15148:	andeq	r5, r1, r8, ror #4
   1514c:	andeq	r5, r1, r8, ror #4
   15150:	andeq	r5, r1, r8, ror #4
   15154:	andeq	r5, r1, r8, ror #4
   15158:	andeq	r4, r1, r8, lsr #23
   1515c:	andeq	r4, r1, r8, lsr #23
   15160:	andeq	r4, r1, r8, lsr #23
   15164:	andeq	r4, r1, r8, lsr #23
   15168:			; <UNDEFINED> instruction: 0x000149bc
   1516c:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   15170:	andeq	r5, r1, r8, ror #4
   15174:	andeq	r5, r1, r8, ror #4
   15178:	andeq	r5, r1, r8, ror #4
   1517c:	andeq	r5, r1, r8, ror #4
   15180:	andeq	r5, r1, r8, ror #4
   15184:	andeq	r5, r1, r8, ror #4
   15188:	andeq	r5, r1, r8, ror #4
   1518c:	andeq	r5, r1, r8, ror #4
   15190:	andeq	r5, r1, r8, ror #4
   15194:	andeq	r5, r1, r8, ror #4
   15198:	andeq	r5, r1, r8, ror #4
   1519c:	andeq	r5, r1, r8, ror #4
   151a0:	andeq	r5, r1, r8, ror #4
   151a4:	andeq	r5, r1, r8, ror #4
   151a8:	andeq	r5, r1, r8, ror #4
   151ac:	andeq	r5, r1, r8, ror #4
   151b0:	andeq	r5, r1, r8, ror #4
   151b4:	andeq	r5, r1, r8, ror #4
   151b8:	andeq	r5, r1, r8, ror #4
   151bc:	andeq	r5, r1, r8, ror #4
   151c0:	andeq	r5, r1, r8, ror #4
   151c4:	andeq	r5, r1, r8, ror #4
   151c8:	andeq	r5, r1, r8, ror #4
   151cc:	andeq	r5, r1, r8, ror #4
   151d0:	andeq	r5, r1, r8, ror #4
   151d4:	andeq	r5, r1, r8, ror #4
   151d8:	andeq	r4, r1, r8, lsr #23
   151dc:	andeq	r4, r1, r4, ror r9
   151e0:	andeq	r5, r1, r8, ror #4
   151e4:	andeq	r4, r1, r8, lsr #23
   151e8:	andeq	r5, r1, r8, ror #4
   151ec:	andeq	r4, r1, r8, lsr #23
   151f0:	andeq	r5, r1, r8, ror #4
   151f4:	andeq	r5, r1, r8, ror #4
   151f8:	andeq	r5, r1, r8, ror #4
   151fc:	andeq	r5, r1, r8, ror #4
   15200:	andeq	r5, r1, r8, ror #4
   15204:	andeq	r5, r1, r8, ror #4
   15208:	andeq	r5, r1, r8, ror #4
   1520c:	andeq	r5, r1, r8, ror #4
   15210:	andeq	r5, r1, r8, ror #4
   15214:	andeq	r5, r1, r8, ror #4
   15218:	andeq	r5, r1, r8, ror #4
   1521c:	andeq	r5, r1, r8, ror #4
   15220:	andeq	r5, r1, r8, ror #4
   15224:	andeq	r5, r1, r8, ror #4
   15228:	andeq	r5, r1, r8, ror #4
   1522c:	andeq	r5, r1, r8, ror #4
   15230:	andeq	r5, r1, r8, ror #4
   15234:	andeq	r5, r1, r8, ror #4
   15238:	andeq	r5, r1, r8, ror #4
   1523c:	andeq	r5, r1, r8, ror #4
   15240:	andeq	r5, r1, r8, ror #4
   15244:	andeq	r5, r1, r8, ror #4
   15248:	andeq	r5, r1, r8, ror #4
   1524c:	andeq	r5, r1, r8, ror #4
   15250:	andeq	r5, r1, r8, ror #4
   15254:	andeq	r5, r1, r8, ror #4
   15258:	andeq	r4, r1, ip, lsl #15
   1525c:	andeq	r4, r1, r8, lsr #23
   15260:	andeq	r4, r1, ip, lsl #15
   15264:	andeq	r5, r1, r4, ror r2
   15268:	mov	r6, r7
   1526c:	mov	r7, #0
   15270:	b	147ec <tcgetattr@plt+0x360c>
   15274:	cmp	r9, #0
   15278:	mov	r3, #0
   1527c:	beq	14cbc <tcgetattr@plt+0x3adc>
   15280:	mov	r6, #0
   15284:	mov	r7, r3
   15288:	mov	r3, r6
   1528c:	b	147f0 <tcgetattr@plt+0x3610>
   15290:	mov	r3, #0
   15294:	b	14c9c <tcgetattr@plt+0x3abc>
   15298:	mov	r7, #0
   1529c:	mov	r3, #114	; 0x72
   152a0:	b	14abc <tcgetattr@plt+0x38dc>
   152a4:	mov	r5, #98	; 0x62
   152a8:	b	14b4c <tcgetattr@plt+0x396c>
   152ac:	mov	r5, #97	; 0x61
   152b0:	b	14b8c <tcgetattr@plt+0x39ac>
   152b4:	ldr	r3, [sp, #32]
   152b8:	cmp	r3, #0
   152bc:	bne	15704 <tcgetattr@plt+0x4524>
   152c0:	add	r9, r9, #1
   152c4:	ldr	r3, [sp, #44]	; 0x2c
   152c8:	mov	r6, #0
   152cc:	mov	r5, #92	; 0x5c
   152d0:	b	14a84 <tcgetattr@plt+0x38a4>
   152d4:	ldr	r3, [sp, #36]	; 0x24
   152d8:	ldrb	r3, [r3, #1]
   152dc:	adds	r3, r3, #0
   152e0:	movne	r3, #1
   152e4:	b	147a8 <tcgetattr@plt+0x35c8>
   152e8:	ldr	r3, [sp, #164]	; 0xa4
   152ec:	ands	r3, r3, #4
   152f0:	beq	15314 <tcgetattr@plt+0x4134>
   152f4:	ldr	r2, [sp, #24]
   152f8:	add	r3, r9, #2
   152fc:	cmp	r3, r2
   15300:	bcs	15314 <tcgetattr@plt+0x4134>
   15304:	ldr	r2, [sp, #48]	; 0x30
   15308:	ldrb	r5, [r2, #1]
   1530c:	cmp	r5, #63	; 0x3f
   15310:	beq	15778 <tcgetattr@plt+0x4598>
   15314:	mov	r2, #0
   15318:	mov	r6, r2
   1531c:	mov	r5, #63	; 0x3f
   15320:	b	147d0 <tcgetattr@plt+0x35f0>
   15324:	ldr	r3, [sp, #32]
   15328:	cmp	r3, #0
   1532c:	bne	15704 <tcgetattr@plt+0x4524>
   15330:	mov	r6, r3
   15334:	mov	r5, #63	; 0x3f
   15338:	b	14818 <tcgetattr@plt+0x3638>
   1533c:	ldr	r3, [sp, #24]
   15340:	cmn	r3, #1
   15344:	mov	r3, #0
   15348:	str	r3, [sp, #108]	; 0x6c
   1534c:	str	r3, [sp, #112]	; 0x70
   15350:	bne	15360 <tcgetattr@plt+0x4180>
   15354:	ldr	r0, [sp, #36]	; 0x24
   15358:	bl	110cc <strlen@plt>
   1535c:	str	r0, [sp, #24]
   15360:	mov	r3, #0
   15364:	str	sl, [sp, #88]	; 0x58
   15368:	ldr	sl, [sp, #36]	; 0x24
   1536c:	str	r5, [sp, #92]	; 0x5c
   15370:	mov	r5, r3
   15374:	str	r7, [sp, #96]	; 0x60
   15378:	str	r4, [sp, #100]	; 0x64
   1537c:	str	r8, [sp, #84]	; 0x54
   15380:	ldr	r3, [sp, #24]
   15384:	add	r4, r9, r5
   15388:	add	r7, sl, r4
   1538c:	sub	r2, r3, r4
   15390:	mov	r1, r7
   15394:	add	r3, sp, #108	; 0x6c
   15398:	add	r0, sp, #104	; 0x68
   1539c:	bl	17f70 <tcgetattr@plt+0x6d90>
   153a0:	subs	r8, r0, #0
   153a4:	beq	153f4 <tcgetattr@plt+0x4214>
   153a8:	cmn	r8, #1
   153ac:	beq	15754 <tcgetattr@plt+0x4574>
   153b0:	cmn	r8, #2
   153b4:	beq	15874 <tcgetattr@plt+0x4694>
   153b8:	ldr	r3, [sp, #32]
   153bc:	cmp	fp, #2
   153c0:	movne	r3, #0
   153c4:	andeq	r3, r3, #1
   153c8:	cmp	r3, #0
   153cc:	bne	15554 <tcgetattr@plt+0x4374>
   153d0:	ldr	r0, [sp, #104]	; 0x68
   153d4:	bl	10fdc <iswprint@plt>
   153d8:	add	r5, r5, r8
   153dc:	cmp	r0, #0
   153e0:	add	r0, sp, #108	; 0x6c
   153e4:	moveq	r6, #0
   153e8:	bl	10f7c <mbsinit@plt>
   153ec:	cmp	r0, #0
   153f0:	beq	15380 <tcgetattr@plt+0x41a0>
   153f4:	ldr	r3, [sp, #28]
   153f8:	mov	ip, r5
   153fc:	eor	r2, r6, #1
   15400:	ldr	r5, [sp, #92]	; 0x5c
   15404:	ldr	r7, [sp, #96]	; 0x60
   15408:	ldr	r4, [sp, #100]	; 0x64
   1540c:	ldr	r8, [sp, #84]	; 0x54
   15410:	ldr	sl, [sp, #88]	; 0x58
   15414:	and	r2, r2, r3
   15418:	cmp	ip, #1
   1541c:	bls	14d1c <tcgetattr@plt+0x3b3c>
   15420:	add	r1, ip, r9
   15424:	ldr	lr, [sp, #48]	; 0x30
   15428:	mov	r0, #0
   1542c:	str	r6, [sp, #48]	; 0x30
   15430:	mov	ip, #39	; 0x27
   15434:	ldr	r6, [sp, #44]	; 0x2c
   15438:	b	154f0 <tcgetattr@plt+0x4310>
   1543c:	ldr	r0, [sp, #32]
   15440:	sub	r3, fp, #2
   15444:	cmp	r0, #0
   15448:	clz	r3, r3
   1544c:	lsr	r3, r3, #5
   15450:	bne	15658 <tcgetattr@plt+0x4478>
   15454:	eor	r0, r6, #1
   15458:	ands	r3, r3, r0
   1545c:	beq	1548c <tcgetattr@plt+0x42ac>
   15460:	add	r0, r4, #1
   15464:	cmp	sl, r4
   15468:	strbhi	ip, [r8, r4]
   1546c:	cmp	sl, r0
   15470:	movhi	r6, #36	; 0x24
   15474:	strbhi	r6, [r8, r0]
   15478:	add	r0, r4, #2
   1547c:	mov	r6, r3
   15480:	add	r4, r4, #3
   15484:	cmp	sl, r0
   15488:	strbhi	ip, [r8, r0]
   1548c:	cmp	sl, r4
   15490:	movhi	r3, #92	; 0x5c
   15494:	strbhi	r3, [r8, r4]
   15498:	add	r3, r4, #1
   1549c:	cmp	sl, r3
   154a0:	lsrhi	r0, r5, #6
   154a4:	addhi	r0, r0, #48	; 0x30
   154a8:	strbhi	r0, [r8, r3]
   154ac:	add	r0, r4, #2
   154b0:	cmp	sl, r0
   154b4:	lsrhi	r3, r5, #3
   154b8:	andhi	r3, r3, #7
   154bc:	addhi	r3, r3, #48	; 0x30
   154c0:	add	r9, r9, #1
   154c4:	strbhi	r3, [r8, r0]
   154c8:	and	r5, r5, #7
   154cc:	cmp	r9, r1
   154d0:	add	r5, r5, #48	; 0x30
   154d4:	add	r4, r4, #3
   154d8:	bcs	15678 <tcgetattr@plt+0x4498>
   154dc:	mov	r0, r2
   154e0:	cmp	sl, r4
   154e4:	strbhi	r5, [r8, r4]
   154e8:	ldrb	r5, [lr, #1]!
   154ec:	add	r4, r4, #1
   154f0:	cmp	r2, #0
   154f4:	bne	1543c <tcgetattr@plt+0x425c>
   154f8:	eor	r3, r0, #1
   154fc:	and	r3, r3, r6
   15500:	cmp	r7, #0
   15504:	uxtb	r3, r3
   15508:	beq	1551c <tcgetattr@plt+0x433c>
   1550c:	cmp	sl, r4
   15510:	movhi	r7, #92	; 0x5c
   15514:	strbhi	r7, [r8, r4]
   15518:	add	r4, r4, #1
   1551c:	add	r9, r9, #1
   15520:	cmp	r9, r1
   15524:	bcs	1566c <tcgetattr@plt+0x448c>
   15528:	cmp	r3, #0
   1552c:	beq	15698 <tcgetattr@plt+0x44b8>
   15530:	cmp	sl, r4
   15534:	add	r3, r4, #1
   15538:	strbhi	ip, [r8, r4]
   1553c:	mov	r7, #0
   15540:	cmp	sl, r3
   15544:	strbhi	ip, [r8, r3]
   15548:	add	r4, r4, #2
   1554c:	mov	r6, r7
   15550:	b	154e0 <tcgetattr@plt+0x4300>
   15554:	cmp	r8, #1
   15558:	beq	153d0 <tcgetattr@plt+0x41f0>
   1555c:	add	r1, r4, #1
   15560:	add	r3, sl, r8
   15564:	add	r1, sl, r1
   15568:	add	r4, r3, r4
   1556c:	ldrb	r3, [r1], #1
   15570:	sub	r3, r3, #91	; 0x5b
   15574:	cmp	r3, #33	; 0x21
   15578:	ldrls	pc, [pc, r3, lsl #2]
   1557c:	b	15608 <tcgetattr@plt+0x4428>
   15580:	andeq	r5, r1, r4, lsl r6
   15584:	andeq	r5, r1, r4, lsl r6
   15588:	andeq	r5, r1, r8, lsl #12
   1558c:	andeq	r5, r1, r4, lsl r6
   15590:	andeq	r5, r1, r8, lsl #12
   15594:	andeq	r5, r1, r4, lsl r6
   15598:	andeq	r5, r1, r8, lsl #12
   1559c:	andeq	r5, r1, r8, lsl #12
   155a0:	andeq	r5, r1, r8, lsl #12
   155a4:	andeq	r5, r1, r8, lsl #12
   155a8:	andeq	r5, r1, r8, lsl #12
   155ac:	andeq	r5, r1, r8, lsl #12
   155b0:	andeq	r5, r1, r8, lsl #12
   155b4:	andeq	r5, r1, r8, lsl #12
   155b8:	andeq	r5, r1, r8, lsl #12
   155bc:	andeq	r5, r1, r8, lsl #12
   155c0:	andeq	r5, r1, r8, lsl #12
   155c4:	andeq	r5, r1, r8, lsl #12
   155c8:	andeq	r5, r1, r8, lsl #12
   155cc:	andeq	r5, r1, r8, lsl #12
   155d0:	andeq	r5, r1, r8, lsl #12
   155d4:	andeq	r5, r1, r8, lsl #12
   155d8:	andeq	r5, r1, r8, lsl #12
   155dc:	andeq	r5, r1, r8, lsl #12
   155e0:	andeq	r5, r1, r8, lsl #12
   155e4:	andeq	r5, r1, r8, lsl #12
   155e8:	andeq	r5, r1, r8, lsl #12
   155ec:	andeq	r5, r1, r8, lsl #12
   155f0:	andeq	r5, r1, r8, lsl #12
   155f4:	andeq	r5, r1, r8, lsl #12
   155f8:	andeq	r5, r1, r8, lsl #12
   155fc:	andeq	r5, r1, r8, lsl #12
   15600:	andeq	r5, r1, r8, lsl #12
   15604:	andeq	r5, r1, r4, lsl r6
   15608:	cmp	r4, r1
   1560c:	bne	1556c <tcgetattr@plt+0x438c>
   15610:	b	153d0 <tcgetattr@plt+0x41f0>
   15614:	ldr	fp, [sp, #84]	; 0x54
   15618:	ldr	sl, [sp, #88]	; 0x58
   1561c:	mov	r8, #2
   15620:	b	14adc <tcgetattr@plt+0x38fc>
   15624:	cmp	sl, r4
   15628:	movls	r1, r4
   1562c:	bls	14c2c <tcgetattr@plt+0x3a4c>
   15630:	ldr	r3, [sp, #44]	; 0x2c
   15634:	b	14c1c <tcgetattr@plt+0x3a3c>
   15638:	str	sl, [sp, #72]	; 0x48
   1563c:	ldr	sl, [sp, #32]
   15640:	b	14a54 <tcgetattr@plt+0x3874>
   15644:	add	r9, r9, #1
   15648:	b	14348 <tcgetattr@plt+0x3168>
   1564c:	ldr	r2, [sp, #28]
   15650:	mov	r6, #0
   15654:	b	15420 <tcgetattr@plt+0x4240>
   15658:	str	fp, [sp, #160]	; 0xa0
   1565c:	str	r3, [sp, #28]
   15660:	mov	fp, r8
   15664:	ldr	r8, [sp, #160]	; 0xa0
   15668:	b	14adc <tcgetattr@plt+0x38fc>
   1566c:	str	r6, [sp, #44]	; 0x2c
   15670:	ldr	r6, [sp, #48]	; 0x30
   15674:	b	14a84 <tcgetattr@plt+0x38a4>
   15678:	str	r6, [sp, #44]	; 0x2c
   1567c:	ldr	r6, [sp, #48]	; 0x30
   15680:	b	14890 <tcgetattr@plt+0x36b0>
   15684:	add	r4, r4, #4
   15688:	str	r3, [sp, #44]	; 0x2c
   1568c:	mov	r6, #0
   15690:	mov	r5, #48	; 0x30
   15694:	b	14818 <tcgetattr@plt+0x3638>
   15698:	mov	r7, r3
   1569c:	b	154e0 <tcgetattr@plt+0x4300>
   156a0:	ldr	r3, [pc, #-1624]	; 15050 <tcgetattr@plt+0x3e70>
   156a4:	mov	r4, #1
   156a8:	str	r4, [sp, #40]	; 0x28
   156ac:	str	r4, [sp, #28]
   156b0:	str	r4, [sp, #52]	; 0x34
   156b4:	str	sl, [sp, #72]	; 0x48
   156b8:	str	sl, [sp, #68]	; 0x44
   156bc:	str	sl, [sp, #44]	; 0x2c
   156c0:	str	sl, [sp, #32]
   156c4:	str	r3, [sp, #60]	; 0x3c
   156c8:	b	14338 <tcgetattr@plt+0x3158>
   156cc:	mov	r3, r6
   156d0:	mov	r5, #48	; 0x30
   156d4:	mov	r6, #0
   156d8:	b	14818 <tcgetattr@plt+0x3638>
   156dc:	cmp	sl, r4
   156e0:	movhi	r3, #48	; 0x30
   156e4:	strbhi	r3, [r8, r4]
   156e8:	add	r3, r1, #2
   156ec:	cmp	sl, r3
   156f0:	movhi	r0, #48	; 0x30
   156f4:	strbhi	r0, [r8, r3]
   156f8:	add	r4, r1, #3
   156fc:	mov	r5, #48	; 0x30
   15700:	b	14c60 <tcgetattr@plt+0x3a80>
   15704:	str	fp, [sp, #160]	; 0xa0
   15708:	mov	fp, r8
   1570c:	ldr	r8, [sp, #160]	; 0xa0
   15710:	b	14adc <tcgetattr@plt+0x38fc>
   15714:	ldr	r2, [sp, #80]	; 0x50
   15718:	ldrb	r3, [r2]
   1571c:	cmp	r3, #0
   15720:	beq	14308 <tcgetattr@plt+0x3128>
   15724:	cmp	sl, r4
   15728:	strbhi	r3, [fp, r4]
   1572c:	ldrb	r3, [r2, #1]!
   15730:	add	r4, r4, #1
   15734:	cmp	r3, #0
   15738:	bne	15724 <tcgetattr@plt+0x4544>
   1573c:	b	14308 <tcgetattr@plt+0x3128>
   15740:	str	fp, [sp, #160]	; 0xa0
   15744:	mov	r3, #0
   15748:	mov	fp, r8
   1574c:	ldr	r8, [sp, #160]	; 0xa0
   15750:	b	14b70 <tcgetattr@plt+0x3990>
   15754:	mov	ip, r5
   15758:	ldr	r7, [sp, #96]	; 0x60
   1575c:	ldr	r5, [sp, #92]	; 0x5c
   15760:	ldr	r4, [sp, #100]	; 0x64
   15764:	ldr	r8, [sp, #84]	; 0x54
   15768:	ldr	sl, [sp, #88]	; 0x58
   1576c:	ldr	r2, [sp, #28]
   15770:	mov	r6, #0
   15774:	b	15418 <tcgetattr@plt+0x4238>
   15778:	ldr	r2, [sp, #36]	; 0x24
   1577c:	ldrb	r1, [r2, r3]
   15780:	sub	r2, r1, #33	; 0x21
   15784:	cmp	r2, #29
   15788:	ldrls	pc, [pc, r2, lsl #2]
   1578c:	b	15868 <tcgetattr@plt+0x4688>
   15790:	andeq	r5, r1, r8, lsl #16
   15794:	andeq	r5, r1, r8, ror #16
   15798:	andeq	r5, r1, r8, ror #16
   1579c:	andeq	r5, r1, r8, ror #16
   157a0:	andeq	r5, r1, r8, ror #16
   157a4:	andeq	r5, r1, r8, ror #16
   157a8:	andeq	r5, r1, r8, lsl #16
   157ac:	andeq	r5, r1, r8, lsl #16
   157b0:	andeq	r5, r1, r8, lsl #16
   157b4:	andeq	r5, r1, r8, ror #16
   157b8:	andeq	r5, r1, r8, ror #16
   157bc:	andeq	r5, r1, r8, ror #16
   157c0:	andeq	r5, r1, r8, lsl #16
   157c4:	andeq	r5, r1, r8, ror #16
   157c8:	andeq	r5, r1, r8, lsl #16
   157cc:	andeq	r5, r1, r8, ror #16
   157d0:	andeq	r5, r1, r8, ror #16
   157d4:	andeq	r5, r1, r8, ror #16
   157d8:	andeq	r5, r1, r8, ror #16
   157dc:	andeq	r5, r1, r8, ror #16
   157e0:	andeq	r5, r1, r8, ror #16
   157e4:	andeq	r5, r1, r8, ror #16
   157e8:	andeq	r5, r1, r8, ror #16
   157ec:	andeq	r5, r1, r8, ror #16
   157f0:	andeq	r5, r1, r8, ror #16
   157f4:	andeq	r5, r1, r8, ror #16
   157f8:	andeq	r5, r1, r8, ror #16
   157fc:	andeq	r5, r1, r8, lsl #16
   15800:	andeq	r5, r1, r8, lsl #16
   15804:	andeq	r5, r1, r8, lsl #16
   15808:	ldr	r2, [sp, #32]
   1580c:	cmp	r2, #0
   15810:	bne	15914 <tcgetattr@plt+0x4734>
   15814:	cmp	sl, r4
   15818:	movhi	r2, #63	; 0x3f
   1581c:	strbhi	r2, [r8, r4]
   15820:	add	r2, r4, #1
   15824:	cmp	sl, r2
   15828:	movhi	r0, #34	; 0x22
   1582c:	strbhi	r0, [r8, r2]
   15830:	add	r2, r4, #2
   15834:	cmp	sl, r2
   15838:	movhi	r0, #34	; 0x22
   1583c:	strbhi	r0, [r8, r2]
   15840:	add	r2, r4, #3
   15844:	cmp	sl, r2
   15848:	movhi	r0, #63	; 0x3f
   1584c:	strbhi	r0, [r8, r2]
   15850:	mov	r2, #0
   15854:	add	r4, r4, #4
   15858:	mov	r5, r1
   1585c:	mov	r9, r3
   15860:	mov	r6, r2
   15864:	b	14c60 <tcgetattr@plt+0x3a80>
   15868:	mov	r2, #0
   1586c:	mov	r6, r2
   15870:	b	147d0 <tcgetattr@plt+0x35f0>
   15874:	ldr	r0, [sp, #24]
   15878:	mov	r1, r4
   1587c:	cmp	r1, r0
   15880:	mov	r2, r7
   15884:	mov	r3, r5
   15888:	mov	ip, r5
   1588c:	ldr	r7, [sp, #96]	; 0x60
   15890:	ldr	r5, [sp, #92]	; 0x5c
   15894:	ldr	r4, [sp, #100]	; 0x64
   15898:	ldr	r8, [sp, #84]	; 0x54
   1589c:	ldr	sl, [sp, #88]	; 0x58
   158a0:	bcs	158d4 <tcgetattr@plt+0x46f4>
   158a4:	ldrb	r6, [r2]
   158a8:	cmp	r6, #0
   158ac:	bne	158c0 <tcgetattr@plt+0x46e0>
   158b0:	b	159f0 <tcgetattr@plt+0x4810>
   158b4:	ldrb	r6, [r2, #1]!
   158b8:	cmp	r6, #0
   158bc:	beq	15978 <tcgetattr@plt+0x4798>
   158c0:	add	r3, r3, #1
   158c4:	add	r1, r9, r3
   158c8:	cmp	r1, r0
   158cc:	bcc	158b4 <tcgetattr@plt+0x46d4>
   158d0:	mov	ip, r3
   158d4:	ldr	r2, [sp, #28]
   158d8:	mov	r6, #0
   158dc:	b	15418 <tcgetattr@plt+0x4238>
   158e0:	mov	r3, #1
   158e4:	str	r3, [sp, #40]	; 0x28
   158e8:	str	r3, [sp, #32]
   158ec:	str	r3, [sp, #28]
   158f0:	str	r3, [sp, #52]	; 0x34
   158f4:	ldr	r3, [pc, #-2220]	; 15050 <tcgetattr@plt+0x3e70>
   158f8:	mov	r2, #0
   158fc:	str	r2, [sp, #68]	; 0x44
   15900:	str	r2, [sp, #44]	; 0x2c
   15904:	str	r2, [sp, #72]	; 0x48
   15908:	mov	r4, r2
   1590c:	str	r3, [sp, #60]	; 0x3c
   15910:	b	14338 <tcgetattr@plt+0x3158>
   15914:	str	fp, [sp, #160]	; 0xa0
   15918:	mov	fp, r8
   1591c:	ldr	r8, [sp, #160]	; 0xa0
   15920:	b	14ae8 <tcgetattr@plt+0x3908>
   15924:	mov	r2, r3
   15928:	ldr	r3, [sp, #60]	; 0x3c
   1592c:	cmp	r3, #0
   15930:	moveq	r2, #0
   15934:	andne	r2, r2, #1
   15938:	cmp	r2, #0
   1593c:	beq	15968 <tcgetattr@plt+0x4788>
   15940:	mov	r2, r3
   15944:	ldrb	r3, [r3]
   15948:	cmp	r3, #0
   1594c:	beq	15968 <tcgetattr@plt+0x4788>
   15950:	cmp	sl, r4
   15954:	strbhi	r3, [fp, r4]
   15958:	ldrb	r3, [r2, #1]!
   1595c:	add	r4, r4, #1
   15960:	cmp	r3, #0
   15964:	bne	15950 <tcgetattr@plt+0x4770>
   15968:	cmp	sl, r4
   1596c:	movhi	r3, #0
   15970:	strbhi	r3, [fp, r4]
   15974:	b	14b28 <tcgetattr@plt+0x3948>
   15978:	mov	ip, r3
   1597c:	ldr	r2, [sp, #28]
   15980:	b	15418 <tcgetattr@plt+0x4238>
   15984:	str	fp, [sp, #160]	; 0xa0
   15988:	mov	fp, r8
   1598c:	ldr	r8, [sp, #160]	; 0xa0
   15990:	sub	r3, r8, #2
   15994:	clz	r3, r3
   15998:	lsr	r3, r3, #5
   1599c:	str	r3, [sp, #28]
   159a0:	b	14adc <tcgetattr@plt+0x38fc>
   159a4:	ldr	r3, [sp, #76]	; 0x4c
   159a8:	mov	ip, #5
   159ac:	str	r3, [sp, #16]
   159b0:	ldr	r3, [sp, #80]	; 0x50
   159b4:	ldr	r2, [sp, #36]	; 0x24
   159b8:	str	r3, [sp, #12]
   159bc:	ldr	r3, [sp, #56]	; 0x38
   159c0:	ldr	r1, [sp, #72]	; 0x48
   159c4:	str	r3, [sp, #8]
   159c8:	ldr	r3, [sp, #164]	; 0xa4
   159cc:	mov	r0, fp
   159d0:	str	r3, [sp, #4]
   159d4:	str	ip, [sp]
   159d8:	ldr	r3, [sp, #24]
   159dc:	bl	14240 <tcgetattr@plt+0x3060>
   159e0:	mov	r4, r0
   159e4:	b	14b28 <tcgetattr@plt+0x3948>
   159e8:	mov	r8, #2
   159ec:	b	14adc <tcgetattr@plt+0x38fc>
   159f0:	ldr	r2, [sp, #28]
   159f4:	b	15418 <tcgetattr@plt+0x4238>
   159f8:	mov	r3, #0
   159fc:	str	r3, [sp, #68]	; 0x44
   15a00:	str	r3, [sp, #44]	; 0x2c
   15a04:	str	r3, [sp, #72]	; 0x48
   15a08:	str	r3, [sp, #28]
   15a0c:	mov	r4, r3
   15a10:	ldr	r3, [pc, #-2500]	; 15054 <tcgetattr@plt+0x3e74>
   15a14:	mov	r2, #1
   15a18:	str	r2, [sp, #40]	; 0x28
   15a1c:	str	r2, [sp, #32]
   15a20:	str	r2, [sp, #52]	; 0x34
   15a24:	str	r3, [sp, #60]	; 0x3c
   15a28:	b	14338 <tcgetattr@plt+0x3158>
   15a2c:	bl	10fa0 <__stack_chk_fail@plt>
   15a30:	mov	r5, r3
   15a34:	mov	r6, #0
   15a38:	b	1482c <tcgetattr@plt+0x364c>
   15a3c:	mov	r3, #0
   15a40:	mov	r2, #1
   15a44:	str	r3, [sp, #44]	; 0x2c
   15a48:	str	r3, [sp, #72]	; 0x48
   15a4c:	str	r2, [sp, #40]	; 0x28
   15a50:	b	14948 <tcgetattr@plt+0x3768>
   15a54:	bl	111b0 <abort@plt>
   15a58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15a5c:	sub	sp, sp, #44	; 0x2c
   15a60:	mov	r6, r0
   15a64:	mov	r4, r3
   15a68:	mov	sl, r1
   15a6c:	mov	fp, r2
   15a70:	bl	110fc <__errno_location@plt>
   15a74:	ldr	r7, [pc, #364]	; 15be8 <tcgetattr@plt+0x4a08>
   15a78:	cmp	r6, #0
   15a7c:	ldr	r5, [r7]
   15a80:	ldr	r3, [r0]
   15a84:	str	r3, [sp, #24]
   15a88:	blt	15be4 <tcgetattr@plt+0x4a04>
   15a8c:	ldr	r3, [r7, #4]
   15a90:	mov	r8, r0
   15a94:	cmp	r3, r6
   15a98:	bgt	15ae4 <tcgetattr@plt+0x4904>
   15a9c:	cmn	r6, #-268435454	; 0xf0000002
   15aa0:	bgt	15be0 <tcgetattr@plt+0x4a00>
   15aa4:	add	r9, r6, #1
   15aa8:	add	r3, r7, #8
   15aac:	cmp	r5, r3
   15ab0:	lsl	r1, r9, #3
   15ab4:	beq	15bc0 <tcgetattr@plt+0x49e0>
   15ab8:	mov	r0, r5
   15abc:	bl	1684c <tcgetattr@plt+0x566c>
   15ac0:	mov	r5, r0
   15ac4:	str	r0, [r7]
   15ac8:	ldr	r0, [r7, #4]
   15acc:	mov	r1, #0
   15ad0:	sub	r2, r9, r0
   15ad4:	add	r0, r5, r0, lsl #3
   15ad8:	lsl	r2, r2, #3
   15adc:	bl	11114 <memset@plt>
   15ae0:	str	r9, [r7, #4]
   15ae4:	add	r3, r5, r6, lsl #3
   15ae8:	ldr	r1, [r4, #4]
   15aec:	ldr	r7, [r3, #4]
   15af0:	ldr	r9, [r5, r6, lsl #3]
   15af4:	ldr	r2, [r4, #40]	; 0x28
   15af8:	ldr	ip, [r4, #44]	; 0x2c
   15afc:	str	r3, [sp, #28]
   15b00:	ldr	r3, [r4]
   15b04:	orr	r1, r1, #1
   15b08:	add	lr, r4, #8
   15b0c:	str	r1, [sp, #36]	; 0x24
   15b10:	str	r1, [sp, #4]
   15b14:	str	r2, [sp, #12]
   15b18:	str	r3, [sp]
   15b1c:	mov	r0, r7
   15b20:	mov	r1, r9
   15b24:	str	ip, [sp, #16]
   15b28:	str	lr, [sp, #8]
   15b2c:	mov	r3, fp
   15b30:	mov	r2, sl
   15b34:	str	lr, [sp, #32]
   15b38:	bl	14240 <tcgetattr@plt+0x3060>
   15b3c:	cmp	r9, r0
   15b40:	bhi	15bac <tcgetattr@plt+0x49cc>
   15b44:	ldr	r3, [pc, #160]	; 15bec <tcgetattr@plt+0x4a0c>
   15b48:	add	r9, r0, #1
   15b4c:	cmp	r7, r3
   15b50:	str	r9, [r5, r6, lsl #3]
   15b54:	beq	15b60 <tcgetattr@plt+0x4980>
   15b58:	mov	r0, r7
   15b5c:	bl	10f4c <free@plt>
   15b60:	mov	r0, r9
   15b64:	bl	167f0 <tcgetattr@plt+0x5610>
   15b68:	ldr	lr, [sp, #28]
   15b6c:	ldr	ip, [r4, #44]	; 0x2c
   15b70:	ldr	r5, [r4, #40]	; 0x28
   15b74:	mov	r3, fp
   15b78:	mov	r2, sl
   15b7c:	mov	r1, r9
   15b80:	str	r0, [lr, #4]
   15b84:	ldr	lr, [r4]
   15b88:	ldr	r4, [sp, #32]
   15b8c:	str	ip, [sp, #16]
   15b90:	str	r4, [sp, #8]
   15b94:	ldr	r4, [sp, #36]	; 0x24
   15b98:	str	r5, [sp, #12]
   15b9c:	str	r4, [sp, #4]
   15ba0:	str	lr, [sp]
   15ba4:	mov	r7, r0
   15ba8:	bl	14240 <tcgetattr@plt+0x3060>
   15bac:	ldr	r3, [sp, #24]
   15bb0:	mov	r0, r7
   15bb4:	str	r3, [r8]
   15bb8:	add	sp, sp, #44	; 0x2c
   15bbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15bc0:	mov	r0, #0
   15bc4:	bl	1684c <tcgetattr@plt+0x566c>
   15bc8:	ldr	r3, [pc, #32]	; 15bf0 <tcgetattr@plt+0x4a10>
   15bcc:	mov	r5, r0
   15bd0:	ldm	r3, {r0, r1}
   15bd4:	str	r5, [r7]
   15bd8:	stm	r5, {r0, r1}
   15bdc:	b	15ac8 <tcgetattr@plt+0x48e8>
   15be0:	bl	16a38 <tcgetattr@plt+0x5858>
   15be4:	bl	111b0 <abort@plt>
   15be8:	andeq	lr, r2, ip, lsl r1
   15bec:	andeq	lr, r2, ip, asr r2
   15bf0:	andeq	lr, r2, r4, lsr #2
   15bf4:	push	{r4, r5, r6, lr}
   15bf8:	mov	r5, r0
   15bfc:	bl	110fc <__errno_location@plt>
   15c00:	cmp	r5, #0
   15c04:	mov	r1, #48	; 0x30
   15c08:	mov	r4, r0
   15c0c:	ldr	r0, [pc, #16]	; 15c24 <tcgetattr@plt+0x4a44>
   15c10:	ldr	r6, [r4]
   15c14:	movne	r0, r5
   15c18:	bl	169f8 <tcgetattr@plt+0x5818>
   15c1c:	str	r6, [r4]
   15c20:	pop	{r4, r5, r6, pc}
   15c24:	andeq	lr, r2, ip, asr r3
   15c28:	ldr	r3, [pc, #12]	; 15c3c <tcgetattr@plt+0x4a5c>
   15c2c:	cmp	r0, #0
   15c30:	moveq	r0, r3
   15c34:	ldr	r0, [r0]
   15c38:	bx	lr
   15c3c:	andeq	lr, r2, ip, asr r3
   15c40:	ldr	r3, [pc, #12]	; 15c54 <tcgetattr@plt+0x4a74>
   15c44:	cmp	r0, #0
   15c48:	moveq	r0, r3
   15c4c:	str	r1, [r0]
   15c50:	bx	lr
   15c54:	andeq	lr, r2, ip, asr r3
   15c58:	ldr	r3, [pc, #52]	; 15c94 <tcgetattr@plt+0x4ab4>
   15c5c:	cmp	r0, #0
   15c60:	moveq	r0, r3
   15c64:	add	r3, r0, #8
   15c68:	push	{lr}		; (str lr, [sp, #-4]!)
   15c6c:	lsr	lr, r1, #5
   15c70:	and	r1, r1, #31
   15c74:	ldr	ip, [r3, lr, lsl #2]
   15c78:	lsr	r0, ip, r1
   15c7c:	eor	r2, r2, r0
   15c80:	and	r2, r2, #1
   15c84:	and	r0, r0, #1
   15c88:	eor	r1, ip, r2, lsl r1
   15c8c:	str	r1, [r3, lr, lsl #2]
   15c90:	pop	{pc}		; (ldr pc, [sp], #4)
   15c94:	andeq	lr, r2, ip, asr r3
   15c98:	ldr	r3, [pc, #16]	; 15cb0 <tcgetattr@plt+0x4ad0>
   15c9c:	cmp	r0, #0
   15ca0:	movne	r3, r0
   15ca4:	ldr	r0, [r3, #4]
   15ca8:	str	r1, [r3, #4]
   15cac:	bx	lr
   15cb0:	andeq	lr, r2, ip, asr r3
   15cb4:	ldr	r3, [pc, #44]	; 15ce8 <tcgetattr@plt+0x4b08>
   15cb8:	cmp	r0, #0
   15cbc:	moveq	r0, r3
   15cc0:	mov	ip, #10
   15cc4:	cmp	r2, #0
   15cc8:	cmpne	r1, #0
   15ccc:	str	ip, [r0]
   15cd0:	beq	15ce0 <tcgetattr@plt+0x4b00>
   15cd4:	str	r1, [r0, #40]	; 0x28
   15cd8:	str	r2, [r0, #44]	; 0x2c
   15cdc:	bx	lr
   15ce0:	push	{r4, lr}
   15ce4:	bl	111b0 <abort@plt>
   15ce8:	andeq	lr, r2, ip, asr r3
   15cec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15cf0:	sub	sp, sp, #24
   15cf4:	ldr	ip, [pc, #108]	; 15d68 <tcgetattr@plt+0x4b88>
   15cf8:	ldr	r4, [sp, #56]	; 0x38
   15cfc:	mov	r9, r2
   15d00:	cmp	r4, #0
   15d04:	moveq	r4, ip
   15d08:	mov	sl, r3
   15d0c:	mov	r7, r0
   15d10:	mov	r8, r1
   15d14:	bl	110fc <__errno_location@plt>
   15d18:	ldr	r3, [r4, #44]	; 0x2c
   15d1c:	mov	r1, r8
   15d20:	ldr	r6, [r0]
   15d24:	str	r3, [sp, #16]
   15d28:	ldr	r2, [r4, #40]	; 0x28
   15d2c:	add	r3, r4, #8
   15d30:	str	r3, [sp, #8]
   15d34:	str	r2, [sp, #12]
   15d38:	ldr	r2, [r4, #4]
   15d3c:	mov	r5, r0
   15d40:	str	r2, [sp, #4]
   15d44:	ldr	ip, [r4]
   15d48:	mov	r3, sl
   15d4c:	mov	r2, r9
   15d50:	mov	r0, r7
   15d54:	str	ip, [sp]
   15d58:	bl	14240 <tcgetattr@plt+0x3060>
   15d5c:	str	r6, [r5]
   15d60:	add	sp, sp, #24
   15d64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15d68:	andeq	lr, r2, ip, asr r3
   15d6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d70:	cmp	r3, #0
   15d74:	sub	sp, sp, #44	; 0x2c
   15d78:	ldr	r4, [pc, #192]	; 15e40 <tcgetattr@plt+0x4c60>
   15d7c:	mov	r6, r2
   15d80:	movne	r4, r3
   15d84:	mov	r9, r1
   15d88:	mov	r8, r0
   15d8c:	bl	110fc <__errno_location@plt>
   15d90:	ldr	r3, [r4, #44]	; 0x2c
   15d94:	ldr	r5, [r4, #4]
   15d98:	add	sl, r4, #8
   15d9c:	cmp	r6, #0
   15da0:	orreq	r5, r5, #1
   15da4:	mov	r1, #0
   15da8:	ldr	r2, [r0]
   15dac:	str	r3, [sp, #16]
   15db0:	ldr	r3, [r4, #40]	; 0x28
   15db4:	stmib	sp, {r5, sl}
   15db8:	str	r3, [sp, #12]
   15dbc:	ldr	r3, [r4]
   15dc0:	mov	r7, r0
   15dc4:	str	r2, [sp, #28]
   15dc8:	str	r3, [sp]
   15dcc:	mov	r2, r8
   15dd0:	mov	r3, r9
   15dd4:	mov	r0, r1
   15dd8:	bl	14240 <tcgetattr@plt+0x3060>
   15ddc:	add	r1, r0, #1
   15de0:	mov	fp, r0
   15de4:	mov	r0, r1
   15de8:	str	r1, [sp, #36]	; 0x24
   15dec:	bl	167f0 <tcgetattr@plt+0x5610>
   15df0:	ldr	r3, [r4, #44]	; 0x2c
   15df4:	mov	r2, r8
   15df8:	str	r3, [sp, #16]
   15dfc:	ldr	r3, [r4, #40]	; 0x28
   15e00:	str	r5, [sp, #4]
   15e04:	str	r3, [sp, #12]
   15e08:	str	sl, [sp, #8]
   15e0c:	ldr	ip, [r4]
   15e10:	ldr	r1, [sp, #36]	; 0x24
   15e14:	mov	r3, r9
   15e18:	str	ip, [sp]
   15e1c:	str	r0, [sp, #32]
   15e20:	bl	14240 <tcgetattr@plt+0x3060>
   15e24:	ldr	r2, [sp, #28]
   15e28:	cmp	r6, #0
   15e2c:	str	r2, [r7]
   15e30:	ldr	r0, [sp, #32]
   15e34:	strne	fp, [r6]
   15e38:	add	sp, sp, #44	; 0x2c
   15e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e40:	andeq	lr, r2, ip, asr r3
   15e44:	mov	r3, r2
   15e48:	mov	r2, #0
   15e4c:	b	15d6c <tcgetattr@plt+0x4b8c>
   15e50:	push	{r4, r5, r6, r7, r8, lr}
   15e54:	ldr	r6, [pc, #112]	; 15ecc <tcgetattr@plt+0x4cec>
   15e58:	ldr	r3, [r6, #4]
   15e5c:	ldr	r7, [r6]
   15e60:	cmp	r3, #1
   15e64:	ble	15e88 <tcgetattr@plt+0x4ca8>
   15e68:	sub	r5, r7, #8
   15e6c:	add	r5, r5, r3, lsl #3
   15e70:	mov	r4, r7
   15e74:	ldr	r0, [r4, #12]
   15e78:	add	r4, r4, #8
   15e7c:	bl	10f4c <free@plt>
   15e80:	cmp	r4, r5
   15e84:	bne	15e74 <tcgetattr@plt+0x4c94>
   15e88:	ldr	r0, [r7, #4]
   15e8c:	ldr	r4, [pc, #60]	; 15ed0 <tcgetattr@plt+0x4cf0>
   15e90:	cmp	r0, r4
   15e94:	beq	15ea8 <tcgetattr@plt+0x4cc8>
   15e98:	bl	10f4c <free@plt>
   15e9c:	mov	r3, #256	; 0x100
   15ea0:	str	r4, [r6, #12]
   15ea4:	str	r3, [r6, #8]
   15ea8:	ldr	r4, [pc, #36]	; 15ed4 <tcgetattr@plt+0x4cf4>
   15eac:	cmp	r7, r4
   15eb0:	beq	15ec0 <tcgetattr@plt+0x4ce0>
   15eb4:	mov	r0, r7
   15eb8:	bl	10f4c <free@plt>
   15ebc:	str	r4, [r6]
   15ec0:	mov	r3, #1
   15ec4:	str	r3, [r6, #4]
   15ec8:	pop	{r4, r5, r6, r7, r8, pc}
   15ecc:	andeq	lr, r2, ip, lsl r1
   15ed0:	andeq	lr, r2, ip, asr r2
   15ed4:	andeq	lr, r2, r4, lsr #2
   15ed8:	ldr	r3, [pc, #4]	; 15ee4 <tcgetattr@plt+0x4d04>
   15edc:	mvn	r2, #0
   15ee0:	b	15a58 <tcgetattr@plt+0x4878>
   15ee4:	andeq	lr, r2, ip, asr r3
   15ee8:	ldr	r3, [pc]	; 15ef0 <tcgetattr@plt+0x4d10>
   15eec:	b	15a58 <tcgetattr@plt+0x4878>
   15ef0:	andeq	lr, r2, ip, asr r3
   15ef4:	mov	r1, r0
   15ef8:	ldr	r3, [pc, #8]	; 15f08 <tcgetattr@plt+0x4d28>
   15efc:	mvn	r2, #0
   15f00:	mov	r0, #0
   15f04:	b	15a58 <tcgetattr@plt+0x4878>
   15f08:	andeq	lr, r2, ip, asr r3
   15f0c:	mov	r2, r1
   15f10:	ldr	r3, [pc, #8]	; 15f20 <tcgetattr@plt+0x4d40>
   15f14:	mov	r1, r0
   15f18:	mov	r0, #0
   15f1c:	b	15a58 <tcgetattr@plt+0x4878>
   15f20:	andeq	lr, r2, ip, asr r3
   15f24:	push	{r4, r5, r6, lr}
   15f28:	sub	sp, sp, #56	; 0x38
   15f2c:	ldr	r4, [pc, #68]	; 15f78 <tcgetattr@plt+0x4d98>
   15f30:	mov	r6, r2
   15f34:	mov	r5, r0
   15f38:	ldr	r3, [r4]
   15f3c:	add	r0, sp, #4
   15f40:	str	r3, [sp, #52]	; 0x34
   15f44:	bl	140d0 <tcgetattr@plt+0x2ef0>
   15f48:	add	r3, sp, #4
   15f4c:	mvn	r2, #0
   15f50:	mov	r1, r6
   15f54:	mov	r0, r5
   15f58:	bl	15a58 <tcgetattr@plt+0x4878>
   15f5c:	ldr	r2, [sp, #52]	; 0x34
   15f60:	ldr	r3, [r4]
   15f64:	cmp	r2, r3
   15f68:	bne	15f74 <tcgetattr@plt+0x4d94>
   15f6c:	add	sp, sp, #56	; 0x38
   15f70:	pop	{r4, r5, r6, pc}
   15f74:	bl	10fa0 <__stack_chk_fail@plt>
   15f78:	andeq	sp, r2, r8, lsl #30
   15f7c:	push	{r4, r5, r6, r7, lr}
   15f80:	sub	sp, sp, #60	; 0x3c
   15f84:	ldr	r4, [pc, #72]	; 15fd4 <tcgetattr@plt+0x4df4>
   15f88:	mov	r6, r2
   15f8c:	mov	r7, r3
   15f90:	ldr	ip, [r4]
   15f94:	mov	r5, r0
   15f98:	add	r0, sp, #4
   15f9c:	str	ip, [sp, #52]	; 0x34
   15fa0:	bl	140d0 <tcgetattr@plt+0x2ef0>
   15fa4:	add	r3, sp, #4
   15fa8:	mov	r2, r7
   15fac:	mov	r1, r6
   15fb0:	mov	r0, r5
   15fb4:	bl	15a58 <tcgetattr@plt+0x4878>
   15fb8:	ldr	r2, [sp, #52]	; 0x34
   15fbc:	ldr	r3, [r4]
   15fc0:	cmp	r2, r3
   15fc4:	bne	15fd0 <tcgetattr@plt+0x4df0>
   15fc8:	add	sp, sp, #60	; 0x3c
   15fcc:	pop	{r4, r5, r6, r7, pc}
   15fd0:	bl	10fa0 <__stack_chk_fail@plt>
   15fd4:	andeq	sp, r2, r8, lsl #30
   15fd8:	mov	r2, r1
   15fdc:	mov	r1, r0
   15fe0:	mov	r0, #0
   15fe4:	b	15f24 <tcgetattr@plt+0x4d44>
   15fe8:	mov	r3, r2
   15fec:	mov	r2, r1
   15ff0:	mov	r1, r0
   15ff4:	mov	r0, #0
   15ff8:	b	15f7c <tcgetattr@plt+0x4d9c>
   15ffc:	push	{r4, r5, r6, r7, r8, r9, lr}
   16000:	mov	r4, r2
   16004:	ldr	lr, [pc, #128]	; 1608c <tcgetattr@plt+0x4eac>
   16008:	mov	r8, r0
   1600c:	mov	r9, r1
   16010:	ldm	lr!, {r0, r1, r2, r3}
   16014:	sub	sp, sp, #60	; 0x3c
   16018:	add	ip, sp, #4
   1601c:	lsr	r6, r4, #5
   16020:	stmia	ip!, {r0, r1, r2, r3}
   16024:	add	r7, sp, #12
   16028:	ldm	lr!, {r0, r1, r2, r3}
   1602c:	and	r4, r4, #31
   16030:	ldr	r5, [pc, #88]	; 16090 <tcgetattr@plt+0x4eb0>
   16034:	stmia	ip!, {r0, r1, r2, r3}
   16038:	ldm	lr, {r0, r1, r2, r3}
   1603c:	stm	ip, {r0, r1, r2, r3}
   16040:	mov	r2, r9
   16044:	ldr	r3, [r7, r6, lsl #2]
   16048:	ldr	ip, [r5]
   1604c:	mov	r1, r8
   16050:	mvn	r0, r3, lsr r4
   16054:	and	r0, r0, #1
   16058:	str	ip, [sp, #52]	; 0x34
   1605c:	eor	r4, r3, r0, lsl r4
   16060:	add	r3, sp, #4
   16064:	mov	r0, #0
   16068:	str	r4, [r7, r6, lsl #2]
   1606c:	bl	15a58 <tcgetattr@plt+0x4878>
   16070:	ldr	r2, [sp, #52]	; 0x34
   16074:	ldr	r3, [r5]
   16078:	cmp	r2, r3
   1607c:	bne	16088 <tcgetattr@plt+0x4ea8>
   16080:	add	sp, sp, #60	; 0x3c
   16084:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16088:	bl	10fa0 <__stack_chk_fail@plt>
   1608c:	andeq	lr, r2, ip, asr r3
   16090:	andeq	sp, r2, r8, lsl #30
   16094:	mov	r2, r1
   16098:	mvn	r1, #0
   1609c:	b	15ffc <tcgetattr@plt+0x4e1c>
   160a0:	mov	r2, #58	; 0x3a
   160a4:	mvn	r1, #0
   160a8:	b	15ffc <tcgetattr@plt+0x4e1c>
   160ac:	mov	r2, #58	; 0x3a
   160b0:	b	15ffc <tcgetattr@plt+0x4e1c>
   160b4:	push	{r4, r5, r6, r7, r8, lr}
   160b8:	sub	sp, sp, #104	; 0x68
   160bc:	ldr	r5, [pc, #120]	; 1613c <tcgetattr@plt+0x4f5c>
   160c0:	mov	r6, r0
   160c4:	mov	r0, sp
   160c8:	ldr	r3, [r5]
   160cc:	mov	r7, r2
   160d0:	str	r3, [sp, #100]	; 0x64
   160d4:	bl	140d0 <tcgetattr@plt+0x2ef0>
   160d8:	mov	ip, sp
   160dc:	add	lr, sp, #52	; 0x34
   160e0:	ldm	ip!, {r0, r1, r2, r3}
   160e4:	stmia	lr!, {r0, r1, r2, r3}
   160e8:	ldm	ip!, {r0, r1, r2, r3}
   160ec:	ldr	r8, [sp, #64]	; 0x40
   160f0:	stmia	lr!, {r0, r1, r2, r3}
   160f4:	mvn	r4, r8
   160f8:	ldm	ip, {r0, r1, r2, r3}
   160fc:	and	ip, r4, #67108864	; 0x4000000
   16100:	eor	ip, ip, r8
   16104:	str	ip, [sp, #64]	; 0x40
   16108:	stm	lr, {r0, r1, r2, r3}
   1610c:	add	r3, sp, #52	; 0x34
   16110:	mvn	r2, #0
   16114:	mov	r1, r7
   16118:	mov	r0, r6
   1611c:	bl	15a58 <tcgetattr@plt+0x4878>
   16120:	ldr	r2, [sp, #100]	; 0x64
   16124:	ldr	r3, [r5]
   16128:	cmp	r2, r3
   1612c:	bne	16138 <tcgetattr@plt+0x4f58>
   16130:	add	sp, sp, #104	; 0x68
   16134:	pop	{r4, r5, r6, r7, r8, pc}
   16138:	bl	10fa0 <__stack_chk_fail@plt>
   1613c:	andeq	sp, r2, r8, lsl #30
   16140:	push	{r4, r5, r6, r7, r8, r9, lr}
   16144:	mov	r6, r1
   16148:	ldr	lr, [pc, #132]	; 161d4 <tcgetattr@plt+0x4ff4>
   1614c:	mov	r5, r2
   16150:	mov	r8, r0
   16154:	mov	r9, r3
   16158:	ldm	lr!, {r0, r1, r2, r3}
   1615c:	sub	sp, sp, #60	; 0x3c
   16160:	add	ip, sp, #4
   16164:	ldr	r4, [pc, #108]	; 161d8 <tcgetattr@plt+0x4ff8>
   16168:	stmia	ip!, {r0, r1, r2, r3}
   1616c:	mov	r7, #10
   16170:	ldm	lr!, {r0, r1, r2, r3}
   16174:	cmp	r5, #0
   16178:	cmpne	r6, #0
   1617c:	str	r7, [sp, #4]
   16180:	stmia	ip!, {r0, r1, r2, r3}
   16184:	ldm	lr, {r0, r1, r2, r3}
   16188:	ldr	lr, [r4]
   1618c:	stm	ip, {r0, r1, r2, r3}
   16190:	str	lr, [sp, #52]	; 0x34
   16194:	beq	161d0 <tcgetattr@plt+0x4ff0>
   16198:	add	r3, sp, #4
   1619c:	ldr	r2, [sp, #88]	; 0x58
   161a0:	mov	r1, r9
   161a4:	mov	r0, r8
   161a8:	str	r6, [sp, #44]	; 0x2c
   161ac:	str	r5, [sp, #48]	; 0x30
   161b0:	bl	15a58 <tcgetattr@plt+0x4878>
   161b4:	ldr	r2, [sp, #52]	; 0x34
   161b8:	ldr	r3, [r4]
   161bc:	cmp	r2, r3
   161c0:	bne	161cc <tcgetattr@plt+0x4fec>
   161c4:	add	sp, sp, #60	; 0x3c
   161c8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   161cc:	bl	10fa0 <__stack_chk_fail@plt>
   161d0:	bl	111b0 <abort@plt>
   161d4:	andeq	lr, r2, ip, asr r3
   161d8:	andeq	sp, r2, r8, lsl #30
   161dc:	push	{lr}		; (str lr, [sp, #-4]!)
   161e0:	sub	sp, sp, #12
   161e4:	mvn	ip, #0
   161e8:	str	ip, [sp]
   161ec:	bl	16140 <tcgetattr@plt+0x4f60>
   161f0:	add	sp, sp, #12
   161f4:	pop	{pc}		; (ldr pc, [sp], #4)
   161f8:	push	{lr}		; (str lr, [sp, #-4]!)
   161fc:	sub	sp, sp, #12
   16200:	mvn	ip, #0
   16204:	mov	r3, r2
   16208:	str	ip, [sp]
   1620c:	mov	r2, r1
   16210:	mov	r1, r0
   16214:	mov	r0, #0
   16218:	bl	16140 <tcgetattr@plt+0x4f60>
   1621c:	add	sp, sp, #12
   16220:	pop	{pc}		; (ldr pc, [sp], #4)
   16224:	push	{lr}		; (str lr, [sp, #-4]!)
   16228:	sub	sp, sp, #12
   1622c:	str	r3, [sp]
   16230:	mov	r3, r2
   16234:	mov	r2, r1
   16238:	mov	r1, r0
   1623c:	mov	r0, #0
   16240:	bl	16140 <tcgetattr@plt+0x4f60>
   16244:	add	sp, sp, #12
   16248:	pop	{pc}		; (ldr pc, [sp], #4)
   1624c:	ldr	r3, [pc]	; 16254 <tcgetattr@plt+0x5074>
   16250:	b	15a58 <tcgetattr@plt+0x4878>
   16254:	andeq	lr, r2, ip, lsr #2
   16258:	mov	r2, r1
   1625c:	ldr	r3, [pc, #8]	; 1626c <tcgetattr@plt+0x508c>
   16260:	mov	r1, r0
   16264:	mov	r0, #0
   16268:	b	15a58 <tcgetattr@plt+0x4878>
   1626c:	andeq	lr, r2, ip, lsr #2
   16270:	ldr	r3, [pc, #4]	; 1627c <tcgetattr@plt+0x509c>
   16274:	mvn	r2, #0
   16278:	b	15a58 <tcgetattr@plt+0x4878>
   1627c:	andeq	lr, r2, ip, lsr #2
   16280:	mov	r1, r0
   16284:	ldr	r3, [pc, #8]	; 16294 <tcgetattr@plt+0x50b4>
   16288:	mvn	r2, #0
   1628c:	mov	r0, #0
   16290:	b	15a58 <tcgetattr@plt+0x4878>
   16294:	andeq	lr, r2, ip, lsr #2
   16298:	push	{r4, r5, r6, lr}
   1629c:	sub	sp, sp, #32
   162a0:	cmp	r1, #0
   162a4:	mov	r5, r0
   162a8:	ldr	r4, [sp, #48]	; 0x30
   162ac:	ldr	r6, [sp, #52]	; 0x34
   162b0:	beq	16340 <tcgetattr@plt+0x5160>
   162b4:	strd	r2, [sp]
   162b8:	mov	r3, r1
   162bc:	ldr	r2, [pc, #828]	; 16600 <tcgetattr@plt+0x5420>
   162c0:	mov	r1, #1
   162c4:	bl	11138 <__fprintf_chk@plt>
   162c8:	mov	r2, #5
   162cc:	ldr	r1, [pc, #816]	; 16604 <tcgetattr@plt+0x5424>
   162d0:	mov	r0, #0
   162d4:	bl	10f94 <dcgettext@plt>
   162d8:	ldr	r3, [pc, #808]	; 16608 <tcgetattr@plt+0x5428>
   162dc:	ldr	r2, [pc, #808]	; 1660c <tcgetattr@plt+0x542c>
   162e0:	str	r3, [sp]
   162e4:	mov	r1, #1
   162e8:	mov	r3, r0
   162ec:	mov	r0, r5
   162f0:	bl	11138 <__fprintf_chk@plt>
   162f4:	ldr	r1, [pc, #788]	; 16610 <tcgetattr@plt+0x5430>
   162f8:	mov	r2, #5
   162fc:	mov	r0, #0
   16300:	bl	10f94 <dcgettext@plt>
   16304:	mov	r1, r5
   16308:	bl	10f10 <fputs_unlocked@plt>
   1630c:	cmp	r6, #9
   16310:	ldrls	pc, [pc, r6, lsl #2]
   16314:	b	165f0 <tcgetattr@plt+0x5410>
   16318:	strdeq	r6, [r1], -ip
   1631c:	andeq	r6, r1, r4, asr #7
   16320:	strdeq	r6, [r1], -r0
   16324:	andeq	r6, r1, r4, lsr #8
   16328:	andeq	r6, r1, r0, ror #8
   1632c:	andeq	r6, r1, r0, lsr #9
   16330:	andeq	r6, r1, r8, ror #9
   16334:	andeq	r6, r1, r8, lsr r5
   16338:	muleq	r1, r0, r5
   1633c:	andeq	r6, r1, r8, asr r3
   16340:	str	r3, [sp]
   16344:	mov	r1, #1
   16348:	mov	r3, r2
   1634c:	ldr	r2, [pc, #704]	; 16614 <tcgetattr@plt+0x5434>
   16350:	bl	11138 <__fprintf_chk@plt>
   16354:	b	162c8 <tcgetattr@plt+0x50e8>
   16358:	ldr	r1, [pc, #696]	; 16618 <tcgetattr@plt+0x5438>
   1635c:	mov	r2, #5
   16360:	mov	r0, #0
   16364:	bl	10f94 <dcgettext@plt>
   16368:	ldr	r2, [r4, #32]
   1636c:	ldr	r3, [r4, #28]
   16370:	ldr	r1, [r4, #24]
   16374:	str	r2, [sp, #28]
   16378:	ldr	r2, [r4, #20]
   1637c:	str	r3, [sp, #24]
   16380:	ldr	r3, [r4, #16]
   16384:	str	r1, [sp, #20]
   16388:	ldr	r1, [r4, #12]
   1638c:	str	r2, [sp, #16]
   16390:	ldr	r2, [r4, #8]
   16394:	str	r3, [sp, #12]
   16398:	ldr	r3, [r4, #4]
   1639c:	str	r1, [sp, #8]
   163a0:	str	r2, [sp, #4]
   163a4:	str	r3, [sp]
   163a8:	mov	r1, #1
   163ac:	ldr	r3, [r4]
   163b0:	mov	r2, r0
   163b4:	mov	r0, r5
   163b8:	bl	11138 <__fprintf_chk@plt>
   163bc:	add	sp, sp, #32
   163c0:	pop	{r4, r5, r6, pc}
   163c4:	mov	r2, #5
   163c8:	ldr	r1, [pc, #588]	; 1661c <tcgetattr@plt+0x543c>
   163cc:	mov	r0, #0
   163d0:	bl	10f94 <dcgettext@plt>
   163d4:	ldr	r3, [r4]
   163d8:	mov	r1, #1
   163dc:	mov	r2, r0
   163e0:	mov	r0, r5
   163e4:	add	sp, sp, #32
   163e8:	pop	{r4, r5, r6, lr}
   163ec:	b	11138 <__fprintf_chk@plt>
   163f0:	mov	r2, #5
   163f4:	ldr	r1, [pc, #548]	; 16620 <tcgetattr@plt+0x5440>
   163f8:	mov	r0, #0
   163fc:	bl	10f94 <dcgettext@plt>
   16400:	ldr	r2, [r4, #4]
   16404:	ldr	r3, [r4]
   16408:	mov	r1, #1
   1640c:	str	r2, [sp, #48]	; 0x30
   16410:	mov	r2, r0
   16414:	mov	r0, r5
   16418:	add	sp, sp, #32
   1641c:	pop	{r4, r5, r6, lr}
   16420:	b	11138 <__fprintf_chk@plt>
   16424:	mov	r2, #5
   16428:	ldr	r1, [pc, #500]	; 16624 <tcgetattr@plt+0x5444>
   1642c:	mov	r0, #0
   16430:	bl	10f94 <dcgettext@plt>
   16434:	ldr	r2, [r4, #8]
   16438:	ldr	r3, [r4, #4]
   1643c:	mov	r1, #1
   16440:	str	r2, [sp, #52]	; 0x34
   16444:	str	r3, [sp, #48]	; 0x30
   16448:	ldr	r3, [r4]
   1644c:	mov	r2, r0
   16450:	mov	r0, r5
   16454:	add	sp, sp, #32
   16458:	pop	{r4, r5, r6, lr}
   1645c:	b	11138 <__fprintf_chk@plt>
   16460:	mov	r2, #5
   16464:	ldr	r1, [pc, #444]	; 16628 <tcgetattr@plt+0x5448>
   16468:	mov	r0, #0
   1646c:	bl	10f94 <dcgettext@plt>
   16470:	ldr	r1, [r4, #12]
   16474:	ldr	r2, [r4, #8]
   16478:	ldr	r3, [r4, #4]
   1647c:	str	r1, [sp, #8]
   16480:	str	r2, [sp, #4]
   16484:	str	r3, [sp]
   16488:	mov	r1, #1
   1648c:	ldr	r3, [r4]
   16490:	mov	r2, r0
   16494:	mov	r0, r5
   16498:	bl	11138 <__fprintf_chk@plt>
   1649c:	b	163bc <tcgetattr@plt+0x51dc>
   164a0:	mov	r2, #5
   164a4:	ldr	r1, [pc, #384]	; 1662c <tcgetattr@plt+0x544c>
   164a8:	mov	r0, #0
   164ac:	bl	10f94 <dcgettext@plt>
   164b0:	ldr	r3, [r4, #16]
   164b4:	ldr	r1, [r4, #12]
   164b8:	ldr	r2, [r4, #8]
   164bc:	str	r3, [sp, #12]
   164c0:	ldr	r3, [r4, #4]
   164c4:	str	r1, [sp, #8]
   164c8:	str	r2, [sp, #4]
   164cc:	str	r3, [sp]
   164d0:	mov	r1, #1
   164d4:	ldr	r3, [r4]
   164d8:	mov	r2, r0
   164dc:	mov	r0, r5
   164e0:	bl	11138 <__fprintf_chk@plt>
   164e4:	b	163bc <tcgetattr@plt+0x51dc>
   164e8:	mov	r2, #5
   164ec:	ldr	r1, [pc, #316]	; 16630 <tcgetattr@plt+0x5450>
   164f0:	mov	r0, #0
   164f4:	bl	10f94 <dcgettext@plt>
   164f8:	ldr	r2, [r4, #20]
   164fc:	ldr	r3, [r4, #16]
   16500:	ldr	r1, [r4, #12]
   16504:	str	r2, [sp, #16]
   16508:	ldr	r2, [r4, #8]
   1650c:	str	r3, [sp, #12]
   16510:	ldr	r3, [r4, #4]
   16514:	str	r1, [sp, #8]
   16518:	str	r2, [sp, #4]
   1651c:	str	r3, [sp]
   16520:	mov	r1, #1
   16524:	ldr	r3, [r4]
   16528:	mov	r2, r0
   1652c:	mov	r0, r5
   16530:	bl	11138 <__fprintf_chk@plt>
   16534:	b	163bc <tcgetattr@plt+0x51dc>
   16538:	mov	r2, #5
   1653c:	ldr	r1, [pc, #240]	; 16634 <tcgetattr@plt+0x5454>
   16540:	mov	r0, #0
   16544:	bl	10f94 <dcgettext@plt>
   16548:	ldr	r1, [r4, #24]
   1654c:	ldr	r2, [r4, #20]
   16550:	ldr	r3, [r4, #16]
   16554:	str	r1, [sp, #20]
   16558:	ldr	r1, [r4, #12]
   1655c:	str	r2, [sp, #16]
   16560:	ldr	r2, [r4, #8]
   16564:	str	r3, [sp, #12]
   16568:	ldr	r3, [r4, #4]
   1656c:	str	r1, [sp, #8]
   16570:	str	r2, [sp, #4]
   16574:	str	r3, [sp]
   16578:	mov	r1, #1
   1657c:	ldr	r3, [r4]
   16580:	mov	r2, r0
   16584:	mov	r0, r5
   16588:	bl	11138 <__fprintf_chk@plt>
   1658c:	b	163bc <tcgetattr@plt+0x51dc>
   16590:	mov	r2, #5
   16594:	ldr	r1, [pc, #156]	; 16638 <tcgetattr@plt+0x5458>
   16598:	mov	r0, #0
   1659c:	bl	10f94 <dcgettext@plt>
   165a0:	ldr	r3, [r4, #28]
   165a4:	ldr	r1, [r4, #24]
   165a8:	ldr	r2, [r4, #20]
   165ac:	str	r3, [sp, #24]
   165b0:	ldr	r3, [r4, #16]
   165b4:	str	r1, [sp, #20]
   165b8:	ldr	r1, [r4, #12]
   165bc:	str	r2, [sp, #16]
   165c0:	ldr	r2, [r4, #8]
   165c4:	str	r3, [sp, #12]
   165c8:	ldr	r3, [r4, #4]
   165cc:	str	r1, [sp, #8]
   165d0:	str	r2, [sp, #4]
   165d4:	str	r3, [sp]
   165d8:	mov	r1, #1
   165dc:	ldr	r3, [r4]
   165e0:	mov	r2, r0
   165e4:	mov	r0, r5
   165e8:	bl	11138 <__fprintf_chk@plt>
   165ec:	b	163bc <tcgetattr@plt+0x51dc>
   165f0:	mov	r2, #5
   165f4:	ldr	r1, [pc, #64]	; 1663c <tcgetattr@plt+0x545c>
   165f8:	b	16360 <tcgetattr@plt+0x5180>
   165fc:	bl	111b0 <abort@plt>
   16600:	andeq	sp, r1, r8, lsr #15
   16604:			; <UNDEFINED> instruction: 0x0001d7bc
   16608:	andeq	r0, r0, r2, ror #15
   1660c:	muleq	r1, r0, sl
   16610:	andeq	sp, r1, r0, asr #15
   16614:			; <UNDEFINED> instruction: 0x0001d7b4
   16618:	muleq	r1, r8, r9
   1661c:	andeq	sp, r1, ip, lsl #17
   16620:	muleq	r1, ip, r8
   16624:			; <UNDEFINED> instruction: 0x0001d8b4
   16628:	ldrdeq	sp, [r1], -r0
   1662c:	strdeq	sp, [r1], -r0
   16630:	andeq	sp, r1, r4, lsl r9
   16634:	andeq	sp, r1, ip, lsr r9
   16638:	andeq	sp, r1, r8, ror #18
   1663c:	andeq	sp, r1, ip, asr #19
   16640:	push	{r4, r5, lr}
   16644:	sub	sp, sp, #12
   16648:	ldr	r5, [sp, #24]
   1664c:	ldr	ip, [r5]
   16650:	cmp	ip, #0
   16654:	beq	16670 <tcgetattr@plt+0x5490>
   16658:	mov	lr, r5
   1665c:	mov	ip, #0
   16660:	ldr	r4, [lr, #4]!
   16664:	add	ip, ip, #1
   16668:	cmp	r4, #0
   1666c:	bne	16660 <tcgetattr@plt+0x5480>
   16670:	stm	sp, {r5, ip}
   16674:	bl	16298 <tcgetattr@plt+0x50b8>
   16678:	add	sp, sp, #12
   1667c:	pop	{r4, r5, pc}
   16680:	push	{r4, r5, r6, lr}
   16684:	sub	sp, sp, #56	; 0x38
   16688:	ldr	r6, [pc, #88]	; 166e8 <tcgetattr@plt+0x5508>
   1668c:	ldr	r5, [sp, #72]	; 0x48
   16690:	add	r4, sp, #8
   16694:	ldr	ip, [r6]
   16698:	str	ip, [sp, #52]	; 0x34
   1669c:	mov	ip, #0
   166a0:	ldr	lr, [r5], #4
   166a4:	cmp	lr, #0
   166a8:	str	lr, [r4, #4]!
   166ac:	beq	166bc <tcgetattr@plt+0x54dc>
   166b0:	add	ip, ip, #1
   166b4:	cmp	ip, #10
   166b8:	bne	166a0 <tcgetattr@plt+0x54c0>
   166bc:	add	lr, sp, #12
   166c0:	str	ip, [sp, #4]
   166c4:	str	lr, [sp]
   166c8:	bl	16298 <tcgetattr@plt+0x50b8>
   166cc:	ldr	r2, [sp, #52]	; 0x34
   166d0:	ldr	r3, [r6]
   166d4:	cmp	r2, r3
   166d8:	bne	166e4 <tcgetattr@plt+0x5504>
   166dc:	add	sp, sp, #56	; 0x38
   166e0:	pop	{r4, r5, r6, pc}
   166e4:	bl	10fa0 <__stack_chk_fail@plt>
   166e8:	andeq	sp, r2, r8, lsl #30
   166ec:	push	{r3}		; (str r3, [sp, #-4]!)
   166f0:	mov	ip, #0
   166f4:	push	{r4, r5, r6, lr}
   166f8:	sub	sp, sp, #60	; 0x3c
   166fc:	ldr	r6, [pc, #100]	; 16768 <tcgetattr@plt+0x5588>
   16700:	add	r5, sp, #8
   16704:	add	r4, sp, #80	; 0x50
   16708:	ldr	r3, [r6]
   1670c:	str	r4, [sp, #8]
   16710:	str	r3, [sp, #52]	; 0x34
   16714:	ldr	r3, [sp, #76]	; 0x4c
   16718:	ldr	lr, [r4], #4
   1671c:	cmp	lr, #0
   16720:	str	lr, [r5, #4]!
   16724:	beq	16734 <tcgetattr@plt+0x5554>
   16728:	add	ip, ip, #1
   1672c:	cmp	ip, #10
   16730:	bne	16718 <tcgetattr@plt+0x5538>
   16734:	add	lr, sp, #12
   16738:	str	ip, [sp, #4]
   1673c:	str	lr, [sp]
   16740:	bl	16298 <tcgetattr@plt+0x50b8>
   16744:	ldr	r2, [sp, #52]	; 0x34
   16748:	ldr	r3, [r6]
   1674c:	cmp	r2, r3
   16750:	bne	16764 <tcgetattr@plt+0x5584>
   16754:	add	sp, sp, #60	; 0x3c
   16758:	pop	{r4, r5, r6, lr}
   1675c:	add	sp, sp, #4
   16760:	bx	lr
   16764:	bl	10fa0 <__stack_chk_fail@plt>
   16768:	andeq	sp, r2, r8, lsl #30
   1676c:	push	{r4, lr}
   16770:	mov	r2, #5
   16774:	ldr	r1, [pc, #88]	; 167d4 <tcgetattr@plt+0x55f4>
   16778:	mov	r0, #0
   1677c:	bl	10f94 <dcgettext@plt>
   16780:	ldr	r2, [pc, #80]	; 167d8 <tcgetattr@plt+0x55f8>
   16784:	mov	r1, r0
   16788:	mov	r0, #1
   1678c:	bl	11120 <__printf_chk@plt>
   16790:	mov	r2, #5
   16794:	ldr	r1, [pc, #64]	; 167dc <tcgetattr@plt+0x55fc>
   16798:	mov	r0, #0
   1679c:	bl	10f94 <dcgettext@plt>
   167a0:	ldr	r3, [pc, #56]	; 167e0 <tcgetattr@plt+0x5600>
   167a4:	ldr	r2, [pc, #56]	; 167e4 <tcgetattr@plt+0x5604>
   167a8:	mov	r1, r0
   167ac:	mov	r0, #1
   167b0:	bl	11120 <__printf_chk@plt>
   167b4:	ldr	r1, [pc, #44]	; 167e8 <tcgetattr@plt+0x5608>
   167b8:	mov	r2, #5
   167bc:	mov	r0, #0
   167c0:	bl	10f94 <dcgettext@plt>
   167c4:	ldr	r3, [pc, #32]	; 167ec <tcgetattr@plt+0x560c>
   167c8:	pop	{r4, lr}
   167cc:	ldr	r1, [r3]
   167d0:	b	10f10 <fputs_unlocked@plt>
   167d4:	andeq	sp, r1, r8, lsl #20
   167d8:	andeq	sp, r1, r0, lsr #20
   167dc:	andeq	sp, r1, r8, lsr sl
   167e0:	ldrdeq	ip, [r1], -r4
   167e4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   167e8:	andeq	sp, r1, ip, asr #20
   167ec:	andeq	lr, r2, r4, ror r1
   167f0:	push	{r4, lr}
   167f4:	mov	r4, r0
   167f8:	bl	1106c <malloc@plt>
   167fc:	adds	r4, r4, #0
   16800:	movne	r4, #1
   16804:	cmp	r0, #0
   16808:	movne	r4, #0
   1680c:	cmp	r4, #0
   16810:	popeq	{r4, pc}
   16814:	bl	16a38 <tcgetattr@plt+0x5858>
   16818:	push	{r4, r5, r6, lr}
   1681c:	umull	r4, r5, r0, r1
   16820:	adds	r3, r5, #0
   16824:	movne	r3, #1
   16828:	cmp	r4, #0
   1682c:	blt	16844 <tcgetattr@plt+0x5664>
   16830:	cmp	r3, #0
   16834:	bne	16844 <tcgetattr@plt+0x5664>
   16838:	mul	r0, r1, r0
   1683c:	pop	{r4, r5, r6, lr}
   16840:	b	167f0 <tcgetattr@plt+0x5610>
   16844:	bl	16a38 <tcgetattr@plt+0x5858>
   16848:	b	167f0 <tcgetattr@plt+0x5610>
   1684c:	adds	r3, r0, #0
   16850:	movne	r3, #1
   16854:	cmp	r1, #0
   16858:	movne	r3, #0
   1685c:	cmp	r3, #0
   16860:	push	{r4, lr}
   16864:	bne	1688c <tcgetattr@plt+0x56ac>
   16868:	mov	r4, r1
   1686c:	bl	10fc4 <realloc@plt>
   16870:	adds	r4, r4, #0
   16874:	movne	r4, #1
   16878:	cmp	r0, #0
   1687c:	movne	r4, #0
   16880:	cmp	r4, #0
   16884:	popeq	{r4, pc}
   16888:	bl	16a38 <tcgetattr@plt+0x5858>
   1688c:	bl	10f4c <free@plt>
   16890:	mov	r0, #0
   16894:	pop	{r4, pc}
   16898:	push	{r4, r5, r6, lr}
   1689c:	umull	r4, r5, r1, r2
   168a0:	adds	r3, r5, #0
   168a4:	movne	r3, #1
   168a8:	cmp	r4, #0
   168ac:	blt	168c4 <tcgetattr@plt+0x56e4>
   168b0:	cmp	r3, #0
   168b4:	bne	168c4 <tcgetattr@plt+0x56e4>
   168b8:	mul	r1, r2, r1
   168bc:	pop	{r4, r5, r6, lr}
   168c0:	b	1684c <tcgetattr@plt+0x566c>
   168c4:	bl	16a38 <tcgetattr@plt+0x5858>
   168c8:	push	{r4, r5, r6, r7, r8, lr}
   168cc:	subs	r7, r0, #0
   168d0:	mov	r6, r1
   168d4:	mov	r5, r2
   168d8:	ldr	r4, [r1]
   168dc:	beq	16910 <tcgetattr@plt+0x5730>
   168e0:	mov	r1, r2
   168e4:	ldr	r0, [pc, #104]	; 16954 <tcgetattr@plt+0x5774>
   168e8:	bl	19f28 <tcgetattr@plt+0x8d48>
   168ec:	cmp	r0, r4
   168f0:	bls	16934 <tcgetattr@plt+0x5754>
   168f4:	add	r3, r4, #1
   168f8:	add	r4, r3, r4, lsr #1
   168fc:	str	r4, [r6]
   16900:	mul	r1, r5, r4
   16904:	mov	r0, r7
   16908:	pop	{r4, r5, r6, r7, r8, lr}
   1690c:	b	1684c <tcgetattr@plt+0x566c>
   16910:	cmp	r4, #0
   16914:	beq	16938 <tcgetattr@plt+0x5758>
   16918:	umull	r0, r1, r4, r5
   1691c:	adds	r3, r1, #0
   16920:	movne	r3, #1
   16924:	cmp	r0, #0
   16928:	blt	16934 <tcgetattr@plt+0x5754>
   1692c:	cmp	r3, #0
   16930:	beq	168fc <tcgetattr@plt+0x571c>
   16934:	bl	16a38 <tcgetattr@plt+0x5858>
   16938:	mov	r1, r2
   1693c:	mov	r0, #64	; 0x40
   16940:	bl	19f28 <tcgetattr@plt+0x8d48>
   16944:	cmp	r5, #64	; 0x40
   16948:	movls	r4, r0
   1694c:	addhi	r4, r0, #1
   16950:	b	16918 <tcgetattr@plt+0x5738>
   16954:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   16958:	cmp	r0, #0
   1695c:	ldr	r3, [r1]
   16960:	beq	16984 <tcgetattr@plt+0x57a4>
   16964:	ldr	r2, [pc, #60]	; 169a8 <tcgetattr@plt+0x57c8>
   16968:	cmp	r3, r2
   1696c:	bhi	169a0 <tcgetattr@plt+0x57c0>
   16970:	add	r2, r3, #1
   16974:	add	r3, r2, r3, lsr #1
   16978:	str	r3, [r1]
   1697c:	mov	r1, r3
   16980:	b	1684c <tcgetattr@plt+0x566c>
   16984:	cmp	r3, #0
   16988:	bne	1699c <tcgetattr@plt+0x57bc>
   1698c:	mov	r3, #64	; 0x40
   16990:	str	r3, [r1]
   16994:	mov	r1, r3
   16998:	b	1684c <tcgetattr@plt+0x566c>
   1699c:	bge	16978 <tcgetattr@plt+0x5798>
   169a0:	push	{r4, lr}
   169a4:	bl	16a38 <tcgetattr@plt+0x5858>
   169a8:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   169ac:	push	{r4, lr}
   169b0:	mov	r4, r0
   169b4:	bl	167f0 <tcgetattr@plt+0x5610>
   169b8:	mov	r2, r4
   169bc:	mov	r1, #0
   169c0:	pop	{r4, lr}
   169c4:	b	11114 <memset@plt>
   169c8:	push	{r4, r5, r6, lr}
   169cc:	umull	r4, r5, r0, r1
   169d0:	adds	r3, r5, #0
   169d4:	movne	r3, #1
   169d8:	cmp	r4, #0
   169dc:	blt	169f4 <tcgetattr@plt+0x5814>
   169e0:	cmp	r3, #0
   169e4:	bne	169f4 <tcgetattr@plt+0x5814>
   169e8:	bl	10f04 <calloc@plt>
   169ec:	cmp	r0, #0
   169f0:	popne	{r4, r5, r6, pc}
   169f4:	bl	16a38 <tcgetattr@plt+0x5858>
   169f8:	push	{r4, r5, r6, lr}
   169fc:	mov	r4, r1
   16a00:	mov	r5, r0
   16a04:	mov	r0, r1
   16a08:	bl	167f0 <tcgetattr@plt+0x5610>
   16a0c:	mov	r2, r4
   16a10:	mov	r1, r5
   16a14:	pop	{r4, r5, r6, lr}
   16a18:	b	10f64 <memcpy@plt>
   16a1c:	push	{r4, lr}
   16a20:	mov	r4, r0
   16a24:	bl	110cc <strlen@plt>
   16a28:	add	r1, r0, #1
   16a2c:	mov	r0, r4
   16a30:	pop	{r4, lr}
   16a34:	b	169f8 <tcgetattr@plt+0x5818>
   16a38:	ldr	r3, [pc, #44]	; 16a6c <tcgetattr@plt+0x588c>
   16a3c:	push	{r4, lr}
   16a40:	mov	r2, #5
   16a44:	ldr	r1, [pc, #36]	; 16a70 <tcgetattr@plt+0x5890>
   16a48:	mov	r0, #0
   16a4c:	ldr	r4, [r3]
   16a50:	bl	10f94 <dcgettext@plt>
   16a54:	ldr	r2, [pc, #24]	; 16a74 <tcgetattr@plt+0x5894>
   16a58:	mov	r1, #0
   16a5c:	mov	r3, r0
   16a60:	mov	r0, r4
   16a64:	bl	11048 <error@plt>
   16a68:	bl	111b0 <abort@plt>
   16a6c:	andeq	lr, r2, r8, lsl r1
   16a70:	andeq	sp, r1, r0, asr #21
   16a74:	andeq	sp, r1, ip, lsl #13
   16a78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16a7c:	sub	sp, sp, #36	; 0x24
   16a80:	ldr	r6, [pc, #312]	; 16bc0 <tcgetattr@plt+0x59e0>
   16a84:	ldr	lr, [sp, #80]	; 0x50
   16a88:	mov	r8, r2
   16a8c:	ldr	ip, [r6]
   16a90:	mov	r2, r1
   16a94:	mov	r9, r3
   16a98:	str	lr, [sp]
   16a9c:	add	r3, sp, #16
   16aa0:	mov	r1, #0
   16aa4:	str	ip, [sp, #28]
   16aa8:	mov	r7, r0
   16aac:	ldr	sl, [sp, #84]	; 0x54
   16ab0:	ldr	r5, [sp, #88]	; 0x58
   16ab4:	bl	1741c <tcgetattr@plt+0x623c>
   16ab8:	subs	fp, r0, #0
   16abc:	bne	16b7c <tcgetattr@plt+0x599c>
   16ac0:	ldrd	r2, [sp, #16]
   16ac4:	cmp	r3, r9
   16ac8:	cmpeq	r2, r8
   16acc:	ldrd	r8, [sp, #72]	; 0x48
   16ad0:	movcc	r1, #1
   16ad4:	movcs	r1, #0
   16ad8:	cmp	r3, r9
   16adc:	cmpeq	r2, r8
   16ae0:	orrhi	r1, r1, #1
   16ae4:	cmp	r1, #0
   16ae8:	beq	16b40 <tcgetattr@plt+0x5960>
   16aec:	strd	r2, [sp, #8]
   16af0:	bl	110fc <__errno_location@plt>
   16af4:	ldrd	r2, [sp, #8]
   16af8:	mov	r9, #0
   16afc:	mvn	r8, #-1073741824	; 0xc0000000
   16b00:	cmp	r3, r9
   16b04:	cmpeq	r2, r8
   16b08:	bls	16ba8 <tcgetattr@plt+0x59c8>
   16b0c:	mov	r4, #75	; 0x4b
   16b10:	cmp	r5, #0
   16b14:	str	r4, [r0]
   16b18:	beq	16b74 <tcgetattr@plt+0x5994>
   16b1c:	mov	r0, r7
   16b20:	bl	16280 <tcgetattr@plt+0x50a0>
   16b24:	mov	r3, sl
   16b28:	ldr	r2, [pc, #148]	; 16bc4 <tcgetattr@plt+0x59e4>
   16b2c:	mov	r1, r4
   16b30:	str	r0, [sp]
   16b34:	mov	r0, r5
   16b38:	bl	11048 <error@plt>
   16b3c:	ldrd	r2, [sp, #16]
   16b40:	ldr	lr, [sp, #28]
   16b44:	ldr	ip, [r6]
   16b48:	mov	r0, r2
   16b4c:	cmp	lr, ip
   16b50:	mov	r1, r3
   16b54:	bne	16bbc <tcgetattr@plt+0x59dc>
   16b58:	add	sp, sp, #36	; 0x24
   16b5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b60:	mov	r4, #0
   16b64:	cmp	r5, #0
   16b68:	str	r4, [r0]
   16b6c:	bne	16b1c <tcgetattr@plt+0x593c>
   16b70:	mov	r4, r5
   16b74:	mov	r5, #1
   16b78:	b	16b1c <tcgetattr@plt+0x593c>
   16b7c:	bl	110fc <__errno_location@plt>
   16b80:	cmp	fp, #1
   16b84:	beq	16b0c <tcgetattr@plt+0x592c>
   16b88:	cmp	fp, #3
   16b8c:	beq	16b60 <tcgetattr@plt+0x5980>
   16b90:	ldr	r4, [r0]
   16b94:	cmp	r5, #0
   16b98:	moveq	r5, #1
   16b9c:	cmp	r4, #22
   16ba0:	moveq	r4, #0
   16ba4:	b	16b1c <tcgetattr@plt+0x593c>
   16ba8:	mov	r4, #34	; 0x22
   16bac:	cmp	r5, #0
   16bb0:	str	r4, [r0]
   16bb4:	bne	16b1c <tcgetattr@plt+0x593c>
   16bb8:	b	16b74 <tcgetattr@plt+0x5994>
   16bbc:	bl	10fa0 <__stack_chk_fail@plt>
   16bc0:	andeq	sp, r2, r8, lsl #30
   16bc4:	andeq	sp, r1, r8, lsl #13
   16bc8:	mov	r1, #10
   16bcc:	b	16a78 <tcgetattr@plt+0x5898>
   16bd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16bd4:	cmp	r2, #36	; 0x24
   16bd8:	ldr	r7, [pc, #2088]	; 17408 <tcgetattr@plt+0x6228>
   16bdc:	sub	sp, sp, #28
   16be0:	mov	r5, r2
   16be4:	ldr	r2, [r7]
   16be8:	str	r3, [sp, #4]
   16bec:	str	r2, [sp, #20]
   16bf0:	ldr	sl, [sp, #64]	; 0x40
   16bf4:	bhi	173f0 <tcgetattr@plt+0x6210>
   16bf8:	cmp	r1, #0
   16bfc:	mov	r6, r1
   16c00:	mov	r9, r0
   16c04:	addeq	r6, sp, #16
   16c08:	bl	110fc <__errno_location@plt>
   16c0c:	mov	r4, #0
   16c10:	mov	r2, r5
   16c14:	mov	r1, r6
   16c18:	str	r4, [r0]
   16c1c:	mov	fp, r0
   16c20:	mov	r0, r9
   16c24:	bl	10f34 <strtol@plt>
   16c28:	ldr	r8, [r6]
   16c2c:	cmp	r8, r9
   16c30:	mov	r5, r0
   16c34:	beq	16c88 <tcgetattr@plt+0x5aa8>
   16c38:	ldr	r4, [fp]
   16c3c:	cmp	r4, #0
   16c40:	beq	16c50 <tcgetattr@plt+0x5a70>
   16c44:	cmp	r4, #34	; 0x22
   16c48:	bne	16d84 <tcgetattr@plt+0x5ba4>
   16c4c:	mov	r4, #1
   16c50:	cmp	sl, #0
   16c54:	beq	16c64 <tcgetattr@plt+0x5a84>
   16c58:	ldrb	fp, [r8]
   16c5c:	cmp	fp, #0
   16c60:	bne	16e88 <tcgetattr@plt+0x5ca8>
   16c64:	ldr	r3, [sp, #4]
   16c68:	str	r5, [r3]
   16c6c:	ldr	r2, [sp, #20]
   16c70:	ldr	r3, [r7]
   16c74:	mov	r0, r4
   16c78:	cmp	r2, r3
   16c7c:	bne	17404 <tcgetattr@plt+0x6224>
   16c80:	add	sp, sp, #28
   16c84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c88:	cmp	sl, r4
   16c8c:	beq	16d84 <tcgetattr@plt+0x5ba4>
   16c90:	ldrb	fp, [r9]
   16c94:	cmp	fp, r4
   16c98:	beq	16d84 <tcgetattr@plt+0x5ba4>
   16c9c:	mov	r1, fp
   16ca0:	mov	r0, sl
   16ca4:	bl	110d8 <strchr@plt>
   16ca8:	cmp	r0, r4
   16cac:	movne	r5, #1
   16cb0:	beq	16d84 <tcgetattr@plt+0x5ba4>
   16cb4:	sub	r9, fp, #69	; 0x45
   16cb8:	cmp	r9, #47	; 0x2f
   16cbc:	ldrls	pc, [pc, r9, lsl #2]
   16cc0:	b	16eac <tcgetattr@plt+0x5ccc>
   16cc4:	andeq	r6, r1, ip, lsl #27
   16cc8:	andeq	r6, r1, ip, lsr #29
   16ccc:	andeq	r6, r1, ip, lsl #27
   16cd0:	andeq	r6, r1, ip, lsr #29
   16cd4:	andeq	r6, r1, ip, lsr #29
   16cd8:	andeq	r6, r1, ip, lsr #29
   16cdc:	andeq	r6, r1, ip, lsl #27
   16ce0:	andeq	r6, r1, ip, lsr #29
   16ce4:	andeq	r6, r1, ip, lsl #27
   16ce8:	andeq	r6, r1, ip, lsr #29
   16cec:	andeq	r6, r1, ip, lsr #29
   16cf0:	andeq	r6, r1, ip, lsl #27
   16cf4:	andeq	r6, r1, ip, lsr #29
   16cf8:	andeq	r6, r1, ip, lsr #29
   16cfc:	andeq	r6, r1, ip, lsr #29
   16d00:	andeq	r6, r1, ip, lsl #27
   16d04:	andeq	r6, r1, ip, lsr #29
   16d08:	andeq	r6, r1, ip, lsr #29
   16d0c:	andeq	r6, r1, ip, lsr #29
   16d10:	andeq	r6, r1, ip, lsr #29
   16d14:	andeq	r6, r1, ip, lsl #27
   16d18:	andeq	r6, r1, ip, lsl #27
   16d1c:	andeq	r6, r1, ip, lsr #29
   16d20:	andeq	r6, r1, ip, lsr #29
   16d24:	andeq	r6, r1, ip, lsr #29
   16d28:	andeq	r6, r1, ip, lsr #29
   16d2c:	andeq	r6, r1, ip, lsr #29
   16d30:	andeq	r6, r1, ip, lsr #29
   16d34:	andeq	r6, r1, ip, lsr #29
   16d38:	andeq	r6, r1, ip, lsr #29
   16d3c:	andeq	r6, r1, ip, lsr #29
   16d40:	andeq	r6, r1, ip, lsr #29
   16d44:	andeq	r6, r1, ip, lsr #29
   16d48:	andeq	r6, r1, ip, lsr #29
   16d4c:	andeq	r6, r1, ip, lsl #27
   16d50:	andeq	r6, r1, ip, lsr #29
   16d54:	andeq	r6, r1, ip, lsr #29
   16d58:	andeq	r6, r1, ip, lsr #29
   16d5c:	andeq	r6, r1, ip, lsl #27
   16d60:	andeq	r6, r1, ip, lsr #29
   16d64:	andeq	r6, r1, ip, lsl #27
   16d68:	andeq	r6, r1, ip, lsr #29
   16d6c:	andeq	r6, r1, ip, lsr #29
   16d70:	andeq	r6, r1, ip, lsr #29
   16d74:	andeq	r6, r1, ip, lsr #29
   16d78:	andeq	r6, r1, ip, lsr #29
   16d7c:	andeq	r6, r1, ip, lsr #29
   16d80:	andeq	r6, r1, ip, lsl #27
   16d84:	mov	r4, #4
   16d88:	b	16c6c <tcgetattr@plt+0x5a8c>
   16d8c:	mov	r0, sl
   16d90:	mov	r1, #48	; 0x30
   16d94:	bl	110d8 <strchr@plt>
   16d98:	cmp	r0, #0
   16d9c:	beq	16eac <tcgetattr@plt+0x5ccc>
   16da0:	ldrb	r2, [r8, #1]
   16da4:	cmp	r2, #68	; 0x44
   16da8:	beq	173cc <tcgetattr@plt+0x61ec>
   16dac:	cmp	r2, #105	; 0x69
   16db0:	beq	173d8 <tcgetattr@plt+0x61f8>
   16db4:	cmp	r2, #66	; 0x42
   16db8:	beq	173cc <tcgetattr@plt+0x61ec>
   16dbc:	cmp	r9, #47	; 0x2f
   16dc0:	ldrls	pc, [pc, r9, lsl #2]
   16dc4:	b	16e9c <tcgetattr@plt+0x5cbc>
   16dc8:	andeq	r7, r1, r4, asr r3
   16dcc:	muleq	r1, ip, lr
   16dd0:	andeq	r7, r1, r0, asr #6
   16dd4:	muleq	r1, ip, lr
   16dd8:	muleq	r1, ip, lr
   16ddc:	muleq	r1, ip, lr
   16de0:	andeq	r7, r1, r0, lsr r3
   16de4:	muleq	r1, ip, lr
   16de8:	andeq	r7, r1, ip, lsl #6
   16dec:	muleq	r1, ip, lr
   16df0:	muleq	r1, ip, lr
   16df4:	strdeq	r7, [r1], -r8
   16df8:	muleq	r1, ip, lr
   16dfc:	muleq	r1, ip, lr
   16e00:	muleq	r1, ip, lr
   16e04:	andeq	r7, r1, r4, ror #5
   16e08:	muleq	r1, ip, lr
   16e0c:	muleq	r1, ip, lr
   16e10:	muleq	r1, ip, lr
   16e14:	muleq	r1, ip, lr
   16e18:	ldrdeq	r7, [r1], -r0
   16e1c:	andeq	r7, r1, ip, lsl r3
   16e20:	muleq	r1, ip, lr
   16e24:	muleq	r1, ip, lr
   16e28:	muleq	r1, ip, lr
   16e2c:	muleq	r1, ip, lr
   16e30:	muleq	r1, ip, lr
   16e34:	muleq	r1, ip, lr
   16e38:	muleq	r1, ip, lr
   16e3c:	andeq	r7, r1, r4, lsl r0
   16e40:	andeq	r7, r1, r8, ror #6
   16e44:	muleq	r1, ip, lr
   16e48:	muleq	r1, ip, lr
   16e4c:	muleq	r1, ip, lr
   16e50:	andeq	r7, r1, r0, asr #6
   16e54:	muleq	r1, ip, lr
   16e58:	muleq	r1, ip, lr
   16e5c:	muleq	r1, ip, lr
   16e60:	andeq	r7, r1, r0, lsr r3
   16e64:	muleq	r1, ip, lr
   16e68:	andeq	r7, r1, ip, lsl #6
   16e6c:	muleq	r1, ip, lr
   16e70:	muleq	r1, ip, lr
   16e74:	muleq	r1, ip, lr
   16e78:	muleq	r1, ip, lr
   16e7c:	muleq	r1, ip, lr
   16e80:	muleq	r1, ip, lr
   16e84:	andeq	r7, r1, r4, ror #5
   16e88:	mov	r1, fp
   16e8c:	mov	r0, sl
   16e90:	bl	110d8 <strchr@plt>
   16e94:	cmp	r0, #0
   16e98:	bne	16cb4 <tcgetattr@plt+0x5ad4>
   16e9c:	ldr	r3, [sp, #4]
   16ea0:	orr	r4, r4, #2
   16ea4:	str	r5, [r3]
   16ea8:	b	16c6c <tcgetattr@plt+0x5a8c>
   16eac:	mov	sl, #1
   16eb0:	mov	r9, #1024	; 0x400
   16eb4:	sub	fp, fp, #66	; 0x42
   16eb8:	cmp	fp, #53	; 0x35
   16ebc:	ldrls	pc, [pc, fp, lsl #2]
   16ec0:	b	16e9c <tcgetattr@plt+0x5cbc>
   16ec4:	andeq	r7, r1, r0, lsr r0
   16ec8:	muleq	r1, ip, lr
   16ecc:	muleq	r1, ip, lr
   16ed0:	andeq	r7, r1, r8, asr #32
   16ed4:	muleq	r1, ip, lr
   16ed8:	andeq	r7, r1, r4, lsr #3
   16edc:	muleq	r1, ip, lr
   16ee0:	muleq	r1, ip, lr
   16ee4:	muleq	r1, ip, lr
   16ee8:	andeq	r7, r1, r4, ror r1
   16eec:	muleq	r1, ip, lr
   16ef0:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   16ef4:	muleq	r1, ip, lr
   16ef8:	muleq	r1, ip, lr
   16efc:	andeq	r7, r1, ip, lsr #1
   16f00:	muleq	r1, ip, lr
   16f04:	muleq	r1, ip, lr
   16f08:	muleq	r1, ip, lr
   16f0c:	andeq	r7, r1, ip, ror #4
   16f10:	muleq	r1, ip, lr
   16f14:	muleq	r1, ip, lr
   16f18:	muleq	r1, ip, lr
   16f1c:	muleq	r1, ip, lr
   16f20:	andeq	r7, r1, r0, lsl r1
   16f24:	andeq	r7, r1, r8, lsl #4
   16f28:	muleq	r1, ip, lr
   16f2c:	muleq	r1, ip, lr
   16f30:	muleq	r1, ip, lr
   16f34:	muleq	r1, ip, lr
   16f38:	muleq	r1, ip, lr
   16f3c:	muleq	r1, ip, lr
   16f40:	muleq	r1, ip, lr
   16f44:	andeq	r7, r1, r8, lsl r0
   16f48:	ldrdeq	r6, [r1], -ip
   16f4c:	muleq	r1, ip, lr
   16f50:	muleq	r1, ip, lr
   16f54:	muleq	r1, ip, lr
   16f58:	andeq	r7, r1, r4, lsr #3
   16f5c:	muleq	r1, ip, lr
   16f60:	muleq	r1, ip, lr
   16f64:	muleq	r1, ip, lr
   16f68:	andeq	r7, r1, r4, ror r1
   16f6c:	muleq	r1, ip, lr
   16f70:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   16f74:	muleq	r1, ip, lr
   16f78:	muleq	r1, ip, lr
   16f7c:	muleq	r1, ip, lr
   16f80:	muleq	r1, ip, lr
   16f84:	muleq	r1, ip, lr
   16f88:	muleq	r1, ip, lr
   16f8c:	andeq	r7, r1, ip, ror #4
   16f90:	muleq	r1, ip, lr
   16f94:	muleq	r1, ip, lr
   16f98:	strdeq	r6, [r1], -r4
   16f9c:	mov	r1, r9
   16fa0:	mov	r0, #-2147483648	; 0x80000000
   16fa4:	bl	1a134 <tcgetattr@plt+0x8f54>
   16fa8:	mov	fp, r0
   16fac:	cmp	r5, fp
   16fb0:	blt	16fd4 <tcgetattr@plt+0x5df4>
   16fb4:	mov	r1, r9
   16fb8:	mvn	r0, #-2147483648	; 0x80000000
   16fbc:	bl	1a134 <tcgetattr@plt+0x8f54>
   16fc0:	cmp	r5, r0
   16fc4:	bgt	17008 <tcgetattr@plt+0x5e28>
   16fc8:	mul	r5, r9, r5
   16fcc:	cmp	r5, fp
   16fd0:	bge	17194 <tcgetattr@plt+0x5fb4>
   16fd4:	mov	r4, #1
   16fd8:	mov	r5, #-2147483648	; 0x80000000
   16fdc:	add	r2, r8, sl
   16fe0:	str	r2, [r6]
   16fe4:	ldrb	r3, [r8, sl]
   16fe8:	cmp	r3, #0
   16fec:	orrne	r4, r4, #2
   16ff0:	b	16c64 <tcgetattr@plt+0x5a84>
   16ff4:	cmp	r5, #-1073741824	; 0xc0000000
   16ff8:	blt	16fd4 <tcgetattr@plt+0x5df4>
   16ffc:	cmn	r5, #-1073741823	; 0xc0000001
   17000:	lslle	r5, r5, #1
   17004:	ble	16fdc <tcgetattr@plt+0x5dfc>
   17008:	mov	r4, #1
   1700c:	mvn	r5, #-2147483648	; 0x80000000
   17010:	b	16fdc <tcgetattr@plt+0x5dfc>
   17014:	mov	sl, #1
   17018:	cmn	r5, #4194304	; 0x400000
   1701c:	blt	16fd4 <tcgetattr@plt+0x5df4>
   17020:	cmp	r5, #4194304	; 0x400000
   17024:	lsllt	r5, r5, #9
   17028:	blt	16fdc <tcgetattr@plt+0x5dfc>
   1702c:	b	17008 <tcgetattr@plt+0x5e28>
   17030:	cmn	r5, #2097152	; 0x200000
   17034:	blt	16fd4 <tcgetattr@plt+0x5df4>
   17038:	cmp	r5, #2097152	; 0x200000
   1703c:	lsllt	r5, r5, #10
   17040:	blt	16fdc <tcgetattr@plt+0x5dfc>
   17044:	b	17008 <tcgetattr@plt+0x5e28>
   17048:	mov	r1, r9
   1704c:	mov	r0, #-2147483648	; 0x80000000
   17050:	bl	1a134 <tcgetattr@plt+0x8f54>
   17054:	mov	r2, r0
   17058:	mov	fp, #6
   1705c:	mov	r3, #0
   17060:	str	r4, [sp, #8]
   17064:	str	r6, [sp, #12]
   17068:	mov	r4, r3
   1706c:	mov	r6, fp
   17070:	mov	fp, r2
   17074:	b	17098 <tcgetattr@plt+0x5eb8>
   17078:	mov	r1, r9
   1707c:	mvn	r0, #-2147483648	; 0x80000000
   17080:	bl	1a134 <tcgetattr@plt+0x8f54>
   17084:	cmp	r0, r5
   17088:	blt	17390 <tcgetattr@plt+0x61b0>
   1708c:	mul	r5, r9, r5
   17090:	subs	r6, r6, #1
   17094:	beq	17370 <tcgetattr@plt+0x6190>
   17098:	cmp	r5, fp
   1709c:	bge	17078 <tcgetattr@plt+0x5e98>
   170a0:	mov	r4, #1
   170a4:	mov	r5, #-2147483648	; 0x80000000
   170a8:	b	17090 <tcgetattr@plt+0x5eb0>
   170ac:	mov	r1, r9
   170b0:	mov	r0, #-2147483648	; 0x80000000
   170b4:	bl	1a134 <tcgetattr@plt+0x8f54>
   170b8:	mov	r2, r0
   170bc:	mov	fp, #5
   170c0:	mov	r3, #0
   170c4:	str	r4, [sp, #8]
   170c8:	str	r6, [sp, #12]
   170cc:	mov	r4, r3
   170d0:	mov	r6, fp
   170d4:	mov	fp, r2
   170d8:	b	170fc <tcgetattr@plt+0x5f1c>
   170dc:	mov	r1, r9
   170e0:	mvn	r0, #-2147483648	; 0x80000000
   170e4:	bl	1a134 <tcgetattr@plt+0x8f54>
   170e8:	cmp	r0, r5
   170ec:	blt	173c0 <tcgetattr@plt+0x61e0>
   170f0:	mul	r5, r9, r5
   170f4:	subs	r6, r6, #1
   170f8:	beq	17370 <tcgetattr@plt+0x6190>
   170fc:	cmp	fp, r5
   17100:	ble	170dc <tcgetattr@plt+0x5efc>
   17104:	mov	r4, #1
   17108:	mov	r5, #-2147483648	; 0x80000000
   1710c:	b	170f4 <tcgetattr@plt+0x5f14>
   17110:	mov	r1, r9
   17114:	mov	r0, #-2147483648	; 0x80000000
   17118:	bl	1a134 <tcgetattr@plt+0x8f54>
   1711c:	mov	r2, r0
   17120:	mov	fp, #8
   17124:	mov	r3, #0
   17128:	str	r4, [sp, #8]
   1712c:	str	r6, [sp, #12]
   17130:	mov	r4, r3
   17134:	mov	r6, fp
   17138:	mov	fp, r2
   1713c:	b	17160 <tcgetattr@plt+0x5f80>
   17140:	mov	r1, r9
   17144:	mvn	r0, #-2147483648	; 0x80000000
   17148:	bl	1a134 <tcgetattr@plt+0x8f54>
   1714c:	cmp	r0, r5
   17150:	blt	173a8 <tcgetattr@plt+0x61c8>
   17154:	mul	r5, r9, r5
   17158:	subs	r6, r6, #1
   1715c:	beq	17370 <tcgetattr@plt+0x6190>
   17160:	cmp	fp, r5
   17164:	ble	17140 <tcgetattr@plt+0x5f60>
   17168:	mov	r4, #1
   1716c:	mov	r5, #-2147483648	; 0x80000000
   17170:	b	17158 <tcgetattr@plt+0x5f78>
   17174:	mov	r1, r9
   17178:	mov	r0, #-2147483648	; 0x80000000
   1717c:	bl	1a134 <tcgetattr@plt+0x8f54>
   17180:	cmp	r5, r0
   17184:	blt	16fd4 <tcgetattr@plt+0x5df4>
   17188:	mov	r1, r9
   1718c:	mvn	r0, #-2147483648	; 0x80000000
   17190:	bl	1a134 <tcgetattr@plt+0x8f54>
   17194:	cmp	r0, r5
   17198:	blt	17008 <tcgetattr@plt+0x5e28>
   1719c:	mul	r5, r9, r5
   171a0:	b	16fdc <tcgetattr@plt+0x5dfc>
   171a4:	mov	r1, r9
   171a8:	mov	r0, #-2147483648	; 0x80000000
   171ac:	bl	1a134 <tcgetattr@plt+0x8f54>
   171b0:	mov	r2, r0
   171b4:	mov	fp, #3
   171b8:	mov	r3, #0
   171bc:	str	r4, [sp, #8]
   171c0:	str	r6, [sp, #12]
   171c4:	mov	r4, r3
   171c8:	mov	r6, fp
   171cc:	mov	fp, r2
   171d0:	b	171f4 <tcgetattr@plt+0x6014>
   171d4:	mov	r1, r9
   171d8:	mvn	r0, #-2147483648	; 0x80000000
   171dc:	bl	1a134 <tcgetattr@plt+0x8f54>
   171e0:	cmp	r0, r5
   171e4:	blt	173b4 <tcgetattr@plt+0x61d4>
   171e8:	mul	r5, r9, r5
   171ec:	subs	r6, r6, #1
   171f0:	beq	17370 <tcgetattr@plt+0x6190>
   171f4:	cmp	r5, fp
   171f8:	bge	171d4 <tcgetattr@plt+0x5ff4>
   171fc:	mov	r4, #1
   17200:	mov	r5, #-2147483648	; 0x80000000
   17204:	b	171ec <tcgetattr@plt+0x600c>
   17208:	mov	r1, r9
   1720c:	mov	r0, #-2147483648	; 0x80000000
   17210:	bl	1a134 <tcgetattr@plt+0x8f54>
   17214:	mov	r2, r0
   17218:	mov	fp, #7
   1721c:	mov	r3, #0
   17220:	str	r4, [sp, #8]
   17224:	str	r6, [sp, #12]
   17228:	mov	r4, r3
   1722c:	mov	r6, fp
   17230:	mov	fp, r2
   17234:	b	17258 <tcgetattr@plt+0x6078>
   17238:	mov	r1, r9
   1723c:	mvn	r0, #-2147483648	; 0x80000000
   17240:	bl	1a134 <tcgetattr@plt+0x8f54>
   17244:	cmp	r0, r5
   17248:	blt	1739c <tcgetattr@plt+0x61bc>
   1724c:	mul	r5, r9, r5
   17250:	subs	r6, r6, #1
   17254:	beq	17370 <tcgetattr@plt+0x6190>
   17258:	cmp	fp, r5
   1725c:	ble	17238 <tcgetattr@plt+0x6058>
   17260:	mov	r4, #1
   17264:	mov	r5, #-2147483648	; 0x80000000
   17268:	b	17250 <tcgetattr@plt+0x6070>
   1726c:	mov	r1, r9
   17270:	mov	r0, #-2147483648	; 0x80000000
   17274:	bl	1a134 <tcgetattr@plt+0x8f54>
   17278:	mov	r2, r0
   1727c:	mov	fp, #4
   17280:	mov	r3, #0
   17284:	str	r4, [sp, #8]
   17288:	str	r6, [sp, #12]
   1728c:	mov	r4, r3
   17290:	mov	r6, fp
   17294:	mov	fp, r2
   17298:	b	172bc <tcgetattr@plt+0x60dc>
   1729c:	mov	r1, r9
   172a0:	mvn	r0, #-2147483648	; 0x80000000
   172a4:	bl	1a134 <tcgetattr@plt+0x8f54>
   172a8:	cmp	r0, r5
   172ac:	blt	17384 <tcgetattr@plt+0x61a4>
   172b0:	mul	r5, r9, r5
   172b4:	subs	r6, r6, #1
   172b8:	beq	17370 <tcgetattr@plt+0x6190>
   172bc:	cmp	fp, r5
   172c0:	ble	1729c <tcgetattr@plt+0x60bc>
   172c4:	mov	r4, #1
   172c8:	mov	r5, #-2147483648	; 0x80000000
   172cc:	b	172b4 <tcgetattr@plt+0x60d4>
   172d0:	ldr	r3, [pc, #308]	; 1740c <tcgetattr@plt+0x622c>
   172d4:	mov	sl, #1
   172d8:	mov	r2, r3
   172dc:	mov	r9, #1024	; 0x400
   172e0:	b	17120 <tcgetattr@plt+0x5f40>
   172e4:	ldr	r3, [pc, #288]	; 1740c <tcgetattr@plt+0x622c>
   172e8:	mov	sl, #1
   172ec:	mov	r2, r3
   172f0:	mov	r9, #1024	; 0x400
   172f4:	b	1727c <tcgetattr@plt+0x609c>
   172f8:	ldr	r3, [pc, #268]	; 1740c <tcgetattr@plt+0x622c>
   172fc:	mov	sl, #1
   17300:	mov	r2, r3
   17304:	mov	r9, #1024	; 0x400
   17308:	b	170bc <tcgetattr@plt+0x5edc>
   1730c:	ldr	fp, [pc, #248]	; 1740c <tcgetattr@plt+0x622c>
   17310:	mov	sl, #1
   17314:	mov	r9, #1024	; 0x400
   17318:	b	16fac <tcgetattr@plt+0x5dcc>
   1731c:	ldr	r3, [pc, #232]	; 1740c <tcgetattr@plt+0x622c>
   17320:	mov	sl, #1
   17324:	mov	r2, r3
   17328:	mov	r9, #1024	; 0x400
   1732c:	b	17218 <tcgetattr@plt+0x6038>
   17330:	ldr	r0, [pc, #212]	; 1740c <tcgetattr@plt+0x622c>
   17334:	mov	sl, #1
   17338:	mov	r9, #1024	; 0x400
   1733c:	b	17180 <tcgetattr@plt+0x5fa0>
   17340:	ldr	r3, [pc, #196]	; 1740c <tcgetattr@plt+0x622c>
   17344:	mov	sl, #1
   17348:	mov	r2, r3
   1734c:	mov	r9, #1024	; 0x400
   17350:	b	171b4 <tcgetattr@plt+0x5fd4>
   17354:	ldr	r3, [pc, #176]	; 1740c <tcgetattr@plt+0x622c>
   17358:	mov	sl, #1
   1735c:	mov	r2, r3
   17360:	mov	r9, #1024	; 0x400
   17364:	b	17058 <tcgetattr@plt+0x5e78>
   17368:	mov	sl, #1
   1736c:	b	16fdc <tcgetattr@plt+0x5dfc>
   17370:	mov	r3, r4
   17374:	ldr	r4, [sp, #8]
   17378:	ldr	r6, [sp, #12]
   1737c:	orr	r4, r4, r3
   17380:	b	16fdc <tcgetattr@plt+0x5dfc>
   17384:	mov	r4, #1
   17388:	mvn	r5, #-2147483648	; 0x80000000
   1738c:	b	172b4 <tcgetattr@plt+0x60d4>
   17390:	mov	r4, #1
   17394:	mvn	r5, #-2147483648	; 0x80000000
   17398:	b	17090 <tcgetattr@plt+0x5eb0>
   1739c:	mov	r4, #1
   173a0:	mvn	r5, #-2147483648	; 0x80000000
   173a4:	b	17250 <tcgetattr@plt+0x6070>
   173a8:	mov	r4, #1
   173ac:	mvn	r5, #-2147483648	; 0x80000000
   173b0:	b	17158 <tcgetattr@plt+0x5f78>
   173b4:	mov	r4, #1
   173b8:	mvn	r5, #-2147483648	; 0x80000000
   173bc:	b	171ec <tcgetattr@plt+0x600c>
   173c0:	mov	r4, #1
   173c4:	mvn	r5, #-2147483648	; 0x80000000
   173c8:	b	170f4 <tcgetattr@plt+0x5f14>
   173cc:	mov	sl, #2
   173d0:	mov	r9, #1000	; 0x3e8
   173d4:	b	16eb4 <tcgetattr@plt+0x5cd4>
   173d8:	ldrb	r2, [r8, #2]
   173dc:	mov	r9, #1024	; 0x400
   173e0:	cmp	r2, #66	; 0x42
   173e4:	movne	sl, #1
   173e8:	moveq	sl, #3
   173ec:	b	16eb4 <tcgetattr@plt+0x5cd4>
   173f0:	ldr	r3, [pc, #24]	; 17410 <tcgetattr@plt+0x6230>
   173f4:	mov	r2, #96	; 0x60
   173f8:	ldr	r1, [pc, #20]	; 17414 <tcgetattr@plt+0x6234>
   173fc:	ldr	r0, [pc, #20]	; 17418 <tcgetattr@plt+0x6238>
   17400:	bl	111d4 <__assert_fail@plt>
   17404:	bl	10fa0 <__stack_chk_fail@plt>
   17408:	andeq	sp, r2, r8, lsl #30
   1740c:			; <UNDEFINED> instruction: 0xffe00000
   17410:	ldrdeq	sp, [r1], -r4
   17414:	ldrdeq	sp, [r1], -ip
   17418:	andeq	sp, r1, ip, ror #21
   1741c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17420:	sub	sp, sp, #36	; 0x24
   17424:	ldr	r5, [pc, #2536]	; 17e14 <tcgetattr@plt+0x6c34>
   17428:	mov	r9, r2
   1742c:	cmp	r2, #36	; 0x24
   17430:	str	r3, [sp, #12]
   17434:	ldr	r2, [r5]
   17438:	ldr	r3, [sp, #72]	; 0x48
   1743c:	str	r2, [sp, #28]
   17440:	str	r3, [sp]
   17444:	bhi	17e00 <tcgetattr@plt+0x6c20>
   17448:	cmp	r1, #0
   1744c:	mov	r4, r1
   17450:	mov	r6, r0
   17454:	addeq	r4, sp, #24
   17458:	bl	110fc <__errno_location@plt>
   1745c:	mov	r3, #0
   17460:	str	r3, [r0]
   17464:	mov	r7, r0
   17468:	bl	110a8 <__ctype_b_loc@plt>
   1746c:	ldrb	r3, [r6]
   17470:	mov	r1, r6
   17474:	ldr	r0, [r0]
   17478:	b	17480 <tcgetattr@plt+0x62a0>
   1747c:	ldrb	r3, [r1, #1]!
   17480:	lsl	r2, r3, #1
   17484:	ldrh	r8, [r0, r2]
   17488:	ands	r8, r8, #8192	; 0x2000
   1748c:	bne	1747c <tcgetattr@plt+0x629c>
   17490:	cmp	r3, #45	; 0x2d
   17494:	beq	17530 <tcgetattr@plt+0x6350>
   17498:	mov	r2, r9
   1749c:	mov	r3, r8
   174a0:	mov	r1, r4
   174a4:	mov	r0, r6
   174a8:	bl	10f70 <__strtoull_internal@plt>
   174ac:	ldr	r9, [r4]
   174b0:	cmp	r9, r6
   174b4:	mov	sl, r0
   174b8:	mov	fp, r1
   174bc:	beq	17518 <tcgetattr@plt+0x6338>
   174c0:	ldr	r8, [r7]
   174c4:	cmp	r8, #0
   174c8:	bne	17508 <tcgetattr@plt+0x6328>
   174cc:	ldr	r3, [sp]
   174d0:	cmp	r3, #0
   174d4:	beq	174e4 <tcgetattr@plt+0x6304>
   174d8:	ldrb	r6, [r9]
   174dc:	cmp	r6, #0
   174e0:	bne	178b8 <tcgetattr@plt+0x66d8>
   174e4:	ldr	r3, [sp, #12]
   174e8:	strd	sl, [r3]
   174ec:	ldr	r2, [sp, #28]
   174f0:	ldr	r3, [r5]
   174f4:	mov	r0, r8
   174f8:	cmp	r2, r3
   174fc:	bne	17dfc <tcgetattr@plt+0x6c1c>
   17500:	add	sp, sp, #36	; 0x24
   17504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17508:	cmp	r8, #34	; 0x22
   1750c:	bne	17530 <tcgetattr@plt+0x6350>
   17510:	mov	r8, #1
   17514:	b	174cc <tcgetattr@plt+0x62ec>
   17518:	ldr	r0, [sp]
   1751c:	cmp	r0, #0
   17520:	beq	17530 <tcgetattr@plt+0x6350>
   17524:	ldrb	r6, [r6]
   17528:	cmp	r6, #0
   1752c:	bne	17538 <tcgetattr@plt+0x6358>
   17530:	mov	r8, #4
   17534:	b	174ec <tcgetattr@plt+0x630c>
   17538:	mov	r1, r6
   1753c:	bl	110d8 <strchr@plt>
   17540:	cmp	r0, #0
   17544:	movne	sl, #1
   17548:	movne	fp, #0
   1754c:	beq	17530 <tcgetattr@plt+0x6350>
   17550:	sub	r7, r6, #69	; 0x45
   17554:	cmp	r7, #47	; 0x2f
   17558:	ldrls	pc, [pc, r7, lsl #2]
   1755c:	b	1771c <tcgetattr@plt+0x653c>
   17560:	andeq	r7, r1, r0, lsr #12
   17564:	andeq	r7, r1, ip, lsl r7
   17568:	andeq	r7, r1, r0, lsr #12
   1756c:	andeq	r7, r1, ip, lsl r7
   17570:	andeq	r7, r1, ip, lsl r7
   17574:	andeq	r7, r1, ip, lsl r7
   17578:	andeq	r7, r1, r0, lsr #12
   1757c:	andeq	r7, r1, ip, lsl r7
   17580:	andeq	r7, r1, r0, lsr #12
   17584:	andeq	r7, r1, ip, lsl r7
   17588:	andeq	r7, r1, ip, lsl r7
   1758c:	andeq	r7, r1, r0, lsr #12
   17590:	andeq	r7, r1, ip, lsl r7
   17594:	andeq	r7, r1, ip, lsl r7
   17598:	andeq	r7, r1, ip, lsl r7
   1759c:	andeq	r7, r1, r0, lsr #12
   175a0:	andeq	r7, r1, ip, lsl r7
   175a4:	andeq	r7, r1, ip, lsl r7
   175a8:	andeq	r7, r1, ip, lsl r7
   175ac:	andeq	r7, r1, ip, lsl r7
   175b0:	andeq	r7, r1, r0, lsr #12
   175b4:	andeq	r7, r1, r0, lsr #12
   175b8:	andeq	r7, r1, ip, lsl r7
   175bc:	andeq	r7, r1, ip, lsl r7
   175c0:	andeq	r7, r1, ip, lsl r7
   175c4:	andeq	r7, r1, ip, lsl r7
   175c8:	andeq	r7, r1, ip, lsl r7
   175cc:	andeq	r7, r1, ip, lsl r7
   175d0:	andeq	r7, r1, ip, lsl r7
   175d4:	andeq	r7, r1, ip, lsl r7
   175d8:	andeq	r7, r1, ip, lsl r7
   175dc:	andeq	r7, r1, ip, lsl r7
   175e0:	andeq	r7, r1, ip, lsl r7
   175e4:	andeq	r7, r1, ip, lsl r7
   175e8:	andeq	r7, r1, r0, lsr #12
   175ec:	andeq	r7, r1, ip, lsl r7
   175f0:	andeq	r7, r1, ip, lsl r7
   175f4:	andeq	r7, r1, ip, lsl r7
   175f8:	andeq	r7, r1, r0, lsr #12
   175fc:	andeq	r7, r1, ip, lsl r7
   17600:	andeq	r7, r1, r0, lsr #12
   17604:	andeq	r7, r1, ip, lsl r7
   17608:	andeq	r7, r1, ip, lsl r7
   1760c:	andeq	r7, r1, ip, lsl r7
   17610:	andeq	r7, r1, ip, lsl r7
   17614:	andeq	r7, r1, ip, lsl r7
   17618:	andeq	r7, r1, ip, lsl r7
   1761c:	andeq	r7, r1, r0, lsr #12
   17620:	ldr	r0, [sp]
   17624:	mov	r1, #48	; 0x30
   17628:	bl	110d8 <strchr@plt>
   1762c:	cmp	r0, #0
   17630:	beq	1771c <tcgetattr@plt+0x653c>
   17634:	ldrb	r3, [r9, #1]
   17638:	cmp	r3, #68	; 0x44
   1763c:	beq	17cfc <tcgetattr@plt+0x6b1c>
   17640:	cmp	r3, #105	; 0x69
   17644:	beq	178dc <tcgetattr@plt+0x66fc>
   17648:	cmp	r3, #66	; 0x42
   1764c:	beq	17cfc <tcgetattr@plt+0x6b1c>
   17650:	cmp	r7, #47	; 0x2f
   17654:	ldrls	pc, [pc, r7, lsl #2]
   17658:	b	178cc <tcgetattr@plt+0x66ec>
   1765c:	andeq	r7, r1, r0, ror #25
   17660:	andeq	r7, r1, ip, asr #17
   17664:	ldrdeq	r7, [r1], -r0
   17668:	andeq	r7, r1, ip, asr #17
   1766c:	andeq	r7, r1, ip, asr #17
   17670:	andeq	r7, r1, ip, asr #17
   17674:	andeq	r7, r1, r0, asr #25
   17678:	andeq	r7, r1, ip, asr #17
   1767c:			; <UNDEFINED> instruction: 0x00017cb0
   17680:	andeq	r7, r1, ip, asr #17
   17684:	andeq	r7, r1, ip, asr #17
   17688:	andeq	r7, r1, r0, lsr #25
   1768c:	andeq	r7, r1, ip, asr #17
   17690:	andeq	r7, r1, ip, asr #17
   17694:	andeq	r7, r1, ip, asr #17
   17698:	muleq	r1, r0, ip
   1769c:	andeq	r7, r1, ip, asr #17
   176a0:	andeq	r7, r1, ip, asr #17
   176a4:	andeq	r7, r1, ip, asr #17
   176a8:	andeq	r7, r1, ip, asr #17
   176ac:	andeq	r7, r1, r0, lsl #25
   176b0:	andeq	r7, r1, r0, ror ip
   176b4:	andeq	r7, r1, ip, asr #17
   176b8:	andeq	r7, r1, ip, asr #17
   176bc:	andeq	r7, r1, ip, asr #17
   176c0:	andeq	r7, r1, ip, asr #17
   176c4:	andeq	r7, r1, ip, asr #17
   176c8:	andeq	r7, r1, ip, asr #17
   176cc:	andeq	r7, r1, ip, asr #17
   176d0:	andeq	r7, r1, r8, lsl r9
   176d4:	andeq	r7, r1, r8, ror #24
   176d8:	andeq	r7, r1, ip, asr #17
   176dc:	andeq	r7, r1, ip, asr #17
   176e0:	andeq	r7, r1, ip, asr #17
   176e4:	ldrdeq	r7, [r1], -r0
   176e8:	andeq	r7, r1, ip, asr #17
   176ec:	andeq	r7, r1, ip, asr #17
   176f0:	andeq	r7, r1, ip, asr #17
   176f4:	andeq	r7, r1, r0, asr #25
   176f8:	andeq	r7, r1, ip, asr #17
   176fc:			; <UNDEFINED> instruction: 0x00017cb0
   17700:	andeq	r7, r1, ip, asr #17
   17704:	andeq	r7, r1, ip, asr #17
   17708:	andeq	r7, r1, ip, asr #17
   1770c:	andeq	r7, r1, ip, asr #17
   17710:	andeq	r7, r1, ip, asr #17
   17714:	andeq	r7, r1, ip, asr #17
   17718:	muleq	r1, r0, ip
   1771c:	mov	lr, #1
   17720:	mov	r0, #1024	; 0x400
   17724:	sub	r6, r6, #66	; 0x42
   17728:	cmp	r6, #53	; 0x35
   1772c:	ldrls	pc, [pc, r6, lsl #2]
   17730:	b	178cc <tcgetattr@plt+0x66ec>
   17734:	andeq	r7, r1, r0, asr #18
   17738:	andeq	r7, r1, ip, asr #17
   1773c:	andeq	r7, r1, ip, asr #17
   17740:	andeq	r7, r1, r4, ror #18
   17744:	andeq	r7, r1, ip, asr #17
   17748:	andeq	r7, r1, ip, lsl #16
   1774c:	andeq	r7, r1, ip, asr #17
   17750:	andeq	r7, r1, ip, asr #17
   17754:	andeq	r7, r1, ip, asr #17
   17758:	andeq	r7, r1, ip, asr sl
   1775c:	andeq	r7, r1, ip, asr #17
   17760:	andeq	r7, r1, r0, lsl #24
   17764:	andeq	r7, r1, ip, asr #17
   17768:	andeq	r7, r1, ip, asr #17
   1776c:	andeq	r7, r1, r4, lsl #23
   17770:	andeq	r7, r1, ip, asr #17
   17774:	andeq	r7, r1, ip, asr #17
   17778:	andeq	r7, r1, ip, asr #17
   1777c:	andeq	r7, r1, r8, lsl #22
   17780:	andeq	r7, r1, ip, asr #17
   17784:	andeq	r7, r1, ip, asr #17
   17788:	andeq	r7, r1, ip, asr #17
   1778c:	andeq	r7, r1, ip, asr #17
   17790:	andeq	r7, r1, ip, lsl #21
   17794:	andeq	r7, r1, r0, ror #19
   17798:	andeq	r7, r1, ip, asr #17
   1779c:	andeq	r7, r1, ip, asr #17
   177a0:	andeq	r7, r1, ip, asr #17
   177a4:	andeq	r7, r1, ip, asr #17
   177a8:	andeq	r7, r1, ip, asr #17
   177ac:	andeq	r7, r1, ip, asr #17
   177b0:	andeq	r7, r1, ip, asr #17
   177b4:	andeq	r7, r1, ip, lsl r9
   177b8:	andeq	r7, r1, r0, lsr #17
   177bc:	andeq	r7, r1, ip, asr #17
   177c0:	andeq	r7, r1, ip, asr #17
   177c4:	andeq	r7, r1, ip, asr #17
   177c8:	andeq	r7, r1, ip, lsl #16
   177cc:	andeq	r7, r1, ip, asr #17
   177d0:	andeq	r7, r1, ip, asr #17
   177d4:	andeq	r7, r1, ip, asr #17
   177d8:	andeq	r7, r1, ip, asr sl
   177dc:	andeq	r7, r1, ip, asr #17
   177e0:	andeq	r7, r1, r0, lsl #24
   177e4:	andeq	r7, r1, ip, asr #17
   177e8:	andeq	r7, r1, ip, asr #17
   177ec:	andeq	r7, r1, ip, asr #17
   177f0:	andeq	r7, r1, ip, asr #17
   177f4:	andeq	r7, r1, ip, asr #17
   177f8:	andeq	r7, r1, ip, asr #17
   177fc:	andeq	r7, r1, r8, lsl #22
   17800:	andeq	r7, r1, ip, asr #17
   17804:	andeq	r7, r1, ip, asr #17
   17808:	strdeq	r7, [r1], -r4
   1780c:	asr	r1, r0, #31
   17810:	mov	r2, #0
   17814:	mov	r3, #0
   17818:	cmp	fp, #0
   1781c:	strd	r2, [sp]
   17820:	bne	17d40 <tcgetattr@plt+0x6b60>
   17824:	ldrd	r2, [sp]
   17828:	orrs	r3, r2, r3
   1782c:	bne	17d30 <tcgetattr@plt+0x6b50>
   17830:	mul	r3, sl, r1
   17834:	umull	r6, r7, sl, r0
   17838:	mla	r3, r0, fp, r3
   1783c:	ldrd	sl, [sp]
   17840:	add	ip, r3, r7
   17844:	cmp	ip, #0
   17848:	mov	r7, ip
   1784c:	bne	17dd4 <tcgetattr@plt+0x6bf4>
   17850:	orrs	r3, sl, fp
   17854:	bne	17d30 <tcgetattr@plt+0x6b50>
   17858:	umull	r2, r3, r6, r0
   1785c:	mul	ip, r6, r1
   17860:	strd	r2, [sp]
   17864:	mla	r3, r0, r7, ip
   17868:	ldr	r2, [sp, #4]
   1786c:	add	ip, r3, r2
   17870:	cmp	ip, #0
   17874:	str	ip, [sp, #4]
   17878:	bne	17db0 <tcgetattr@plt+0x6bd0>
   1787c:	orrs	r3, sl, fp
   17880:	bne	17d30 <tcgetattr@plt+0x6b50>
   17884:	ldrd	r6, [sp]
   17888:	mov	r3, #0
   1788c:	mul	r2, r6, r1
   17890:	umull	sl, fp, r6, r0
   17894:	mla	r2, r0, r7, r2
   17898:	add	fp, r2, fp
   1789c:	orr	r8, r8, r3
   178a0:	add	r3, r9, lr
   178a4:	str	r3, [r4]
   178a8:	ldrb	r3, [r9, lr]
   178ac:	cmp	r3, #0
   178b0:	orrne	r8, r8, #2
   178b4:	b	174e4 <tcgetattr@plt+0x6304>
   178b8:	mov	r1, r6
   178bc:	ldr	r0, [sp]
   178c0:	bl	110d8 <strchr@plt>
   178c4:	cmp	r0, #0
   178c8:	bne	17550 <tcgetattr@plt+0x6370>
   178cc:	ldr	r3, [sp, #12]
   178d0:	orr	r8, r8, #2
   178d4:	strd	sl, [r3]
   178d8:	b	174ec <tcgetattr@plt+0x630c>
   178dc:	ldrb	r3, [r9, #2]
   178e0:	mov	r0, #1024	; 0x400
   178e4:	cmp	r3, #66	; 0x42
   178e8:	movne	lr, #1
   178ec:	moveq	lr, #3
   178f0:	b	17724 <tcgetattr@plt+0x6544>
   178f4:	lsr	r3, fp, #31
   178f8:	adds	sl, sl, sl
   178fc:	adc	fp, fp, fp
   17900:	cmp	r3, #0
   17904:	beq	178a0 <tcgetattr@plt+0x66c0>
   17908:	mov	r8, #1
   1790c:	mvn	sl, #0
   17910:	mvn	fp, #0
   17914:	b	178a0 <tcgetattr@plt+0x66c0>
   17918:	mov	lr, #1
   1791c:	lsr	r3, fp, #23
   17920:	cmp	r3, #0
   17924:	bne	17908 <tcgetattr@plt+0x6728>
   17928:	lsl	r3, fp, #9
   1792c:	orr	r3, r3, sl, lsr #23
   17930:	lsl	r2, sl, #9
   17934:	mov	sl, r2
   17938:	mov	fp, r3
   1793c:	b	178a0 <tcgetattr@plt+0x66c0>
   17940:	lsr	r3, fp, #22
   17944:	cmp	r3, #0
   17948:	bne	17908 <tcgetattr@plt+0x6728>
   1794c:	lsl	r3, fp, #10
   17950:	orr	r3, r3, sl, lsr #22
   17954:	lsl	r2, sl, #10
   17958:	mov	sl, r2
   1795c:	mov	fp, r3
   17960:	b	178a0 <tcgetattr@plt+0x66c0>
   17964:	mov	r6, r0
   17968:	asr	r7, r0, #31
   1796c:	mov	r3, #0
   17970:	mov	ip, #6
   17974:	str	r3, [sp]
   17978:	strd	r4, [sp, #16]
   1797c:	b	179ac <tcgetattr@plt+0x67cc>
   17980:	orrs	r3, r2, r3
   17984:	movne	r3, #1
   17988:	muleq	r3, sl, r7
   1798c:	strne	r3, [sp]
   17990:	mlaeq	r3, r6, fp, r3
   17994:	umulleq	sl, fp, sl, r6
   17998:	mvnne	sl, #0
   1799c:	addeq	fp, r3, fp
   179a0:	mvnne	fp, #0
   179a4:	subs	ip, ip, #1
   179a8:	beq	17cf0 <tcgetattr@plt+0x6b10>
   179ac:	cmp	fp, #0
   179b0:	mov	r2, #0
   179b4:	mov	r3, #0
   179b8:	beq	17980 <tcgetattr@plt+0x67a0>
   179bc:	umull	r0, r1, sl, r6
   179c0:	mov	r5, #0
   179c4:	mov	r0, r1
   179c8:	mov	r1, r5
   179cc:	umlal	r0, r1, fp, r6
   179d0:	cmp	r1, r5
   179d4:	movne	r2, #1
   179d8:	movne	r3, #0
   179dc:	b	17980 <tcgetattr@plt+0x67a0>
   179e0:	mov	r6, r0
   179e4:	asr	r7, r0, #31
   179e8:	mov	r3, #0
   179ec:	mov	ip, #7
   179f0:	str	r3, [sp]
   179f4:	strd	r4, [sp, #16]
   179f8:	b	17a28 <tcgetattr@plt+0x6848>
   179fc:	orrs	r3, r2, r3
   17a00:	movne	r3, #1
   17a04:	muleq	r3, sl, r7
   17a08:	strne	r3, [sp]
   17a0c:	mlaeq	r3, r6, fp, r3
   17a10:	umulleq	sl, fp, sl, r6
   17a14:	mvnne	sl, #0
   17a18:	addeq	fp, r3, fp
   17a1c:	mvnne	fp, #0
   17a20:	subs	ip, ip, #1
   17a24:	beq	17cf0 <tcgetattr@plt+0x6b10>
   17a28:	cmp	fp, #0
   17a2c:	mov	r2, #0
   17a30:	mov	r3, #0
   17a34:	beq	179fc <tcgetattr@plt+0x681c>
   17a38:	umull	r0, r1, sl, r6
   17a3c:	mov	r5, #0
   17a40:	mov	r0, r1
   17a44:	mov	r1, r5
   17a48:	umlal	r0, r1, fp, r6
   17a4c:	cmp	r1, r5
   17a50:	movne	r2, #1
   17a54:	movne	r3, #0
   17a58:	b	179fc <tcgetattr@plt+0x681c>
   17a5c:	asr	r1, r0, #31
   17a60:	cmp	fp, #0
   17a64:	mov	r6, #0
   17a68:	mov	r7, #0
   17a6c:	bne	17d08 <tcgetattr@plt+0x6b28>
   17a70:	orrs	r3, r6, r7
   17a74:	bne	17908 <tcgetattr@plt+0x6728>
   17a78:	mul	r3, sl, r1
   17a7c:	mla	r3, r0, fp, r3
   17a80:	umull	sl, fp, sl, r0
   17a84:	add	fp, r3, fp
   17a88:	b	178a0 <tcgetattr@plt+0x66c0>
   17a8c:	mov	r6, r0
   17a90:	asr	r7, r0, #31
   17a94:	mov	r3, #0
   17a98:	mov	ip, #8
   17a9c:	str	r3, [sp]
   17aa0:	strd	r4, [sp, #16]
   17aa4:	b	17ad4 <tcgetattr@plt+0x68f4>
   17aa8:	orrs	r3, r2, r3
   17aac:	movne	r3, #1
   17ab0:	muleq	r3, sl, r7
   17ab4:	strne	r3, [sp]
   17ab8:	mlaeq	r3, r6, fp, r3
   17abc:	umulleq	sl, fp, sl, r6
   17ac0:	mvnne	sl, #0
   17ac4:	addeq	fp, r3, fp
   17ac8:	mvnne	fp, #0
   17acc:	subs	ip, ip, #1
   17ad0:	beq	17cf0 <tcgetattr@plt+0x6b10>
   17ad4:	cmp	fp, #0
   17ad8:	mov	r2, #0
   17adc:	mov	r3, #0
   17ae0:	beq	17aa8 <tcgetattr@plt+0x68c8>
   17ae4:	umull	r0, r1, sl, r6
   17ae8:	mov	r5, #0
   17aec:	mov	r0, r1
   17af0:	mov	r1, r5
   17af4:	umlal	r0, r1, fp, r6
   17af8:	cmp	r1, r5
   17afc:	movne	r2, #1
   17b00:	movne	r3, #0
   17b04:	b	17aa8 <tcgetattr@plt+0x68c8>
   17b08:	mov	r6, r0
   17b0c:	asr	r7, r0, #31
   17b10:	mov	r3, #0
   17b14:	mov	ip, #4
   17b18:	str	r3, [sp]
   17b1c:	strd	r4, [sp, #16]
   17b20:	b	17b50 <tcgetattr@plt+0x6970>
   17b24:	orrs	r3, r2, r3
   17b28:	movne	r3, #1
   17b2c:	muleq	r3, sl, r7
   17b30:	strne	r3, [sp]
   17b34:	mlaeq	r3, r6, fp, r3
   17b38:	umulleq	sl, fp, sl, r6
   17b3c:	mvnne	sl, #0
   17b40:	addeq	fp, r3, fp
   17b44:	mvnne	fp, #0
   17b48:	subs	ip, ip, #1
   17b4c:	beq	17cf0 <tcgetattr@plt+0x6b10>
   17b50:	cmp	fp, #0
   17b54:	mov	r2, #0
   17b58:	mov	r3, #0
   17b5c:	beq	17b24 <tcgetattr@plt+0x6944>
   17b60:	umull	r0, r1, sl, r6
   17b64:	mov	r5, #0
   17b68:	mov	r0, r1
   17b6c:	mov	r1, r5
   17b70:	umlal	r0, r1, fp, r6
   17b74:	cmp	r1, r5
   17b78:	movne	r2, #1
   17b7c:	movne	r3, #0
   17b80:	b	17b24 <tcgetattr@plt+0x6944>
   17b84:	mov	r6, r0
   17b88:	asr	r7, r0, #31
   17b8c:	mov	r3, #0
   17b90:	mov	ip, #5
   17b94:	str	r3, [sp]
   17b98:	strd	r4, [sp, #16]
   17b9c:	b	17bcc <tcgetattr@plt+0x69ec>
   17ba0:	orrs	r3, r2, r3
   17ba4:	movne	r3, #1
   17ba8:	muleq	r3, sl, r7
   17bac:	strne	r3, [sp]
   17bb0:	mlaeq	r3, r6, fp, r3
   17bb4:	umulleq	sl, fp, sl, r6
   17bb8:	mvnne	sl, #0
   17bbc:	addeq	fp, r3, fp
   17bc0:	mvnne	fp, #0
   17bc4:	subs	ip, ip, #1
   17bc8:	beq	17cf0 <tcgetattr@plt+0x6b10>
   17bcc:	cmp	fp, #0
   17bd0:	mov	r2, #0
   17bd4:	mov	r3, #0
   17bd8:	beq	17ba0 <tcgetattr@plt+0x69c0>
   17bdc:	umull	r0, r1, sl, r6
   17be0:	mov	r5, #0
   17be4:	mov	r0, r1
   17be8:	mov	r1, r5
   17bec:	umlal	r0, r1, fp, r6
   17bf0:	cmp	r1, r5
   17bf4:	movne	r2, #1
   17bf8:	movne	r3, #0
   17bfc:	b	17ba0 <tcgetattr@plt+0x69c0>
   17c00:	asr	r1, r0, #31
   17c04:	cmp	fp, #0
   17c08:	mov	r6, #0
   17c0c:	mov	r7, #0
   17c10:	bne	17d64 <tcgetattr@plt+0x6b84>
   17c14:	orrs	r3, r6, r7
   17c18:	bne	17908 <tcgetattr@plt+0x6728>
   17c1c:	umull	r2, r3, sl, r0
   17c20:	mul	ip, sl, r1
   17c24:	strd	r2, [sp]
   17c28:	mla	r3, r0, fp, ip
   17c2c:	ldr	r2, [sp, #4]
   17c30:	mov	sl, r6
   17c34:	add	ip, r3, r2
   17c38:	cmp	ip, #0
   17c3c:	mov	fp, r7
   17c40:	str	ip, [sp, #4]
   17c44:	bne	17d8c <tcgetattr@plt+0x6bac>
   17c48:	orrs	r3, sl, fp
   17c4c:	bne	17908 <tcgetattr@plt+0x6728>
   17c50:	ldrd	r6, [sp]
   17c54:	mul	r3, r6, r1
   17c58:	umull	sl, fp, r6, r0
   17c5c:	mla	r0, r0, r7, r3
   17c60:	add	fp, r0, fp
   17c64:	b	178a0 <tcgetattr@plt+0x66c0>
   17c68:	mov	lr, #1
   17c6c:	b	178a0 <tcgetattr@plt+0x66c0>
   17c70:	mov	lr, #1
   17c74:	mov	r6, #1024	; 0x400
   17c78:	mov	r7, #0
   17c7c:	b	179e8 <tcgetattr@plt+0x6808>
   17c80:	mov	lr, #1
   17c84:	mov	r6, #1024	; 0x400
   17c88:	mov	r7, #0
   17c8c:	b	17a94 <tcgetattr@plt+0x68b4>
   17c90:	mov	lr, #1
   17c94:	mov	r6, #1024	; 0x400
   17c98:	mov	r7, #0
   17c9c:	b	17b10 <tcgetattr@plt+0x6930>
   17ca0:	mov	lr, #1
   17ca4:	mov	r6, #1024	; 0x400
   17ca8:	mov	r7, #0
   17cac:	b	17b8c <tcgetattr@plt+0x69ac>
   17cb0:	mov	lr, #1
   17cb4:	mov	r0, #1024	; 0x400
   17cb8:	mov	r1, #0
   17cbc:	b	17c04 <tcgetattr@plt+0x6a24>
   17cc0:	mov	lr, #1
   17cc4:	mov	r0, #1024	; 0x400
   17cc8:	mov	r1, #0
   17ccc:	b	17a60 <tcgetattr@plt+0x6880>
   17cd0:	mov	lr, #1
   17cd4:	mov	r0, #1024	; 0x400
   17cd8:	mov	r1, #0
   17cdc:	b	17810 <tcgetattr@plt+0x6630>
   17ce0:	mov	lr, #1
   17ce4:	mov	r6, #1024	; 0x400
   17ce8:	mov	r7, #0
   17cec:	b	1796c <tcgetattr@plt+0x678c>
   17cf0:	ldrd	r4, [sp, #16]
   17cf4:	ldr	r3, [sp]
   17cf8:	b	1789c <tcgetattr@plt+0x66bc>
   17cfc:	mov	lr, #2
   17d00:	mov	r0, #1000	; 0x3e8
   17d04:	b	17724 <tcgetattr@plt+0x6544>
   17d08:	umull	r2, r3, sl, r0
   17d0c:	str	r3, [sp]
   17d10:	mov	r3, #0
   17d14:	str	r3, [sp, #4]
   17d18:	ldrd	r2, [sp]
   17d1c:	umlal	r2, r3, fp, r0
   17d20:	cmp	r3, #0
   17d24:	movne	r6, #1
   17d28:	movne	r7, #0
   17d2c:	b	17a70 <tcgetattr@plt+0x6890>
   17d30:	mov	r3, #1
   17d34:	mvn	sl, #0
   17d38:	mvn	fp, #0
   17d3c:	b	1789c <tcgetattr@plt+0x66bc>
   17d40:	umull	r2, r3, sl, r0
   17d44:	mov	r7, #0
   17d48:	mov	r6, r3
   17d4c:	umlal	r6, r7, fp, r0
   17d50:	cmp	r7, #0
   17d54:	movne	r2, #1
   17d58:	movne	r3, #0
   17d5c:	strdne	r2, [sp]
   17d60:	b	17824 <tcgetattr@plt+0x6644>
   17d64:	umull	r2, r3, sl, r0
   17d68:	str	r3, [sp]
   17d6c:	mov	r3, #0
   17d70:	str	r3, [sp, #4]
   17d74:	ldrd	r2, [sp]
   17d78:	umlal	r2, r3, fp, r0
   17d7c:	cmp	r3, #0
   17d80:	movne	r6, #1
   17d84:	movne	r7, #0
   17d88:	b	17c14 <tcgetattr@plt+0x6a34>
   17d8c:	ldr	r3, [sp]
   17d90:	mov	r7, #0
   17d94:	umull	r2, r3, r3, r0
   17d98:	mov	r6, r3
   17d9c:	umlal	r6, r7, ip, r0
   17da0:	cmp	r7, #0
   17da4:	movne	sl, #1
   17da8:	movne	fp, #0
   17dac:	b	17c48 <tcgetattr@plt+0x6a68>
   17db0:	ldr	r3, [sp]
   17db4:	mov	r7, #0
   17db8:	umull	r2, r3, r3, r0
   17dbc:	mov	r6, r3
   17dc0:	umlal	r6, r7, ip, r0
   17dc4:	cmp	r7, #0
   17dc8:	movne	sl, #1
   17dcc:	movne	fp, #0
   17dd0:	b	1787c <tcgetattr@plt+0x669c>
   17dd4:	umull	r2, r3, r6, r0
   17dd8:	str	r3, [sp]
   17ddc:	mov	r3, #0
   17de0:	str	r3, [sp, #4]
   17de4:	ldrd	r2, [sp]
   17de8:	umlal	r2, r3, ip, r0
   17dec:	cmp	r3, #0
   17df0:	movne	sl, #1
   17df4:	movne	fp, #0
   17df8:	b	17850 <tcgetattr@plt+0x6670>
   17dfc:	bl	10fa0 <__stack_chk_fail@plt>
   17e00:	ldr	r3, [pc, #16]	; 17e18 <tcgetattr@plt+0x6c38>
   17e04:	mov	r2, #96	; 0x60
   17e08:	ldr	r1, [pc, #12]	; 17e1c <tcgetattr@plt+0x6c3c>
   17e0c:	ldr	r0, [pc, #12]	; 17e20 <tcgetattr@plt+0x6c40>
   17e10:	bl	111d4 <__assert_fail@plt>
   17e14:	andeq	sp, r2, r8, lsl #30
   17e18:	andeq	sp, r1, r4, lsl fp
   17e1c:	ldrdeq	sp, [r1], -ip
   17e20:	andeq	sp, r1, ip, ror #21
   17e24:	push	{r1, r2, r3}
   17e28:	push	{r4, r5, r6, r7, r8, lr}
   17e2c:	sub	sp, sp, #12
   17e30:	ldr	r4, [pc, #300]	; 17f64 <tcgetattr@plt+0x6d84>
   17e34:	ldr	r3, [pc, #300]	; 17f68 <tcgetattr@plt+0x6d88>
   17e38:	ldr	r1, [sp, #36]	; 0x24
   17e3c:	ldr	r2, [r4]
   17e40:	cmp	r1, r3
   17e44:	add	r3, sp, #40	; 0x28
   17e48:	str	r2, [sp, #4]
   17e4c:	str	r3, [sp]
   17e50:	bne	17f1c <tcgetattr@plt+0x6d3c>
   17e54:	ldr	r6, [pc, #272]	; 17f6c <tcgetattr@plt+0x6d8c>
   17e58:	add	r3, sp, #44	; 0x2c
   17e5c:	str	r3, [sp]
   17e60:	ldr	r3, [r6]
   17e64:	ldr	r7, [sp, #40]	; 0x28
   17e68:	cmp	r3, #0
   17e6c:	blt	17eb0 <tcgetattr@plt+0x6cd0>
   17e70:	mov	r2, r7
   17e74:	mov	r8, r0
   17e78:	bl	1115c <fcntl64@plt>
   17e7c:	subs	r5, r0, #0
   17e80:	blt	17f2c <tcgetattr@plt+0x6d4c>
   17e84:	mov	r3, #1
   17e88:	str	r3, [r6]
   17e8c:	ldr	r2, [sp, #4]
   17e90:	ldr	r3, [r4]
   17e94:	mov	r0, r5
   17e98:	cmp	r2, r3
   17e9c:	bne	17f60 <tcgetattr@plt+0x6d80>
   17ea0:	add	sp, sp, #12
   17ea4:	pop	{r4, r5, r6, r7, r8, lr}
   17ea8:	add	sp, sp, #12
   17eac:	bx	lr
   17eb0:	mov	r2, r7
   17eb4:	mov	r1, #0
   17eb8:	bl	17e24 <tcgetattr@plt+0x6c44>
   17ebc:	subs	r5, r0, #0
   17ec0:	blt	17e8c <tcgetattr@plt+0x6cac>
   17ec4:	ldr	r3, [r6]
   17ec8:	cmn	r3, #1
   17ecc:	bne	17e8c <tcgetattr@plt+0x6cac>
   17ed0:	mov	r1, #1
   17ed4:	mov	r0, r5
   17ed8:	bl	1115c <fcntl64@plt>
   17edc:	subs	r2, r0, #0
   17ee0:	blt	17efc <tcgetattr@plt+0x6d1c>
   17ee4:	orr	r2, r2, #1
   17ee8:	mov	r1, #2
   17eec:	mov	r0, r5
   17ef0:	bl	1115c <fcntl64@plt>
   17ef4:	cmn	r0, #1
   17ef8:	bne	17e8c <tcgetattr@plt+0x6cac>
   17efc:	bl	110fc <__errno_location@plt>
   17f00:	mov	r6, r0
   17f04:	mov	r0, r5
   17f08:	ldr	r7, [r6]
   17f0c:	mvn	r5, #0
   17f10:	bl	111bc <close@plt>
   17f14:	str	r7, [r6]
   17f18:	b	17e8c <tcgetattr@plt+0x6cac>
   17f1c:	ldr	r2, [sp, #40]	; 0x28
   17f20:	bl	1115c <fcntl64@plt>
   17f24:	mov	r5, r0
   17f28:	b	17e8c <tcgetattr@plt+0x6cac>
   17f2c:	bl	110fc <__errno_location@plt>
   17f30:	ldr	r3, [r0]
   17f34:	cmp	r3, #22
   17f38:	bne	17e84 <tcgetattr@plt+0x6ca4>
   17f3c:	mov	r2, r7
   17f40:	mov	r0, r8
   17f44:	mov	r1, #0
   17f48:	bl	17e24 <tcgetattr@plt+0x6c44>
   17f4c:	subs	r5, r0, #0
   17f50:	mvnge	r3, #0
   17f54:	strge	r3, [r6]
   17f58:	bge	17ed0 <tcgetattr@plt+0x6cf0>
   17f5c:	b	17e8c <tcgetattr@plt+0x6cac>
   17f60:	bl	10fa0 <__stack_chk_fail@plt>
   17f64:	andeq	sp, r2, r8, lsl #30
   17f68:	andeq	r0, r0, r6, lsl #8
   17f6c:	andeq	lr, r2, ip, lsl #7
   17f70:	push	{r4, r5, r6, r7, r8, lr}
   17f74:	subs	r7, r0, #0
   17f78:	ldr	r5, [pc, #108]	; 17fec <tcgetattr@plt+0x6e0c>
   17f7c:	sub	sp, sp, #8
   17f80:	mov	r8, r1
   17f84:	ldr	r1, [r5]
   17f88:	moveq	r7, sp
   17f8c:	str	r1, [sp, #4]
   17f90:	mov	r0, r7
   17f94:	mov	r1, r8
   17f98:	mov	r6, r2
   17f9c:	bl	1103c <mbrtowc@plt>
   17fa0:	cmp	r6, #0
   17fa4:	cmnne	r0, #3
   17fa8:	mov	r4, r0
   17fac:	bhi	17fcc <tcgetattr@plt+0x6dec>
   17fb0:	ldr	r2, [sp, #4]
   17fb4:	ldr	r3, [r5]
   17fb8:	mov	r0, r4
   17fbc:	cmp	r2, r3
   17fc0:	bne	17fe8 <tcgetattr@plt+0x6e08>
   17fc4:	add	sp, sp, #8
   17fc8:	pop	{r4, r5, r6, r7, r8, pc}
   17fcc:	mov	r0, #0
   17fd0:	bl	180ec <tcgetattr@plt+0x6f0c>
   17fd4:	cmp	r0, #0
   17fd8:	moveq	r4, #1
   17fdc:	ldrbeq	r3, [r8]
   17fe0:	streq	r3, [r7]
   17fe4:	b	17fb0 <tcgetattr@plt+0x6dd0>
   17fe8:	bl	10fa0 <__stack_chk_fail@plt>
   17fec:	andeq	sp, r2, r8, lsl #30
   17ff0:	push	{r4, r5, lr}
   17ff4:	sub	sp, sp, #12
   17ff8:	ldr	r4, [pc, #116]	; 18074 <tcgetattr@plt+0x6e94>
   17ffc:	mov	r3, r2
   18000:	mov	r5, r0
   18004:	ldr	ip, [r4]
   18008:	mov	r2, r1
   1800c:	mov	r0, #0
   18010:	mov	r1, sp
   18014:	str	ip, [sp, #4]
   18018:	bl	1830c <tcgetattr@plt+0x712c>
   1801c:	subs	r2, r0, #0
   18020:	beq	18050 <tcgetattr@plt+0x6e70>
   18024:	ldr	r3, [sp]
   18028:	cmp	r3, #0
   1802c:	strge	r2, [r5]
   18030:	blt	18058 <tcgetattr@plt+0x6e78>
   18034:	ldr	r1, [sp, #4]
   18038:	ldr	r2, [r4]
   1803c:	mov	r0, r3
   18040:	cmp	r1, r2
   18044:	bne	18070 <tcgetattr@plt+0x6e90>
   18048:	add	sp, sp, #12
   1804c:	pop	{r4, r5, pc}
   18050:	mvn	r3, #0
   18054:	b	18034 <tcgetattr@plt+0x6e54>
   18058:	bl	10f4c <free@plt>
   1805c:	bl	110fc <__errno_location@plt>
   18060:	mov	r2, #75	; 0x4b
   18064:	mvn	r3, #0
   18068:	str	r2, [r0]
   1806c:	b	18034 <tcgetattr@plt+0x6e54>
   18070:	bl	10fa0 <__stack_chk_fail@plt>
   18074:	andeq	sp, r2, r8, lsl #30
   18078:	push	{r4, r5, r6, lr}
   1807c:	mov	r4, r0
   18080:	bl	11030 <__fpending@plt>
   18084:	ldr	r5, [r4]
   18088:	and	r5, r5, #32
   1808c:	mov	r6, r0
   18090:	mov	r0, r4
   18094:	bl	1816c <tcgetattr@plt+0x6f8c>
   18098:	cmp	r5, #0
   1809c:	mov	r4, r0
   180a0:	bne	180cc <tcgetattr@plt+0x6eec>
   180a4:	cmp	r0, #0
   180a8:	beq	180c4 <tcgetattr@plt+0x6ee4>
   180ac:	cmp	r6, #0
   180b0:	bne	180e4 <tcgetattr@plt+0x6f04>
   180b4:	bl	110fc <__errno_location@plt>
   180b8:	ldr	r4, [r0]
   180bc:	subs	r4, r4, #9
   180c0:	mvnne	r4, #0
   180c4:	mov	r0, r4
   180c8:	pop	{r4, r5, r6, pc}
   180cc:	cmp	r0, #0
   180d0:	bne	180e4 <tcgetattr@plt+0x6f04>
   180d4:	bl	110fc <__errno_location@plt>
   180d8:	str	r4, [r0]
   180dc:	mvn	r4, #0
   180e0:	b	180c4 <tcgetattr@plt+0x6ee4>
   180e4:	mvn	r4, #0
   180e8:	b	180c4 <tcgetattr@plt+0x6ee4>
   180ec:	push	{r4, lr}
   180f0:	mov	r1, #0
   180f4:	bl	11174 <setlocale@plt>
   180f8:	subs	r4, r0, #0
   180fc:	beq	18128 <tcgetattr@plt+0x6f48>
   18100:	ldr	r1, [pc, #40]	; 18130 <tcgetattr@plt+0x6f50>
   18104:	bl	10f28 <strcmp@plt>
   18108:	cmp	r0, #0
   1810c:	popeq	{r4, pc}
   18110:	mov	r0, r4
   18114:	ldr	r1, [pc, #24]	; 18134 <tcgetattr@plt+0x6f54>
   18118:	bl	10f28 <strcmp@plt>
   1811c:	adds	r0, r0, #0
   18120:	movne	r0, #1
   18124:	pop	{r4, pc}
   18128:	mov	r0, #1
   1812c:	pop	{r4, pc}
   18130:	andeq	sp, r1, r0, lsr #22
   18134:	andeq	sp, r1, r4, lsr #22
   18138:	push	{r4, lr}
   1813c:	mov	r0, #14
   18140:	bl	1118c <nl_langinfo@plt>
   18144:	cmp	r0, #0
   18148:	beq	18160 <tcgetattr@plt+0x6f80>
   1814c:	ldrb	r2, [r0]
   18150:	ldr	r3, [pc, #16]	; 18168 <tcgetattr@plt+0x6f88>
   18154:	cmp	r2, #0
   18158:	moveq	r0, r3
   1815c:	pop	{r4, pc}
   18160:	ldr	r0, [pc]	; 18168 <tcgetattr@plt+0x6f88>
   18164:	pop	{r4, pc}
   18168:	andeq	sp, r1, ip, lsr #22
   1816c:	push	{r4, r5, lr}
   18170:	sub	sp, sp, #12
   18174:	mov	r4, r0
   18178:	bl	1112c <fileno@plt>
   1817c:	cmp	r0, #0
   18180:	mov	r0, r4
   18184:	blt	18200 <tcgetattr@plt+0x7020>
   18188:	bl	11084 <__freading@plt>
   1818c:	cmp	r0, #0
   18190:	bne	181cc <tcgetattr@plt+0x6fec>
   18194:	mov	r0, r4
   18198:	bl	1820c <tcgetattr@plt+0x702c>
   1819c:	cmp	r0, #0
   181a0:	beq	181fc <tcgetattr@plt+0x701c>
   181a4:	bl	110fc <__errno_location@plt>
   181a8:	mov	r5, r0
   181ac:	mov	r0, r4
   181b0:	ldr	r4, [r5]
   181b4:	bl	11144 <fclose@plt>
   181b8:	cmp	r4, #0
   181bc:	mvnne	r0, #0
   181c0:	strne	r4, [r5]
   181c4:	add	sp, sp, #12
   181c8:	pop	{r4, r5, pc}
   181cc:	mov	r0, r4
   181d0:	bl	1112c <fileno@plt>
   181d4:	mov	r3, #1
   181d8:	str	r3, [sp]
   181dc:	mov	r2, #0
   181e0:	mov	r3, #0
   181e4:	bl	1100c <lseek64@plt>
   181e8:	mvn	r3, #0
   181ec:	mvn	r2, #0
   181f0:	cmp	r1, r3
   181f4:	cmpeq	r0, r2
   181f8:	bne	18194 <tcgetattr@plt+0x6fb4>
   181fc:	mov	r0, r4
   18200:	add	sp, sp, #12
   18204:	pop	{r4, r5, lr}
   18208:	b	11144 <fclose@plt>
   1820c:	push	{r4, lr}
   18210:	subs	r4, r0, #0
   18214:	sub	sp, sp, #8
   18218:	beq	18234 <tcgetattr@plt+0x7054>
   1821c:	bl	11084 <__freading@plt>
   18220:	cmp	r0, #0
   18224:	beq	18234 <tcgetattr@plt+0x7054>
   18228:	ldr	r3, [r4]
   1822c:	tst	r3, #256	; 0x100
   18230:	bne	18244 <tcgetattr@plt+0x7064>
   18234:	mov	r0, r4
   18238:	add	sp, sp, #8
   1823c:	pop	{r4, lr}
   18240:	b	10f40 <fflush@plt>
   18244:	mov	r3, #1
   18248:	str	r3, [sp]
   1824c:	mov	r2, #0
   18250:	mov	r3, #0
   18254:	mov	r0, r4
   18258:	bl	1826c <tcgetattr@plt+0x708c>
   1825c:	mov	r0, r4
   18260:	add	sp, sp, #8
   18264:	pop	{r4, lr}
   18268:	b	10f40 <fflush@plt>
   1826c:	push	{r4, r5, r6, r7, r8, lr}
   18270:	sub	sp, sp, #8
   18274:	ldmib	r0, {ip, lr}
   18278:	mov	r4, r0
   1827c:	ldr	r5, [sp, #32]
   18280:	cmp	lr, ip
   18284:	beq	1829c <tcgetattr@plt+0x70bc>
   18288:	str	r5, [sp, #32]
   1828c:	mov	r0, r4
   18290:	add	sp, sp, #8
   18294:	pop	{r4, r5, r6, r7, r8, lr}
   18298:	b	11150 <fseeko64@plt>
   1829c:	ldr	lr, [r0, #20]
   182a0:	ldr	ip, [r0, #16]
   182a4:	cmp	lr, ip
   182a8:	bne	18288 <tcgetattr@plt+0x70a8>
   182ac:	ldr	r8, [r0, #36]	; 0x24
   182b0:	cmp	r8, #0
   182b4:	bne	18288 <tcgetattr@plt+0x70a8>
   182b8:	mov	r6, r2
   182bc:	mov	r7, r3
   182c0:	bl	1112c <fileno@plt>
   182c4:	mov	r2, r6
   182c8:	mov	r3, r7
   182cc:	str	r5, [sp]
   182d0:	bl	1100c <lseek64@plt>
   182d4:	mvn	r3, #0
   182d8:	mvn	r2, #0
   182dc:	cmp	r1, r3
   182e0:	cmpeq	r0, r2
   182e4:	beq	18304 <tcgetattr@plt+0x7124>
   182e8:	ldr	r3, [r4]
   182ec:	strd	r0, [r4, #80]	; 0x50
   182f0:	mov	r0, r8
   182f4:	bic	r3, r3, #16
   182f8:	str	r3, [r4]
   182fc:	add	sp, sp, #8
   18300:	pop	{r4, r5, r6, r7, r8, pc}
   18304:	mvn	r0, #0
   18308:	b	182fc <tcgetattr@plt+0x711c>
   1830c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18310:	mov	r9, r2
   18314:	ldr	r2, [pc, #3592]	; 19124 <tcgetattr@plt+0x7f44>
   18318:	add	fp, sp, #32
   1831c:	sub	sp, sp, #540	; 0x21c
   18320:	ldr	ip, [r2]
   18324:	str	r0, [fp, #-504]	; 0xfffffe08
   18328:	str	r1, [fp, #-532]	; 0xfffffdec
   1832c:	mov	r0, r9
   18330:	sub	r2, fp, #484	; 0x1e4
   18334:	sub	r1, fp, #364	; 0x16c
   18338:	mov	r4, r3
   1833c:	str	ip, [fp, #-40]	; 0xffffffd8
   18340:	bl	1925c <tcgetattr@plt+0x807c>
   18344:	cmp	r0, #0
   18348:	blt	18920 <tcgetattr@plt+0x7740>
   1834c:	sub	r1, fp, #484	; 0x1e4
   18350:	mov	r0, r4
   18354:	bl	19128 <tcgetattr@plt+0x7f48>
   18358:	cmp	r0, #0
   1835c:	blt	18edc <tcgetattr@plt+0x7cfc>
   18360:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   18364:	ldr	r3, [fp, #-352]	; 0xfffffea0
   18368:	adds	r2, r2, #7
   1836c:	mvncs	r2, #0
   18370:	adds	r3, r3, r2
   18374:	bcs	18914 <tcgetattr@plt+0x7734>
   18378:	mov	r0, #6
   1837c:	adds	r0, r3, r0
   18380:	bcs	18914 <tcgetattr@plt+0x7734>
   18384:	cmp	r0, #4000	; 0xfa0
   18388:	bcc	185b8 <tcgetattr@plt+0x73d8>
   1838c:	cmn	r0, #1
   18390:	beq	18914 <tcgetattr@plt+0x7734>
   18394:	bl	1106c <malloc@plt>
   18398:	subs	r3, r0, #0
   1839c:	str	r3, [fp, #-516]	; 0xfffffdfc
   183a0:	beq	18914 <tcgetattr@plt+0x7734>
   183a4:	str	r3, [fp, #-536]	; 0xfffffde8
   183a8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   183ac:	ldr	sl, [fp, #-360]	; 0xfffffe98
   183b0:	cmp	r3, #0
   183b4:	ldr	r5, [fp, #-504]	; 0xfffffe08
   183b8:	ldrne	r3, [fp, #-532]	; 0xfffffdec
   183bc:	ldreq	r6, [fp, #-504]	; 0xfffffe08
   183c0:	mov	r4, #0
   183c4:	ldrne	r6, [r3]
   183c8:	mov	r3, r5
   183cc:	ldr	r5, [sl]
   183d0:	str	r4, [fp, #-528]	; 0xfffffdf0
   183d4:	cmp	r5, r9
   183d8:	beq	18830 <tcgetattr@plt+0x7650>
   183dc:	sub	r5, r5, r9
   183e0:	adds	r2, r4, r5
   183e4:	mov	r7, r2
   183e8:	bcs	18838 <tcgetattr@plt+0x7658>
   183ec:	cmp	r6, r2
   183f0:	bcs	18464 <tcgetattr@plt+0x7284>
   183f4:	cmp	r6, #0
   183f8:	bne	18928 <tcgetattr@plt+0x7748>
   183fc:	cmp	r2, #12
   18400:	movls	r6, #12
   18404:	bhi	18938 <tcgetattr@plt+0x7758>
   18408:	ldr	r2, [fp, #-504]	; 0xfffffe08
   1840c:	cmp	r3, r2
   18410:	cmpne	r3, #0
   18414:	sub	r8, r3, r2
   18418:	clz	r8, r8
   1841c:	lsr	r8, r8, #5
   18420:	bne	188cc <tcgetattr@plt+0x76ec>
   18424:	mov	r0, r6
   18428:	str	r3, [fp, #-508]	; 0xfffffe04
   1842c:	bl	1106c <malloc@plt>
   18430:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18434:	subs	ip, r0, #0
   18438:	beq	18cf0 <tcgetattr@plt+0x7b10>
   1843c:	cmp	r4, #0
   18440:	moveq	r8, #0
   18444:	cmp	r8, #0
   18448:	moveq	r3, ip
   1844c:	beq	18464 <tcgetattr@plt+0x7284>
   18450:	mov	r1, r3
   18454:	mov	r2, r4
   18458:	str	ip, [fp, #-508]	; 0xfffffe04
   1845c:	bl	10f64 <memcpy@plt>
   18460:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18464:	add	r0, r3, r4
   18468:	mov	r2, r5
   1846c:	mov	r1, r9
   18470:	str	r3, [fp, #-508]	; 0xfffffe04
   18474:	bl	10f64 <memcpy@plt>
   18478:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1847c:	ldr	r2, [fp, #-364]	; 0xfffffe94
   18480:	ldr	r1, [fp, #-528]	; 0xfffffdf0
   18484:	cmp	r2, r1
   18488:	beq	18fc4 <tcgetattr@plt+0x7de4>
   1848c:	ldrb	r1, [sl, #36]	; 0x24
   18490:	ldr	r2, [sl, #40]	; 0x28
   18494:	cmp	r1, #37	; 0x25
   18498:	beq	18778 <tcgetattr@plt+0x7598>
   1849c:	cmn	r2, #1
   184a0:	beq	19120 <tcgetattr@plt+0x7f40>
   184a4:	ldr	r9, [fp, #-480]	; 0xfffffe20
   184a8:	cmp	r1, #110	; 0x6e
   184ac:	add	r1, r9, r2, lsl #4
   184b0:	ldr	r5, [r9, r2, lsl #4]
   184b4:	beq	188f0 <tcgetattr@plt+0x7710>
   184b8:	ldr	r2, [sl, #8]
   184bc:	ldr	r0, [fp, #-516]	; 0xfffffdfc
   184c0:	tst	r2, #1
   184c4:	mov	r1, #37	; 0x25
   184c8:	strb	r1, [r0]
   184cc:	ldrne	r0, [fp, #-516]	; 0xfffffdfc
   184d0:	movne	r1, #39	; 0x27
   184d4:	addne	r4, r0, #2
   184d8:	strbne	r1, [r0, #1]
   184dc:	addeq	r4, r0, #1
   184e0:	tst	r2, #2
   184e4:	movne	r1, #45	; 0x2d
   184e8:	strbne	r1, [r4], #1
   184ec:	tst	r2, #4
   184f0:	movne	r1, #43	; 0x2b
   184f4:	strbne	r1, [r4], #1
   184f8:	tst	r2, #8
   184fc:	movne	r1, #32
   18500:	strbne	r1, [r4], #1
   18504:	tst	r2, #16
   18508:	movne	r1, #35	; 0x23
   1850c:	strbne	r1, [r4], #1
   18510:	tst	r2, #64	; 0x40
   18514:	movne	r1, #73	; 0x49
   18518:	strbne	r1, [r4], #1
   1851c:	tst	r2, #32
   18520:	movne	r2, #48	; 0x30
   18524:	strbne	r2, [r4], #1
   18528:	ldr	r1, [sl, #12]
   1852c:	ldr	r8, [sl, #16]
   18530:	cmp	r1, r8
   18534:	beq	18554 <tcgetattr@plt+0x7374>
   18538:	sub	r8, r8, r1
   1853c:	mov	r0, r4
   18540:	mov	r2, r8
   18544:	str	r3, [fp, #-508]	; 0xfffffe04
   18548:	bl	10f64 <memcpy@plt>
   1854c:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18550:	add	r4, r4, r8
   18554:	ldr	r1, [sl, #24]
   18558:	ldr	r8, [sl, #28]
   1855c:	cmp	r1, r8
   18560:	beq	18580 <tcgetattr@plt+0x73a0>
   18564:	sub	r8, r8, r1
   18568:	mov	r0, r4
   1856c:	mov	r2, r8
   18570:	str	r3, [fp, #-508]	; 0xfffffe04
   18574:	bl	10f64 <memcpy@plt>
   18578:	ldr	r3, [fp, #-508]	; 0xfffffe04
   1857c:	add	r4, r4, r8
   18580:	sub	r2, r5, #7
   18584:	cmp	r2, #9
   18588:	ldrls	pc, [pc, r2, lsl #2]
   1858c:	b	185e8 <tcgetattr@plt+0x7408>
   18590:	andeq	r8, r1, r0, ror #11
   18594:	andeq	r8, r1, r0, ror #11
   18598:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1859c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   185a0:	andeq	r8, r1, r8, ror #11
   185a4:	andeq	r8, r1, r8, asr #18
   185a8:	andeq	r8, r1, r8, ror #11
   185ac:	andeq	r8, r1, r0, ror #11
   185b0:	andeq	r8, r1, r8, ror #11
   185b4:	andeq	r8, r1, r0, ror #11
   185b8:	add	r3, r3, #13
   185bc:	bic	r3, r3, #7
   185c0:	sub	sp, sp, r3
   185c4:	add	r3, sp, #32
   185c8:	str	r3, [fp, #-516]	; 0xfffffdfc
   185cc:	mov	r3, #0
   185d0:	str	r3, [fp, #-536]	; 0xfffffde8
   185d4:	b	183a8 <tcgetattr@plt+0x71c8>
   185d8:	mov	r2, #108	; 0x6c
   185dc:	strb	r2, [r4], #1
   185e0:	mov	r2, #108	; 0x6c
   185e4:	strb	r2, [r4], #1
   185e8:	ldrb	r2, [sl, #36]	; 0x24
   185ec:	mov	r1, #0
   185f0:	strb	r1, [r4, #1]
   185f4:	strb	r2, [r4]
   185f8:	ldr	r2, [sl, #20]
   185fc:	cmn	r2, #1
   18600:	beq	18da0 <tcgetattr@plt+0x7bc0>
   18604:	ldr	r1, [r9, r2, lsl #4]
   18608:	add	r2, r9, r2, lsl #4
   1860c:	cmp	r1, #5
   18610:	bne	19120 <tcgetattr@plt+0x7f40>
   18614:	ldr	r2, [r2, #8]
   18618:	mov	r8, #1
   1861c:	str	r2, [fp, #-492]	; 0xfffffe14
   18620:	ldr	r2, [sl, #32]
   18624:	cmn	r2, #1
   18628:	beq	18650 <tcgetattr@plt+0x7470>
   1862c:	ldr	r1, [r9, r2, lsl #4]
   18630:	add	r9, r9, r2, lsl #4
   18634:	cmp	r1, #5
   18638:	bne	19120 <tcgetattr@plt+0x7f40>
   1863c:	sub	r2, fp, #36	; 0x24
   18640:	add	r2, r2, r8, lsl #2
   18644:	ldr	r1, [r9, #8]
   18648:	add	r8, r8, #1
   1864c:	str	r1, [r2, #-456]	; 0xfffffe38
   18650:	mov	r2, #2
   18654:	adds	r2, r7, r2
   18658:	str	r2, [fp, #-524]	; 0xfffffdf4
   1865c:	bcs	18dd8 <tcgetattr@plt+0x7bf8>
   18660:	cmp	r6, r2
   18664:	bcs	18de0 <tcgetattr@plt+0x7c00>
   18668:	cmp	r6, #0
   1866c:	bne	18c9c <tcgetattr@plt+0x7abc>
   18670:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   18674:	cmp	r2, #12
   18678:	movls	r6, #12
   1867c:	bhi	18cb0 <tcgetattr@plt+0x7ad0>
   18680:	ldr	r1, [fp, #-504]	; 0xfffffe08
   18684:	sub	r2, r3, r1
   18688:	cmp	r3, r1
   1868c:	cmpne	r3, #0
   18690:	clz	r2, r2
   18694:	lsr	r2, r2, #5
   18698:	str	r2, [fp, #-508]	; 0xfffffe04
   1869c:	bne	18da8 <tcgetattr@plt+0x7bc8>
   186a0:	mov	r0, r6
   186a4:	str	r3, [fp, #-512]	; 0xfffffe00
   186a8:	bl	1106c <malloc@plt>
   186ac:	ldr	r3, [fp, #-512]	; 0xfffffe00
   186b0:	ldr	r2, [fp, #-508]	; 0xfffffe04
   186b4:	subs	r9, r0, #0
   186b8:	beq	18cf0 <tcgetattr@plt+0x7b10>
   186bc:	cmp	r7, #0
   186c0:	moveq	r2, #0
   186c4:	cmp	r2, #0
   186c8:	beq	186d8 <tcgetattr@plt+0x74f8>
   186cc:	mov	r1, r3
   186d0:	mov	r2, r7
   186d4:	bl	10f64 <memcpy@plt>
   186d8:	mov	r3, #0
   186dc:	strb	r3, [r9, r7]
   186e0:	bl	110fc <__errno_location@plt>
   186e4:	sub	r3, r5, #1
   186e8:	str	r3, [fp, #-520]	; 0xfffffdf8
   186ec:	ldr	r3, [r0]
   186f0:	str	r0, [fp, #-508]	; 0xfffffe04
   186f4:	str	r3, [fp, #-540]	; 0xfffffde4
   186f8:	sub	r3, r6, r7
   186fc:	str	r3, [fp, #-512]	; 0xfffffe00
   18700:	ldr	r3, [fp, #-512]	; 0xfffffe00
   18704:	mvn	r2, #0
   18708:	cmp	r3, #0
   1870c:	str	r2, [fp, #-496]	; 0xfffffe10
   18710:	ldr	r2, [fp, #-508]	; 0xfffffe04
   18714:	movge	r5, r3
   18718:	ldr	r3, [fp, #-520]	; 0xfffffdf8
   1871c:	mov	r1, #0
   18720:	str	r1, [r2]
   18724:	mvnlt	r5, #-2147483648	; 0x80000000
   18728:	cmp	r3, #16
   1872c:	ldrls	pc, [pc, r3, lsl #2]
   18730:	b	19120 <tcgetattr@plt+0x7f40>
   18734:	andeq	r8, r1, ip, ror ip
   18738:	andeq	r8, r1, ip, asr ip
   1873c:	andeq	r8, r1, r0, lsl #24
   18740:			; <UNDEFINED> instruction: 0x00018bb4
   18744:	andeq	r8, r1, r4, asr r9
   18748:	andeq	r8, r1, r4, asr r9
   1874c:	andeq	r8, r1, r4, asr r9
   18750:	andeq	r8, r1, r4, asr r9
   18754:	andeq	r8, r1, r8, ror sl
   18758:	andeq	r8, r1, r8, ror sl
   1875c:	andeq	r8, r1, r8, ror #22
   18760:	andeq	r8, r1, r8, ror #22
   18764:	andeq	r8, r1, r4, asr r9
   18768:	andeq	r8, r1, r4, asr r9
   1876c:	andeq	r8, r1, r4, asr r9
   18770:	andeq	r8, r1, r4, asr r9
   18774:	andeq	r8, r1, r4, asr r9
   18778:	cmn	r2, #1
   1877c:	bne	19120 <tcgetattr@plt+0x7f40>
   18780:	mov	r2, #1
   18784:	adds	r2, r7, r2
   18788:	mov	r4, r2
   1878c:	bcs	18dc8 <tcgetattr@plt+0x7be8>
   18790:	cmp	r6, r2
   18794:	bcs	18808 <tcgetattr@plt+0x7628>
   18798:	cmp	r6, #0
   1879c:	bne	18cec <tcgetattr@plt+0x7b0c>
   187a0:	cmp	r2, #12
   187a4:	movls	r6, #12
   187a8:	bhi	18f24 <tcgetattr@plt+0x7d44>
   187ac:	ldr	r2, [fp, #-504]	; 0xfffffe08
   187b0:	cmp	r3, r2
   187b4:	cmpne	r3, #0
   187b8:	sub	r5, r3, r2
   187bc:	clz	r5, r5
   187c0:	lsr	r5, r5, #5
   187c4:	bne	18eb8 <tcgetattr@plt+0x7cd8>
   187c8:	mov	r0, r6
   187cc:	str	r3, [fp, #-508]	; 0xfffffe04
   187d0:	bl	1106c <malloc@plt>
   187d4:	ldr	r3, [fp, #-508]	; 0xfffffe04
   187d8:	subs	ip, r0, #0
   187dc:	beq	18cf0 <tcgetattr@plt+0x7b10>
   187e0:	cmp	r7, #0
   187e4:	moveq	r5, #0
   187e8:	cmp	r5, #0
   187ec:	moveq	r3, ip
   187f0:	beq	18808 <tcgetattr@plt+0x7628>
   187f4:	mov	r1, r3
   187f8:	mov	r2, r7
   187fc:	str	ip, [fp, #-508]	; 0xfffffe04
   18800:	bl	10f64 <memcpy@plt>
   18804:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18808:	mov	r2, #37	; 0x25
   1880c:	strb	r2, [r3, r7]
   18810:	ldr	r9, [sl, #4]
   18814:	add	sl, sl, #44	; 0x2c
   18818:	ldr	r2, [fp, #-528]	; 0xfffffdf0
   1881c:	ldr	r5, [sl]
   18820:	add	r2, r2, #1
   18824:	cmp	r5, r9
   18828:	str	r2, [fp, #-528]	; 0xfffffdf0
   1882c:	bne	183dc <tcgetattr@plt+0x71fc>
   18830:	mov	r7, r4
   18834:	b	1847c <tcgetattr@plt+0x729c>
   18838:	cmn	r6, #1
   1883c:	beq	18eb0 <tcgetattr@plt+0x7cd0>
   18840:	mov	r5, r3
   18844:	bl	110fc <__errno_location@plt>
   18848:	mov	r9, r5
   1884c:	str	r0, [fp, #-508]	; 0xfffffe04
   18850:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18854:	cmp	r9, r3
   18858:	cmpne	r9, #0
   1885c:	bne	18d0c <tcgetattr@plt+0x7b2c>
   18860:	ldr	r3, [fp, #-536]	; 0xfffffde8
   18864:	cmp	r3, #0
   18868:	beq	18874 <tcgetattr@plt+0x7694>
   1886c:	mov	r0, r3
   18870:	bl	10f4c <free@plt>
   18874:	ldr	r0, [fp, #-360]	; 0xfffffe98
   18878:	sub	r3, fp, #348	; 0x15c
   1887c:	cmp	r0, r3
   18880:	beq	18888 <tcgetattr@plt+0x76a8>
   18884:	bl	10f4c <free@plt>
   18888:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1888c:	sub	r3, fp, #476	; 0x1dc
   18890:	cmp	r0, r3
   18894:	beq	1889c <tcgetattr@plt+0x76bc>
   18898:	bl	10f4c <free@plt>
   1889c:	ldr	r2, [fp, #-508]	; 0xfffffe04
   188a0:	mov	r5, #0
   188a4:	mov	r3, #12
   188a8:	str	r3, [r2]
   188ac:	ldr	r3, [pc, #2160]	; 19124 <tcgetattr@plt+0x7f44>
   188b0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   188b4:	mov	r0, r5
   188b8:	ldr	r3, [r3]
   188bc:	cmp	r2, r3
   188c0:	bne	19110 <tcgetattr@plt+0x7f30>
   188c4:	sub	sp, fp, #32
   188c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188cc:	mov	r0, r3
   188d0:	mov	r1, r6
   188d4:	str	r3, [fp, #-508]	; 0xfffffe04
   188d8:	bl	10fc4 <realloc@plt>
   188dc:	ldr	r3, [fp, #-508]	; 0xfffffe04
   188e0:	cmp	r0, #0
   188e4:	beq	190a8 <tcgetattr@plt+0x7ec8>
   188e8:	mov	r3, r0
   188ec:	b	18464 <tcgetattr@plt+0x7284>
   188f0:	sub	r5, r5, #18
   188f4:	cmp	r5, #4
   188f8:	ldrls	pc, [pc, r5, lsl #2]
   188fc:	b	19120 <tcgetattr@plt+0x7f40>
   18900:	andeq	r8, r1, r0, asr #26
   18904:	andeq	r8, r1, r0, lsr sp
   18908:	ldrdeq	r8, [r1], -ip
   1890c:	ldrdeq	r8, [r1], -ip
   18910:	andeq	r8, r1, r8, lsl sp
   18914:	bl	110fc <__errno_location@plt>
   18918:	str	r0, [fp, #-508]	; 0xfffffe04
   1891c:	b	18874 <tcgetattr@plt+0x7694>
   18920:	mov	r5, #0
   18924:	b	188ac <tcgetattr@plt+0x76cc>
   18928:	blt	18cf0 <tcgetattr@plt+0x7b10>
   1892c:	lsl	r6, r6, #1
   18930:	cmp	r6, r2
   18934:	bcs	18408 <tcgetattr@plt+0x7228>
   18938:	cmn	r2, #1
   1893c:	beq	18840 <tcgetattr@plt+0x7660>
   18940:	mov	r6, r2
   18944:	b	18408 <tcgetattr@plt+0x7228>
   18948:	mov	r2, #76	; 0x4c
   1894c:	strb	r2, [r4], #1
   18950:	b	185e8 <tcgetattr@plt+0x7408>
   18954:	ldr	r2, [sl, #40]	; 0x28
   18958:	ldr	r3, [fp, #-480]	; 0xfffffe20
   1895c:	cmp	r8, #1
   18960:	add	r3, r3, r2, lsl #4
   18964:	add	r0, r9, r7
   18968:	ldr	r3, [r3, #8]
   1896c:	beq	18bd0 <tcgetattr@plt+0x79f0>
   18970:	cmp	r8, #2
   18974:	beq	18c24 <tcgetattr@plt+0x7a44>
   18978:	str	r3, [sp, #4]
   1897c:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18980:	sub	r2, fp, #496	; 0x1f0
   18984:	str	r2, [sp, #8]
   18988:	str	r3, [sp]
   1898c:	mov	r2, #1
   18990:	mvn	r3, #0
   18994:	mov	r1, r5
   18998:	bl	111c8 <__snprintf_chk@plt>
   1899c:	ldr	r2, [fp, #-496]	; 0xfffffe10
   189a0:	cmp	r2, #0
   189a4:	blt	18acc <tcgetattr@plt+0x78ec>
   189a8:	cmp	r2, r5
   189ac:	mov	r3, r2
   189b0:	bcs	189c4 <tcgetattr@plt+0x77e4>
   189b4:	add	r1, r9, r2
   189b8:	ldrb	r1, [r1, r7]
   189bc:	cmp	r1, #0
   189c0:	bne	19120 <tcgetattr@plt+0x7f40>
   189c4:	cmp	r2, r0
   189c8:	bge	189d4 <tcgetattr@plt+0x77f4>
   189cc:	mov	r3, r0
   189d0:	str	r0, [fp, #-496]	; 0xfffffe10
   189d4:	add	r2, r3, #1
   189d8:	cmp	r2, r5
   189dc:	bcc	18f34 <tcgetattr@plt+0x7d54>
   189e0:	cmn	r5, #-2147483647	; 0x80000001
   189e4:	beq	18f4c <tcgetattr@plt+0x7d6c>
   189e8:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   189ec:	add	r3, r3, r2
   189f0:	cmp	r7, r3
   189f4:	mvnhi	r3, #0
   189f8:	cmp	r6, #0
   189fc:	blt	18d50 <tcgetattr@plt+0x7b70>
   18a00:	lsl	r2, r6, #1
   18a04:	cmp	r2, r3
   18a08:	movcs	r3, r2
   18a0c:	cmp	r6, r3
   18a10:	bcs	18700 <tcgetattr@plt+0x7520>
   18a14:	cmp	r2, r3
   18a18:	bcc	18d5c <tcgetattr@plt+0x7b7c>
   18a1c:	mov	r6, r2
   18a20:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18a24:	cmp	r9, r3
   18a28:	cmpne	r9, #0
   18a2c:	sub	r5, r9, r3
   18a30:	clz	r5, r5
   18a34:	lsr	r5, r5, #5
   18a38:	bne	18d6c <tcgetattr@plt+0x7b8c>
   18a3c:	mov	r0, r6
   18a40:	bl	1106c <malloc@plt>
   18a44:	subs	r3, r0, #0
   18a48:	beq	18850 <tcgetattr@plt+0x7670>
   18a4c:	cmp	r7, #0
   18a50:	moveq	r5, #0
   18a54:	cmp	r5, #0
   18a58:	beq	18d90 <tcgetattr@plt+0x7bb0>
   18a5c:	mov	r1, r9
   18a60:	mov	r2, r7
   18a64:	mov	r9, r3
   18a68:	bl	10f64 <memcpy@plt>
   18a6c:	sub	r3, r6, r7
   18a70:	str	r3, [fp, #-512]	; 0xfffffe00
   18a74:	b	18700 <tcgetattr@plt+0x7520>
   18a78:	ldr	r2, [sl, #40]	; 0x28
   18a7c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18a80:	cmp	r8, #1
   18a84:	add	r3, r3, r2, lsl #4
   18a88:	add	r0, r9, r7
   18a8c:	ldrd	r2, [r3, #8]
   18a90:	beq	18e1c <tcgetattr@plt+0x7c3c>
   18a94:	cmp	r8, #2
   18a98:	beq	18de8 <tcgetattr@plt+0x7c08>
   18a9c:	strd	r2, [sp, #8]
   18aa0:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18aa4:	sub	r1, fp, #496	; 0x1f0
   18aa8:	str	r1, [sp, #16]
   18aac:	str	r3, [sp]
   18ab0:	mov	r2, #1
   18ab4:	mvn	r3, #0
   18ab8:	mov	r1, r5
   18abc:	bl	111c8 <__snprintf_chk@plt>
   18ac0:	ldr	r2, [fp, #-496]	; 0xfffffe10
   18ac4:	cmp	r2, #0
   18ac8:	bge	189a8 <tcgetattr@plt+0x77c8>
   18acc:	ldrb	r3, [r4, #1]
   18ad0:	cmp	r3, #0
   18ad4:	movne	r3, #0
   18ad8:	strbne	r3, [r4, #1]
   18adc:	bne	18700 <tcgetattr@plt+0x7520>
   18ae0:	cmp	r0, #0
   18ae4:	bge	189cc <tcgetattr@plt+0x77ec>
   18ae8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18aec:	ldr	r4, [r3]
   18af0:	cmp	r4, #0
   18af4:	bne	18b0c <tcgetattr@plt+0x792c>
   18af8:	ldrb	r3, [sl, #36]	; 0x24
   18afc:	and	r3, r3, #239	; 0xef
   18b00:	cmp	r3, #99	; 0x63
   18b04:	moveq	r4, #84	; 0x54
   18b08:	movne	r4, #22
   18b0c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18b10:	cmp	r9, r3
   18b14:	cmpne	r9, #0
   18b18:	bne	18fac <tcgetattr@plt+0x7dcc>
   18b1c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   18b20:	cmp	r3, #0
   18b24:	beq	18b30 <tcgetattr@plt+0x7950>
   18b28:	mov	r0, r3
   18b2c:	bl	10f4c <free@plt>
   18b30:	ldr	r0, [fp, #-360]	; 0xfffffe98
   18b34:	sub	r3, fp, #348	; 0x15c
   18b38:	cmp	r0, r3
   18b3c:	beq	18b44 <tcgetattr@plt+0x7964>
   18b40:	bl	10f4c <free@plt>
   18b44:	ldr	r0, [fp, #-480]	; 0xfffffe20
   18b48:	sub	r3, fp, #476	; 0x1dc
   18b4c:	cmp	r0, r3
   18b50:	beq	18b58 <tcgetattr@plt+0x7978>
   18b54:	bl	10f4c <free@plt>
   18b58:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18b5c:	mov	r5, #0
   18b60:	str	r4, [r3]
   18b64:	b	188ac <tcgetattr@plt+0x76cc>
   18b68:	ldr	r2, [sl, #40]	; 0x28
   18b6c:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18b70:	cmp	r8, #1
   18b74:	add	r3, r3, r2, lsl #4
   18b78:	add	r0, r9, r7
   18b7c:	ldrd	r2, [r3, #8]
   18b80:	beq	18e80 <tcgetattr@plt+0x7ca0>
   18b84:	cmp	r8, #2
   18b88:	beq	18e4c <tcgetattr@plt+0x7c6c>
   18b8c:	strd	r2, [sp, #8]
   18b90:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18b94:	sub	r1, fp, #496	; 0x1f0
   18b98:	str	r1, [sp, #16]
   18b9c:	str	r3, [sp]
   18ba0:	mov	r2, #1
   18ba4:	mvn	r3, #0
   18ba8:	mov	r1, r5
   18bac:	bl	111c8 <__snprintf_chk@plt>
   18bb0:	b	1899c <tcgetattr@plt+0x77bc>
   18bb4:	ldr	r2, [sl, #40]	; 0x28
   18bb8:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18bbc:	cmp	r8, #1
   18bc0:	add	r3, r3, r2, lsl #4
   18bc4:	add	r0, r9, r7
   18bc8:	ldrh	r3, [r3, #8]
   18bcc:	bne	18970 <tcgetattr@plt+0x7790>
   18bd0:	ldr	r2, [fp, #-492]	; 0xfffffe14
   18bd4:	str	r3, [sp, #8]
   18bd8:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18bdc:	sub	r1, fp, #496	; 0x1f0
   18be0:	str	r1, [sp, #12]
   18be4:	str	r3, [sp]
   18be8:	str	r2, [sp, #4]
   18bec:	mvn	r3, #0
   18bf0:	mov	r2, r8
   18bf4:	mov	r1, r5
   18bf8:	bl	111c8 <__snprintf_chk@plt>
   18bfc:	b	1899c <tcgetattr@plt+0x77bc>
   18c00:	ldr	r2, [sl, #40]	; 0x28
   18c04:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18c08:	cmp	r8, #1
   18c0c:	add	r3, r3, r2, lsl #4
   18c10:	add	r0, r9, r7
   18c14:	ldrsh	r3, [r3, #8]
   18c18:	beq	18bd0 <tcgetattr@plt+0x79f0>
   18c1c:	cmp	r8, #2
   18c20:	bne	18978 <tcgetattr@plt+0x7798>
   18c24:	ldr	r1, [fp, #-488]	; 0xfffffe18
   18c28:	ldr	r2, [fp, #-492]	; 0xfffffe14
   18c2c:	str	r3, [sp, #12]
   18c30:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18c34:	sub	ip, fp, #496	; 0x1f0
   18c38:	str	r3, [sp]
   18c3c:	str	r1, [sp, #8]
   18c40:	str	r2, [sp, #4]
   18c44:	str	ip, [sp, #16]
   18c48:	mvn	r3, #0
   18c4c:	mov	r2, #1
   18c50:	mov	r1, r5
   18c54:	bl	111c8 <__snprintf_chk@plt>
   18c58:	b	1899c <tcgetattr@plt+0x77bc>
   18c5c:	ldr	r2, [sl, #40]	; 0x28
   18c60:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18c64:	cmp	r8, #1
   18c68:	add	r3, r3, r2, lsl #4
   18c6c:	add	r0, r9, r7
   18c70:	ldrb	r3, [r3, #8]
   18c74:	bne	18970 <tcgetattr@plt+0x7790>
   18c78:	b	18bd0 <tcgetattr@plt+0x79f0>
   18c7c:	ldr	r2, [sl, #40]	; 0x28
   18c80:	ldr	r3, [fp, #-480]	; 0xfffffe20
   18c84:	cmp	r8, #1
   18c88:	add	r3, r3, r2, lsl #4
   18c8c:	add	r0, r9, r7
   18c90:	ldrsb	r3, [r3, #8]
   18c94:	bne	18970 <tcgetattr@plt+0x7790>
   18c98:	b	18bd0 <tcgetattr@plt+0x79f0>
   18c9c:	blt	18cf0 <tcgetattr@plt+0x7b10>
   18ca0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   18ca4:	lsl	r6, r6, #1
   18ca8:	cmp	r6, r2
   18cac:	bcs	18680 <tcgetattr@plt+0x74a0>
   18cb0:	ldr	r2, [fp, #-524]	; 0xfffffdf4
   18cb4:	mov	r1, #0
   18cb8:	cmn	r2, #1
   18cbc:	movne	r2, #0
   18cc0:	moveq	r2, #1
   18cc4:	cmp	r1, r1
   18cc8:	movne	r2, #255	; 0xff
   18ccc:	cmp	r2, r1
   18cd0:	bne	18840 <tcgetattr@plt+0x7660>
   18cd4:	ldr	r6, [fp, #-524]	; 0xfffffdf4
   18cd8:	b	18680 <tcgetattr@plt+0x74a0>
   18cdc:	ldr	r2, [r1, #8]
   18ce0:	mov	r4, r7
   18ce4:	str	r7, [r2]
   18ce8:	b	18810 <tcgetattr@plt+0x7630>
   18cec:	bge	18f18 <tcgetattr@plt+0x7d38>
   18cf0:	mov	r9, r3
   18cf4:	bl	110fc <__errno_location@plt>
   18cf8:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18cfc:	cmp	r9, r3
   18d00:	cmpne	r9, #0
   18d04:	str	r0, [fp, #-508]	; 0xfffffe04
   18d08:	beq	18860 <tcgetattr@plt+0x7680>
   18d0c:	mov	r0, r9
   18d10:	bl	10f4c <free@plt>
   18d14:	b	18860 <tcgetattr@plt+0x7680>
   18d18:	ldr	r2, [r1, #8]
   18d1c:	mov	r1, #0
   18d20:	mov	r4, r7
   18d24:	str	r7, [r2]
   18d28:	str	r1, [r2, #4]
   18d2c:	b	18810 <tcgetattr@plt+0x7630>
   18d30:	ldr	r2, [r1, #8]
   18d34:	mov	r4, r7
   18d38:	strh	r7, [r2]
   18d3c:	b	18810 <tcgetattr@plt+0x7630>
   18d40:	ldr	r2, [r1, #8]
   18d44:	mov	r4, r7
   18d48:	strb	r7, [r2]
   18d4c:	b	18810 <tcgetattr@plt+0x7630>
   18d50:	cmn	r6, #1
   18d54:	beq	18700 <tcgetattr@plt+0x7520>
   18d58:	b	18850 <tcgetattr@plt+0x7670>
   18d5c:	cmn	r3, #1
   18d60:	beq	18850 <tcgetattr@plt+0x7670>
   18d64:	mov	r6, r3
   18d68:	b	18a20 <tcgetattr@plt+0x7840>
   18d6c:	mov	r1, r6
   18d70:	mov	r0, r9
   18d74:	bl	10fc4 <realloc@plt>
   18d78:	cmp	r0, #0
   18d7c:	beq	18850 <tcgetattr@plt+0x7670>
   18d80:	sub	r3, r6, r7
   18d84:	mov	r9, r0
   18d88:	str	r3, [fp, #-512]	; 0xfffffe00
   18d8c:	b	18700 <tcgetattr@plt+0x7520>
   18d90:	mov	r9, r3
   18d94:	sub	r3, r6, r7
   18d98:	str	r3, [fp, #-512]	; 0xfffffe00
   18d9c:	b	18700 <tcgetattr@plt+0x7520>
   18da0:	mov	r8, #0
   18da4:	b	18620 <tcgetattr@plt+0x7440>
   18da8:	mov	r0, r3
   18dac:	mov	r1, r6
   18db0:	str	r3, [fp, #-508]	; 0xfffffe04
   18db4:	bl	10fc4 <realloc@plt>
   18db8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18dbc:	subs	r9, r0, #0
   18dc0:	bne	186d8 <tcgetattr@plt+0x74f8>
   18dc4:	b	18cf0 <tcgetattr@plt+0x7b10>
   18dc8:	cmn	r6, #1
   18dcc:	bne	18840 <tcgetattr@plt+0x7660>
   18dd0:	mov	r4, r6
   18dd4:	b	18808 <tcgetattr@plt+0x7628>
   18dd8:	cmn	r6, #1
   18ddc:	bne	18840 <tcgetattr@plt+0x7660>
   18de0:	mov	r9, r3
   18de4:	b	186d8 <tcgetattr@plt+0x74f8>
   18de8:	ldr	r1, [fp, #-492]	; 0xfffffe14
   18dec:	ldr	ip, [fp, #-488]	; 0xfffffe18
   18df0:	strd	r2, [sp, #16]
   18df4:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18df8:	sub	lr, fp, #496	; 0x1f0
   18dfc:	str	r3, [sp]
   18e00:	stmib	sp, {r1, ip}
   18e04:	str	lr, [sp, #24]
   18e08:	mvn	r3, #0
   18e0c:	mov	r2, #1
   18e10:	mov	r1, r5
   18e14:	bl	111c8 <__snprintf_chk@plt>
   18e18:	b	1899c <tcgetattr@plt+0x77bc>
   18e1c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   18e20:	strd	r2, [sp, #8]
   18e24:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18e28:	sub	ip, fp, #496	; 0x1f0
   18e2c:	str	r3, [sp]
   18e30:	str	r1, [sp, #4]
   18e34:	str	ip, [sp, #16]
   18e38:	mvn	r3, #0
   18e3c:	mov	r2, r8
   18e40:	mov	r1, r5
   18e44:	bl	111c8 <__snprintf_chk@plt>
   18e48:	b	1899c <tcgetattr@plt+0x77bc>
   18e4c:	ldr	r1, [fp, #-492]	; 0xfffffe14
   18e50:	ldr	ip, [fp, #-488]	; 0xfffffe18
   18e54:	strd	r2, [sp, #16]
   18e58:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18e5c:	sub	lr, fp, #496	; 0x1f0
   18e60:	str	r3, [sp]
   18e64:	stmib	sp, {r1, ip}
   18e68:	str	lr, [sp, #24]
   18e6c:	mvn	r3, #0
   18e70:	mov	r2, #1
   18e74:	mov	r1, r5
   18e78:	bl	111c8 <__snprintf_chk@plt>
   18e7c:	b	1899c <tcgetattr@plt+0x77bc>
   18e80:	ldr	r1, [fp, #-492]	; 0xfffffe14
   18e84:	strd	r2, [sp, #8]
   18e88:	ldr	r3, [fp, #-516]	; 0xfffffdfc
   18e8c:	sub	ip, fp, #496	; 0x1f0
   18e90:	str	r3, [sp]
   18e94:	str	r1, [sp, #4]
   18e98:	str	ip, [sp, #16]
   18e9c:	mvn	r3, #0
   18ea0:	mov	r2, r8
   18ea4:	mov	r1, r5
   18ea8:	bl	111c8 <__snprintf_chk@plt>
   18eac:	b	1899c <tcgetattr@plt+0x77bc>
   18eb0:	mov	r7, r6
   18eb4:	b	18464 <tcgetattr@plt+0x7284>
   18eb8:	mov	r0, r3
   18ebc:	mov	r1, r6
   18ec0:	str	r3, [fp, #-508]	; 0xfffffe04
   18ec4:	bl	10fc4 <realloc@plt>
   18ec8:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18ecc:	cmp	r0, #0
   18ed0:	beq	190a8 <tcgetattr@plt+0x7ec8>
   18ed4:	mov	r3, r0
   18ed8:	b	18808 <tcgetattr@plt+0x7628>
   18edc:	ldr	r0, [fp, #-360]	; 0xfffffe98
   18ee0:	sub	r3, fp, #348	; 0x15c
   18ee4:	cmp	r0, r3
   18ee8:	beq	18ef0 <tcgetattr@plt+0x7d10>
   18eec:	bl	10f4c <free@plt>
   18ef0:	ldr	r0, [fp, #-480]	; 0xfffffe20
   18ef4:	sub	r3, fp, #476	; 0x1dc
   18ef8:	cmp	r0, r3
   18efc:	beq	18f04 <tcgetattr@plt+0x7d24>
   18f00:	bl	10f4c <free@plt>
   18f04:	bl	110fc <__errno_location@plt>
   18f08:	mov	r3, #22
   18f0c:	mov	r5, #0
   18f10:	str	r3, [r0]
   18f14:	b	188ac <tcgetattr@plt+0x76cc>
   18f18:	lsl	r6, r6, #1
   18f1c:	cmp	r6, r2
   18f20:	bcs	187ac <tcgetattr@plt+0x75cc>
   18f24:	cmn	r2, #1
   18f28:	beq	18840 <tcgetattr@plt+0x7660>
   18f2c:	mov	r6, r2
   18f30:	b	187ac <tcgetattr@plt+0x75cc>
   18f34:	add	r4, r7, r3
   18f38:	ldr	r3, [fp, #-508]	; 0xfffffe04
   18f3c:	ldr	r2, [fp, #-540]	; 0xfffffde4
   18f40:	str	r2, [r3]
   18f44:	mov	r3, r9
   18f48:	b	18810 <tcgetattr@plt+0x7630>
   18f4c:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18f50:	cmp	r9, r3
   18f54:	cmpne	r9, #0
   18f58:	bne	18fb8 <tcgetattr@plt+0x7dd8>
   18f5c:	ldr	r3, [fp, #-536]	; 0xfffffde8
   18f60:	cmp	r3, #0
   18f64:	beq	18f70 <tcgetattr@plt+0x7d90>
   18f68:	mov	r0, r3
   18f6c:	bl	10f4c <free@plt>
   18f70:	ldr	r0, [fp, #-360]	; 0xfffffe98
   18f74:	sub	r3, fp, #348	; 0x15c
   18f78:	cmp	r0, r3
   18f7c:	beq	18f84 <tcgetattr@plt+0x7da4>
   18f80:	bl	10f4c <free@plt>
   18f84:	ldr	r0, [fp, #-480]	; 0xfffffe20
   18f88:	sub	r3, fp, #476	; 0x1dc
   18f8c:	cmp	r0, r3
   18f90:	beq	18f98 <tcgetattr@plt+0x7db8>
   18f94:	bl	10f4c <free@plt>
   18f98:	ldr	r2, [fp, #-508]	; 0xfffffe04
   18f9c:	mov	r3, #75	; 0x4b
   18fa0:	mov	r5, #0
   18fa4:	str	r3, [r2]
   18fa8:	b	188ac <tcgetattr@plt+0x76cc>
   18fac:	mov	r0, r9
   18fb0:	bl	10f4c <free@plt>
   18fb4:	b	18b1c <tcgetattr@plt+0x793c>
   18fb8:	mov	r0, r9
   18fbc:	bl	10f4c <free@plt>
   18fc0:	b	18f5c <tcgetattr@plt+0x7d7c>
   18fc4:	mov	r5, r3
   18fc8:	mov	r3, #1
   18fcc:	adds	r4, r7, r3
   18fd0:	mov	r8, r7
   18fd4:	bcs	19114 <tcgetattr@plt+0x7f34>
   18fd8:	cmp	r6, r4
   18fdc:	bcs	19048 <tcgetattr@plt+0x7e68>
   18fe0:	cmp	r6, #0
   18fe4:	bne	190f0 <tcgetattr@plt+0x7f10>
   18fe8:	cmp	r4, #12
   18fec:	movls	r6, #12
   18ff0:	bhi	19100 <tcgetattr@plt+0x7f20>
   18ff4:	ldr	r3, [fp, #-504]	; 0xfffffe08
   18ff8:	cmp	r5, r3
   18ffc:	cmpne	r5, #0
   19000:	sub	r7, r5, r3
   19004:	clz	r7, r7
   19008:	lsr	r7, r7, #5
   1900c:	bne	190d4 <tcgetattr@plt+0x7ef4>
   19010:	mov	r0, r6
   19014:	bl	1106c <malloc@plt>
   19018:	subs	r3, r0, #0
   1901c:	beq	18844 <tcgetattr@plt+0x7664>
   19020:	cmp	r8, #0
   19024:	movne	r2, r7
   19028:	moveq	r2, #0
   1902c:	cmp	r2, #0
   19030:	moveq	r5, r3
   19034:	beq	19048 <tcgetattr@plt+0x7e68>
   19038:	mov	r1, r5
   1903c:	mov	r2, r8
   19040:	mov	r5, r3
   19044:	bl	10f64 <memcpy@plt>
   19048:	ldr	r3, [fp, #-504]	; 0xfffffe08
   1904c:	cmp	r5, r3
   19050:	cmpne	r6, r4
   19054:	mov	r3, #0
   19058:	strb	r3, [r5, r8]
   1905c:	bhi	190bc <tcgetattr@plt+0x7edc>
   19060:	ldr	r3, [fp, #-536]	; 0xfffffde8
   19064:	cmp	r3, #0
   19068:	beq	19074 <tcgetattr@plt+0x7e94>
   1906c:	mov	r0, r3
   19070:	bl	10f4c <free@plt>
   19074:	ldr	r0, [fp, #-360]	; 0xfffffe98
   19078:	sub	r3, fp, #348	; 0x15c
   1907c:	cmp	r0, r3
   19080:	beq	19088 <tcgetattr@plt+0x7ea8>
   19084:	bl	10f4c <free@plt>
   19088:	ldr	r0, [fp, #-480]	; 0xfffffe20
   1908c:	sub	r3, fp, #476	; 0x1dc
   19090:	cmp	r0, r3
   19094:	beq	1909c <tcgetattr@plt+0x7ebc>
   19098:	bl	10f4c <free@plt>
   1909c:	ldr	r3, [fp, #-532]	; 0xfffffdec
   190a0:	str	r8, [r3]
   190a4:	b	188ac <tcgetattr@plt+0x76cc>
   190a8:	mov	r5, r3
   190ac:	bl	110fc <__errno_location@plt>
   190b0:	mov	r9, r5
   190b4:	str	r0, [fp, #-508]	; 0xfffffe04
   190b8:	b	18d0c <tcgetattr@plt+0x7b2c>
   190bc:	mov	r0, r5
   190c0:	mov	r1, r4
   190c4:	bl	10fc4 <realloc@plt>
   190c8:	cmp	r0, #0
   190cc:	movne	r5, r0
   190d0:	b	19060 <tcgetattr@plt+0x7e80>
   190d4:	mov	r1, r6
   190d8:	mov	r0, r5
   190dc:	bl	10fc4 <realloc@plt>
   190e0:	cmp	r0, #0
   190e4:	beq	190ac <tcgetattr@plt+0x7ecc>
   190e8:	mov	r5, r0
   190ec:	b	19048 <tcgetattr@plt+0x7e68>
   190f0:	blt	18844 <tcgetattr@plt+0x7664>
   190f4:	lsl	r6, r6, #1
   190f8:	cmp	r6, r4
   190fc:	bcs	18ff4 <tcgetattr@plt+0x7e14>
   19100:	cmn	r4, #1
   19104:	movne	r6, r4
   19108:	bne	18ff4 <tcgetattr@plt+0x7e14>
   1910c:	b	18844 <tcgetattr@plt+0x7664>
   19110:	bl	10fa0 <__stack_chk_fail@plt>
   19114:	cmn	r6, #1
   19118:	beq	19048 <tcgetattr@plt+0x7e68>
   1911c:	b	18844 <tcgetattr@plt+0x7664>
   19120:	bl	111b0 <abort@plt>
   19124:	andeq	sp, r2, r8, lsl #30
   19128:	ldr	r3, [r1]
   1912c:	ldr	r2, [r1, #4]
   19130:	cmp	r3, #0
   19134:	beq	19244 <tcgetattr@plt+0x8064>
   19138:	push	{r4, r5, r6, lr}
   1913c:	add	r2, r2, #8
   19140:	ldr	r6, [pc, #268]	; 19254 <tcgetattr@plt+0x8074>
   19144:	ldr	lr, [pc, #268]	; 19258 <tcgetattr@plt+0x8078>
   19148:	mov	ip, #0
   1914c:	ldr	r3, [r2, #-8]
   19150:	sub	r3, r3, #1
   19154:	cmp	r3, #21
   19158:	ldrls	pc, [pc, r3, lsl #2]
   1915c:	b	1924c <tcgetattr@plt+0x806c>
   19160:	strdeq	r9, [r1], -ip
   19164:	strdeq	r9, [r1], -ip
   19168:	strdeq	r9, [r1], -r0
   1916c:	strdeq	r9, [r1], -r0
   19170:			; <UNDEFINED> instruction: 0x000191b8
   19174:			; <UNDEFINED> instruction: 0x000191b8
   19178:			; <UNDEFINED> instruction: 0x000191b8
   1917c:			; <UNDEFINED> instruction: 0x000191b8
   19180:	ldrdeq	r9, [r1], -ip
   19184:	ldrdeq	r9, [r1], -ip
   19188:	andeq	r9, r1, r8, lsl #4
   1918c:	andeq	r9, r1, r8, lsl #4
   19190:			; <UNDEFINED> instruction: 0x000191b8
   19194:			; <UNDEFINED> instruction: 0x000191b8
   19198:	andeq	r9, r1, ip, lsl r2
   1919c:	andeq	r9, r1, r0, lsr r2
   191a0:			; <UNDEFINED> instruction: 0x000191b8
   191a4:			; <UNDEFINED> instruction: 0x000191b8
   191a8:			; <UNDEFINED> instruction: 0x000191b8
   191ac:			; <UNDEFINED> instruction: 0x000191b8
   191b0:			; <UNDEFINED> instruction: 0x000191b8
   191b4:			; <UNDEFINED> instruction: 0x000191b8
   191b8:	ldr	r3, [r0], #4
   191bc:	str	r3, [r2]
   191c0:	ldr	r3, [r1]
   191c4:	add	ip, ip, #1
   191c8:	cmp	r3, ip
   191cc:	add	r2, r2, #16
   191d0:	bhi	1914c <tcgetattr@plt+0x7f6c>
   191d4:	mov	r0, #0
   191d8:	pop	{r4, r5, r6, pc}
   191dc:	add	r0, r0, #7
   191e0:	bic	r0, r0, #7
   191e4:	ldrd	r4, [r0], #8
   191e8:	strd	r4, [r2]
   191ec:	b	191c0 <tcgetattr@plt+0x7fe0>
   191f0:	ldr	r3, [r0], #4
   191f4:	strh	r3, [r2]
   191f8:	b	191c0 <tcgetattr@plt+0x7fe0>
   191fc:	ldr	r3, [r0], #4
   19200:	strb	r3, [r2]
   19204:	b	191c0 <tcgetattr@plt+0x7fe0>
   19208:	add	r0, r0, #7
   1920c:	bic	r0, r0, #7
   19210:	ldrd	r4, [r0], #8
   19214:	strd	r4, [r2]
   19218:	b	191c0 <tcgetattr@plt+0x7fe0>
   1921c:	ldr	r3, [r0], #4
   19220:	cmp	r3, #0
   19224:	streq	lr, [r2]
   19228:	bne	191bc <tcgetattr@plt+0x7fdc>
   1922c:	b	191c0 <tcgetattr@plt+0x7fe0>
   19230:	ldr	r3, [r0], #4
   19234:	cmp	r3, #0
   19238:	streq	r6, [r2]
   1923c:	bne	191bc <tcgetattr@plt+0x7fdc>
   19240:	b	191c0 <tcgetattr@plt+0x7fe0>
   19244:	mov	r0, #0
   19248:	bx	lr
   1924c:	mvn	r0, #0
   19250:	pop	{r4, r5, r6, pc}
   19254:	andeq	sp, r1, r4, lsr fp
   19258:	andeq	sp, r1, r0, asr fp
   1925c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19260:	mov	sl, r2
   19264:	sub	sp, sp, #44	; 0x2c
   19268:	mov	fp, r1
   1926c:	mov	r3, r1
   19270:	mov	r1, sl
   19274:	mov	r2, #0
   19278:	mov	ip, #7
   1927c:	str	r2, [r3], #16
   19280:	str	fp, [sp, #4]
   19284:	str	r3, [fp, #4]
   19288:	mov	r4, r2
   1928c:	str	r2, [r1], #8
   19290:	str	ip, [sp, #8]
   19294:	mov	r7, r0
   19298:	str	r3, [sp, #36]	; 0x24
   1929c:	str	r2, [sp, #28]
   192a0:	str	r1, [sp, #12]
   192a4:	str	r2, [sp, #16]
   192a8:	str	r1, [sl, #4]
   192ac:	str	r2, [sp, #32]
   192b0:	mov	r9, r2
   192b4:	str	ip, [sp, #24]
   192b8:	mov	fp, sl
   192bc:	b	192cc <tcgetattr@plt+0x80ec>
   192c0:	cmp	r0, #37	; 0x25
   192c4:	mov	r5, r7
   192c8:	beq	1930c <tcgetattr@plt+0x812c>
   192cc:	mov	r2, r7
   192d0:	ldrb	r0, [r7], #1
   192d4:	cmp	r0, #0
   192d8:	bne	192c0 <tcgetattr@plt+0x80e0>
   192dc:	add	ip, r4, r4, lsl #2
   192e0:	ldr	fp, [sp, #4]
   192e4:	add	r4, r4, ip, lsl #1
   192e8:	mov	r1, r0
   192ec:	str	r2, [r3, r4, lsl #2]
   192f0:	ldr	r3, [sp, #16]
   192f4:	str	r3, [fp, #8]
   192f8:	ldr	r3, [sp, #28]
   192fc:	str	r3, [fp, #12]
   19300:	mov	r0, r1
   19304:	add	sp, sp, #44	; 0x2c
   19308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1930c:	add	r1, r4, r4, lsl #2
   19310:	mvn	r8, #0
   19314:	add	r4, r4, r1, lsl #1
   19318:	add	r6, r3, r4, lsl #2
   1931c:	str	r2, [r3, r4, lsl #2]
   19320:	str	r9, [r6, #8]
   19324:	str	r9, [r6, #12]
   19328:	str	r9, [r6, #16]
   1932c:	str	r9, [r6, #24]
   19330:	str	r9, [r6, #28]
   19334:	str	r8, [r6, #20]
   19338:	str	r8, [r6, #32]
   1933c:	str	r8, [r6, #40]	; 0x28
   19340:	ldrb	r4, [r7]
   19344:	sub	r0, r4, #48	; 0x30
   19348:	uxtb	r3, r0
   1934c:	cmp	r3, #9
   19350:	bhi	1939c <tcgetattr@plt+0x81bc>
   19354:	b	19814 <tcgetattr@plt+0x8634>
   19358:	cmp	r4, #45	; 0x2d
   1935c:	beq	193b8 <tcgetattr@plt+0x81d8>
   19360:	cmp	r4, #43	; 0x2b
   19364:	beq	193c8 <tcgetattr@plt+0x81e8>
   19368:	cmp	r4, #32
   1936c:	beq	193d8 <tcgetattr@plt+0x81f8>
   19370:	cmp	r4, #35	; 0x23
   19374:	beq	193e8 <tcgetattr@plt+0x8208>
   19378:	cmp	r4, #48	; 0x30
   1937c:	beq	193f8 <tcgetattr@plt+0x8218>
   19380:	cmp	r4, #73	; 0x49
   19384:	bne	19408 <tcgetattr@plt+0x8228>
   19388:	ldr	r3, [r6, #8]
   1938c:	orr	r3, r3, #64	; 0x40
   19390:	str	r3, [r6, #8]
   19394:	ldrb	r4, [r7]
   19398:	mov	r5, r7
   1939c:	cmp	r4, #39	; 0x27
   193a0:	add	r7, r5, #1
   193a4:	bne	19358 <tcgetattr@plt+0x8178>
   193a8:	ldr	r3, [r6, #8]
   193ac:	orr	r3, r3, #1
   193b0:	str	r3, [r6, #8]
   193b4:	b	19394 <tcgetattr@plt+0x81b4>
   193b8:	ldr	r3, [r6, #8]
   193bc:	orr	r3, r3, #2
   193c0:	str	r3, [r6, #8]
   193c4:	b	19394 <tcgetattr@plt+0x81b4>
   193c8:	ldr	r3, [r6, #8]
   193cc:	orr	r3, r3, #4
   193d0:	str	r3, [r6, #8]
   193d4:	b	19394 <tcgetattr@plt+0x81b4>
   193d8:	ldr	r3, [r6, #8]
   193dc:	orr	r3, r3, #8
   193e0:	str	r3, [r6, #8]
   193e4:	b	19394 <tcgetattr@plt+0x81b4>
   193e8:	ldr	r3, [r6, #8]
   193ec:	orr	r3, r3, #16
   193f0:	str	r3, [r6, #8]
   193f4:	b	19394 <tcgetattr@plt+0x81b4>
   193f8:	ldr	r3, [r6, #8]
   193fc:	orr	r3, r3, #32
   19400:	str	r3, [r6, #8]
   19404:	b	19394 <tcgetattr@plt+0x81b4>
   19408:	cmp	r4, #42	; 0x2a
   1940c:	beq	195e4 <tcgetattr@plt+0x8404>
   19410:	sub	r3, r4, #48	; 0x30
   19414:	cmp	r3, #9
   19418:	bls	19c04 <tcgetattr@plt+0x8a24>
   1941c:	cmp	r4, #46	; 0x2e
   19420:	beq	1967c <tcgetattr@plt+0x849c>
   19424:	add	r5, r5, #1
   19428:	mov	r3, #0
   1942c:	mov	r1, #1
   19430:	b	19438 <tcgetattr@plt+0x8258>
   19434:	ldrb	r4, [r5], #1
   19438:	cmp	r4, #104	; 0x68
   1943c:	andeq	r2, r3, #1
   19440:	mov	r7, r5
   19444:	orreq	r3, r3, r1, lsl r2
   19448:	beq	19434 <tcgetattr@plt+0x8254>
   1944c:	cmp	r4, #76	; 0x4c
   19450:	orreq	r3, r3, #4
   19454:	beq	19434 <tcgetattr@plt+0x8254>
   19458:	cmp	r4, #108	; 0x6c
   1945c:	addeq	r3, r3, #8
   19460:	beq	19434 <tcgetattr@plt+0x8254>
   19464:	cmp	r4, #106	; 0x6a
   19468:	addeq	r3, r3, #16
   1946c:	beq	19434 <tcgetattr@plt+0x8254>
   19470:	and	r2, r4, #223	; 0xdf
   19474:	cmp	r2, #90	; 0x5a
   19478:	beq	19434 <tcgetattr@plt+0x8254>
   1947c:	cmp	r4, #116	; 0x74
   19480:	beq	19434 <tcgetattr@plt+0x8254>
   19484:	sub	r2, r4, #37	; 0x25
   19488:	cmp	r2, #83	; 0x53
   1948c:	ldrls	pc, [pc, r2, lsl #2]
   19490:	b	19884 <tcgetattr@plt+0x86a4>
   19494:	andeq	r9, r1, r8, ror r7
   19498:	andeq	r9, r1, r4, lsl #17
   1949c:	andeq	r9, r1, r4, lsl #17
   194a0:	andeq	r9, r1, r4, lsl #17
   194a4:	andeq	r9, r1, r4, lsl #17
   194a8:	andeq	r9, r1, r4, lsl #17
   194ac:	andeq	r9, r1, r4, lsl #17
   194b0:	andeq	r9, r1, r4, lsl #17
   194b4:	andeq	r9, r1, r4, lsl #17
   194b8:	andeq	r9, r1, r4, lsl #17
   194bc:	andeq	r9, r1, r4, lsl #17
   194c0:	andeq	r9, r1, r4, lsl #17
   194c4:	andeq	r9, r1, r4, lsl #17
   194c8:	andeq	r9, r1, r4, lsl #17
   194cc:	andeq	r9, r1, r4, lsl #17
   194d0:	andeq	r9, r1, r4, lsl #17
   194d4:	andeq	r9, r1, r4, lsl #17
   194d8:	andeq	r9, r1, r4, lsl #17
   194dc:	andeq	r9, r1, r4, lsl #17
   194e0:	andeq	r9, r1, r4, lsl #17
   194e4:	andeq	r9, r1, r4, lsl #17
   194e8:	andeq	r9, r1, r4, lsl #17
   194ec:	andeq	r9, r1, r4, lsl #17
   194f0:	andeq	r9, r1, r4, lsl #17
   194f4:	andeq	r9, r1, r4, lsl #17
   194f8:	andeq	r9, r1, r4, lsl #17
   194fc:	andeq	r9, r1, r4, lsl #17
   19500:	andeq	r9, r1, r4, lsl #17
   19504:	andeq	r9, r1, ip, asr #19
   19508:	andeq	r9, r1, r4, lsl #17
   1950c:	andeq	r9, r1, r8, lsl r7
   19510:	andeq	r9, r1, r4, lsl #17
   19514:	andeq	r9, r1, ip, asr #19
   19518:	andeq	r9, r1, ip, asr #19
   1951c:	andeq	r9, r1, ip, asr #19
   19520:	andeq	r9, r1, r4, lsl #17
   19524:	andeq	r9, r1, r4, lsl #17
   19528:	andeq	r9, r1, r4, lsl #17
   1952c:	andeq	r9, r1, r4, lsl #17
   19530:	andeq	r9, r1, r4, lsl #17
   19534:	andeq	r9, r1, r4, lsl #17
   19538:	andeq	r9, r1, r4, lsl #17
   1953c:	andeq	r9, r1, r4, lsl #17
   19540:	andeq	r9, r1, r4, lsl #17
   19544:	andeq	r9, r1, r4, lsl #17
   19548:	andeq	r9, r1, r4, lsl #17
   1954c:	andeq	r9, r1, r0, lsl fp
   19550:	andeq	r9, r1, r4, lsl #17
   19554:	andeq	r9, r1, r4, lsl #17
   19558:	andeq	r9, r1, r4, lsl #17
   1955c:	andeq	r9, r1, r4, lsl #17
   19560:	andeq	r9, r1, ip, asr #21
   19564:	andeq	r9, r1, r4, lsl #17
   19568:	andeq	r9, r1, r4, lsl #17
   1956c:	andeq	r9, r1, r4, lsl #17
   19570:	andeq	r9, r1, r4, lsl #17
   19574:	andeq	r9, r1, r4, lsl #17
   19578:	andeq	r9, r1, r4, lsl #17
   1957c:	andeq	r9, r1, r4, lsl #17
   19580:	andeq	r9, r1, r4, lsl #17
   19584:	andeq	r9, r1, ip, asr #19
   19588:	andeq	r9, r1, r4, lsl #17
   1958c:			; <UNDEFINED> instruction: 0x00019ab8
   19590:	andeq	r9, r1, r4, ror sl
   19594:	andeq	r9, r1, ip, asr #19
   19598:	andeq	r9, r1, ip, asr #19
   1959c:	andeq	r9, r1, ip, asr #19
   195a0:	andeq	r9, r1, r4, lsl #17
   195a4:	andeq	r9, r1, r4, ror sl
   195a8:	andeq	r9, r1, r4, lsl #17
   195ac:	andeq	r9, r1, r4, lsl #17
   195b0:	andeq	r9, r1, r4, lsl #17
   195b4:	andeq	r9, r1, r4, lsl #17
   195b8:	andeq	r9, r1, ip, lsr #22
   195bc:	andeq	r9, r1, ip, asr #21
   195c0:	andeq	r9, r1, r0, lsr #22
   195c4:	andeq	r9, r1, r4, lsl #17
   195c8:	andeq	r9, r1, r4, lsl #17
   195cc:	andeq	r9, r1, r0, ror #20
   195d0:	andeq	r9, r1, r4, lsl #17
   195d4:	andeq	r9, r1, ip, asr #21
   195d8:	andeq	r9, r1, r4, lsl #17
   195dc:	andeq	r9, r1, r4, lsl #17
   195e0:	andeq	r9, r1, ip, asr #21
   195e4:	str	r5, [r6, #12]
   195e8:	str	r7, [r6, #16]
   195ec:	ldrb	r3, [r5, #1]
   195f0:	ldr	r2, [sp, #16]
   195f4:	sub	r3, r3, #48	; 0x30
   195f8:	cmp	r2, #0
   195fc:	moveq	r2, #1
   19600:	str	r2, [sp, #16]
   19604:	uxtb	r2, r3
   19608:	cmp	r2, #9
   1960c:	bls	199f0 <tcgetattr@plt+0x8810>
   19610:	ldr	r4, [r6, #20]
   19614:	cmn	r4, #1
   19618:	beq	199ac <tcgetattr@plt+0x87cc>
   1961c:	ldr	r3, [sp, #8]
   19620:	ldr	sl, [fp, #4]
   19624:	cmp	r3, r4
   19628:	bls	19914 <tcgetattr@plt+0x8734>
   1962c:	ldr	r2, [fp]
   19630:	cmp	r2, r4
   19634:	bhi	19650 <tcgetattr@plt+0x8470>
   19638:	sub	r1, sl, #16
   1963c:	add	r2, r2, #1
   19640:	cmp	r2, r4
   19644:	str	r9, [r1, r2, lsl #4]
   19648:	bls	1963c <tcgetattr@plt+0x845c>
   1964c:	str	r2, [fp]
   19650:	ldr	r3, [sl, r4, lsl #4]
   19654:	cmp	r3, #0
   19658:	bne	19c60 <tcgetattr@plt+0x8a80>
   1965c:	mov	r3, r7
   19660:	mov	r2, #5
   19664:	str	r2, [sl, r4, lsl #4]
   19668:	ldrb	r4, [r3], #1
   1966c:	mov	r5, r7
   19670:	cmp	r4, #46	; 0x2e
   19674:	mov	r7, r3
   19678:	bne	19424 <tcgetattr@plt+0x8244>
   1967c:	ldrb	r3, [r5, #1]
   19680:	cmp	r3, #42	; 0x2a
   19684:	bne	198cc <tcgetattr@plt+0x86ec>
   19688:	add	r7, r5, #2
   1968c:	str	r5, [r6, #24]
   19690:	str	r7, [r6, #28]
   19694:	ldrb	r1, [r5, #2]
   19698:	ldr	r3, [sp, #28]
   1969c:	sub	r1, r1, #48	; 0x30
   196a0:	cmp	r3, #2
   196a4:	movcc	r3, #2
   196a8:	str	r3, [sp, #28]
   196ac:	uxtb	r3, r1
   196b0:	cmp	r3, #9
   196b4:	bls	19de0 <tcgetattr@plt+0x8c00>
   196b8:	ldr	r4, [r6, #32]
   196bc:	cmn	r4, #1
   196c0:	beq	19dc0 <tcgetattr@plt+0x8be0>
   196c4:	ldr	r3, [sp, #8]
   196c8:	ldr	sl, [fp, #4]
   196cc:	cmp	r3, r4
   196d0:	bls	19ce4 <tcgetattr@plt+0x8b04>
   196d4:	ldr	r2, [fp]
   196d8:	cmp	r2, r4
   196dc:	bhi	196f8 <tcgetattr@plt+0x8518>
   196e0:	sub	r1, sl, #16
   196e4:	add	r2, r2, #1
   196e8:	cmp	r2, r4
   196ec:	str	r9, [r1, r2, lsl #4]
   196f0:	bls	196e4 <tcgetattr@plt+0x8504>
   196f4:	str	r2, [fp]
   196f8:	ldr	r3, [sl, r4, lsl #4]
   196fc:	cmp	r3, #0
   19700:	bne	19d44 <tcgetattr@plt+0x8b64>
   19704:	mov	r3, #5
   19708:	str	r3, [sl, r4, lsl #4]
   1970c:	mov	r5, r7
   19710:	ldrb	r4, [r7]
   19714:	b	19424 <tcgetattr@plt+0x8244>
   19718:	mov	r4, #99	; 0x63
   1971c:	mov	r3, #14
   19720:	str	r3, [sp, #20]
   19724:	cmn	r8, #1
   19728:	strne	r8, [r6, #40]	; 0x28
   1972c:	beq	19be4 <tcgetattr@plt+0x8a04>
   19730:	ldr	r3, [sp, #8]
   19734:	ldr	sl, [fp, #4]
   19738:	cmp	r3, r8
   1973c:	bls	19b88 <tcgetattr@plt+0x89a8>
   19740:	ldr	r3, [fp]
   19744:	cmp	r3, r8
   19748:	bhi	19764 <tcgetattr@plt+0x8584>
   1974c:	sub	r1, sl, #16
   19750:	add	r3, r3, #1
   19754:	cmp	r3, r8
   19758:	str	r9, [r1, r3, lsl #4]
   1975c:	bls	19750 <tcgetattr@plt+0x8570>
   19760:	str	r3, [fp]
   19764:	ldr	r3, [sl, r8, lsl #4]
   19768:	cmp	r3, #0
   1976c:	bne	19b70 <tcgetattr@plt+0x8990>
   19770:	ldr	r3, [sp, #20]
   19774:	str	r3, [sl, r8, lsl #4]
   19778:	ldr	r3, [sp, #4]
   1977c:	strb	r4, [r6, #36]	; 0x24
   19780:	ldr	r2, [sp, #24]
   19784:	ldr	r4, [r3]
   19788:	str	r5, [r6, #4]
   1978c:	add	r4, r4, #1
   19790:	cmp	r2, r4
   19794:	str	r4, [r3]
   19798:	ldrhi	r3, [r3, #4]
   1979c:	bhi	192cc <tcgetattr@plt+0x80ec>
   197a0:	ldr	r3, [sp, #24]
   197a4:	cmp	r3, #0
   197a8:	blt	19ebc <tcgetattr@plt+0x8cdc>
   197ac:	ldr	r3, [sp, #24]
   197b0:	ldr	r2, [pc, #1896]	; 19f20 <tcgetattr@plt+0x8d40>
   197b4:	lsl	r5, r3, #1
   197b8:	cmp	r5, r2
   197bc:	bhi	19ebc <tcgetattr@plt+0x8cdc>
   197c0:	ldr	r2, [sp, #4]
   197c4:	add	r1, r3, r3, lsl #2
   197c8:	ldr	r6, [r2, #4]
   197cc:	add	r1, r3, r1, lsl #1
   197d0:	ldr	r3, [sp, #36]	; 0x24
   197d4:	lsl	r1, r1, #3
   197d8:	cmp	r3, r6
   197dc:	beq	19974 <tcgetattr@plt+0x8794>
   197e0:	mov	r0, r6
   197e4:	bl	10fc4 <realloc@plt>
   197e8:	subs	r3, r0, #0
   197ec:	beq	19ebc <tcgetattr@plt+0x8cdc>
   197f0:	ldr	r2, [sp, #4]
   197f4:	ldm	r2, {r4, r6}
   197f8:	ldr	r2, [sp, #36]	; 0x24
   197fc:	cmp	r2, r6
   19800:	beq	19984 <tcgetattr@plt+0x87a4>
   19804:	ldr	r2, [sp, #4]
   19808:	str	r5, [sp, #24]
   1980c:	str	r3, [r2, #4]
   19810:	b	192cc <tcgetattr@plt+0x80ec>
   19814:	mov	r2, r7
   19818:	ldrb	r3, [r2, #1]!
   1981c:	sub	r1, r3, #48	; 0x30
   19820:	cmp	r1, #9
   19824:	bls	19818 <tcgetattr@plt+0x8638>
   19828:	cmp	r3, #36	; 0x24
   1982c:	mvnne	r8, #0
   19830:	bne	1939c <tcgetattr@plt+0x81bc>
   19834:	mov	r2, #0
   19838:	b	19844 <tcgetattr@plt+0x8664>
   1983c:	cmp	ip, #9
   19840:	bhi	19e50 <tcgetattr@plt+0x8c70>
   19844:	ldr	r3, [pc, #1752]	; 19f24 <tcgetattr@plt+0x8d44>
   19848:	mov	r1, r5
   1984c:	cmp	r2, r3
   19850:	addls	r2, r2, r2, lsl #2
   19854:	mvnhi	r3, #0
   19858:	lslls	r3, r2, #1
   1985c:	ldrb	ip, [r5, #1]!
   19860:	adds	r3, r0, r3
   19864:	mov	r2, r3
   19868:	sub	r0, ip, #48	; 0x30
   1986c:	uxtb	ip, r0
   19870:	bcc	1983c <tcgetattr@plt+0x865c>
   19874:	cmp	ip, #9
   19878:	mvn	r3, #0
   1987c:	mov	r1, r5
   19880:	bls	1985c <tcgetattr@plt+0x867c>
   19884:	mov	sl, fp
   19888:	ldr	fp, [sp, #4]
   1988c:	ldr	r3, [sl, #4]
   19890:	ldr	r2, [sp, #12]
   19894:	cmp	r2, r3
   19898:	beq	198a4 <tcgetattr@plt+0x86c4>
   1989c:	mov	r0, r3
   198a0:	bl	10f4c <free@plt>
   198a4:	ldr	r0, [fp, #4]
   198a8:	ldr	r3, [sp, #36]	; 0x24
   198ac:	cmp	r3, r0
   198b0:	beq	198b8 <tcgetattr@plt+0x86d8>
   198b4:	bl	10f4c <free@plt>
   198b8:	bl	110fc <__errno_location@plt>
   198bc:	mov	r3, #22
   198c0:	mvn	r1, #0
   198c4:	str	r3, [r0]
   198c8:	b	19300 <tcgetattr@plt+0x8120>
   198cc:	str	r5, [r6, #24]
   198d0:	ldrb	r3, [r5, #1]
   198d4:	sub	r3, r3, #48	; 0x30
   198d8:	cmp	r3, #9
   198dc:	bhi	19e98 <tcgetattr@plt+0x8cb8>
   198e0:	ldrb	r3, [r7, #1]!
   198e4:	sub	r3, r3, #48	; 0x30
   198e8:	cmp	r3, #9
   198ec:	bls	198e0 <tcgetattr@plt+0x8700>
   198f0:	sub	r3, r7, r5
   198f4:	mov	r5, r7
   198f8:	ldr	r2, [sp, #28]
   198fc:	str	r7, [r6, #28]
   19900:	cmp	r2, r3
   19904:	movcs	r3, r2
   19908:	ldrb	r4, [r7]
   1990c:	str	r3, [sp, #28]
   19910:	b	19424 <tcgetattr@plt+0x8244>
   19914:	ldr	r3, [sp, #8]
   19918:	lsl	r3, r3, #1
   1991c:	cmp	r3, r4
   19920:	str	r3, [sp, #8]
   19924:	addls	r3, r4, #1
   19928:	strls	r3, [sp, #8]
   1992c:	ldr	r3, [sp, #8]
   19930:	cmn	r3, #-268435455	; 0xf0000001
   19934:	bhi	19f08 <tcgetattr@plt+0x8d28>
   19938:	ldr	r2, [sp, #12]
   1993c:	lsl	r1, r3, #4
   19940:	cmp	r2, sl
   19944:	beq	19ca0 <tcgetattr@plt+0x8ac0>
   19948:	mov	r0, sl
   1994c:	bl	10fc4 <realloc@plt>
   19950:	ldr	r3, [fp, #4]
   19954:	subs	sl, r0, #0
   19958:	beq	19f0c <tcgetattr@plt+0x8d2c>
   1995c:	ldr	r2, [sp, #12]
   19960:	cmp	r2, r3
   19964:	ldr	r2, [fp]
   19968:	beq	19f14 <tcgetattr@plt+0x8d34>
   1996c:	str	sl, [fp, #4]
   19970:	b	19630 <tcgetattr@plt+0x8450>
   19974:	mov	r0, r1
   19978:	bl	1106c <malloc@plt>
   1997c:	subs	r3, r0, #0
   19980:	beq	19d9c <tcgetattr@plt+0x8bbc>
   19984:	add	r2, r4, r4, lsl #2
   19988:	mov	r0, r3
   1998c:	add	r2, r4, r2, lsl #1
   19990:	mov	r1, r6
   19994:	lsl	r2, r2, #2
   19998:	bl	10f64 <memcpy@plt>
   1999c:	ldr	r2, [sp, #4]
   199a0:	ldr	r4, [r2]
   199a4:	mov	r3, r0
   199a8:	b	19804 <tcgetattr@plt+0x8624>
   199ac:	ldr	r3, [sp, #32]
   199b0:	cmn	r3, #1
   199b4:	str	r3, [r6, #20]
   199b8:	add	r3, r3, #1
   199bc:	beq	19884 <tcgetattr@plt+0x86a4>
   199c0:	ldr	r4, [sp, #32]
   199c4:	str	r3, [sp, #32]
   199c8:	b	1961c <tcgetattr@plt+0x843c>
   199cc:	cmp	r3, #15
   199d0:	movgt	r3, #12
   199d4:	strgt	r3, [sp, #20]
   199d8:	bgt	19724 <tcgetattr@plt+0x8544>
   199dc:	tst	r3, #4
   199e0:	movne	r3, #12
   199e4:	moveq	r3, #11
   199e8:	str	r3, [sp, #20]
   199ec:	b	19724 <tcgetattr@plt+0x8544>
   199f0:	mov	r1, r7
   199f4:	ldrb	r2, [r1, #1]!
   199f8:	sub	r0, r2, #48	; 0x30
   199fc:	cmp	r0, #9
   19a00:	bls	199f4 <tcgetattr@plt+0x8814>
   19a04:	cmp	r2, #36	; 0x24
   19a08:	bne	19610 <tcgetattr@plt+0x8430>
   19a0c:	mov	r1, #0
   19a10:	b	19a1c <tcgetattr@plt+0x883c>
   19a14:	cmp	ip, #9
   19a18:	bhi	19ed8 <tcgetattr@plt+0x8cf8>
   19a1c:	ldr	r2, [pc, #1280]	; 19f24 <tcgetattr@plt+0x8d44>
   19a20:	mov	r0, r7
   19a24:	cmp	r1, r2
   19a28:	addls	r1, r1, r1, lsl #2
   19a2c:	mvnhi	r2, #0
   19a30:	lslls	r2, r1, #1
   19a34:	ldrb	ip, [r7, #1]!
   19a38:	adds	r2, r3, r2
   19a3c:	mov	r1, r2
   19a40:	sub	r3, ip, #48	; 0x30
   19a44:	uxtb	ip, r3
   19a48:	bcc	19a14 <tcgetattr@plt+0x8834>
   19a4c:	cmp	ip, #9
   19a50:	mvn	r2, #0
   19a54:	mov	r0, r7
   19a58:	bls	19a34 <tcgetattr@plt+0x8854>
   19a5c:	b	19884 <tcgetattr@plt+0x86a4>
   19a60:	cmp	r3, #7
   19a64:	movgt	r3, #16
   19a68:	movle	r3, #15
   19a6c:	str	r3, [sp, #20]
   19a70:	b	19724 <tcgetattr@plt+0x8544>
   19a74:	cmp	r3, #15
   19a78:	bgt	19d70 <tcgetattr@plt+0x8b90>
   19a7c:	tst	r3, #4
   19a80:	bne	19d70 <tcgetattr@plt+0x8b90>
   19a84:	cmp	r3, #7
   19a88:	movgt	r3, #7
   19a8c:	strgt	r3, [sp, #20]
   19a90:	bgt	19724 <tcgetattr@plt+0x8544>
   19a94:	tst	r3, #2
   19a98:	movne	r3, #1
   19a9c:	strne	r3, [sp, #20]
   19aa0:	bne	19724 <tcgetattr@plt+0x8544>
   19aa4:	tst	r3, #1
   19aa8:	movne	r3, #3
   19aac:	moveq	r3, #5
   19ab0:	str	r3, [sp, #20]
   19ab4:	b	19724 <tcgetattr@plt+0x8544>
   19ab8:	cmp	r3, #7
   19abc:	movgt	r3, #14
   19ac0:	movle	r3, #13
   19ac4:	str	r3, [sp, #20]
   19ac8:	b	19724 <tcgetattr@plt+0x8544>
   19acc:	cmp	r3, #15
   19ad0:	bgt	19d64 <tcgetattr@plt+0x8b84>
   19ad4:	tst	r3, #4
   19ad8:	bne	19d64 <tcgetattr@plt+0x8b84>
   19adc:	cmp	r3, #7
   19ae0:	movgt	r3, #8
   19ae4:	strgt	r3, [sp, #20]
   19ae8:	bgt	19724 <tcgetattr@plt+0x8544>
   19aec:	tst	r3, #2
   19af0:	movne	r3, #2
   19af4:	strne	r3, [sp, #20]
   19af8:	bne	19724 <tcgetattr@plt+0x8544>
   19afc:	tst	r3, #1
   19b00:	movne	r3, #4
   19b04:	moveq	r3, #6
   19b08:	str	r3, [sp, #20]
   19b0c:	b	19724 <tcgetattr@plt+0x8544>
   19b10:	mov	r3, #16
   19b14:	str	r3, [sp, #20]
   19b18:	mov	r4, #115	; 0x73
   19b1c:	b	19724 <tcgetattr@plt+0x8544>
   19b20:	mov	r3, #17
   19b24:	str	r3, [sp, #20]
   19b28:	b	19724 <tcgetattr@plt+0x8544>
   19b2c:	cmp	r3, #15
   19b30:	bgt	19d58 <tcgetattr@plt+0x8b78>
   19b34:	tst	r3, #4
   19b38:	bne	19d58 <tcgetattr@plt+0x8b78>
   19b3c:	cmp	r3, #7
   19b40:	movgt	r3, #21
   19b44:	strgt	r3, [sp, #20]
   19b48:	bgt	19724 <tcgetattr@plt+0x8544>
   19b4c:	tst	r3, #2
   19b50:	movne	r3, #18
   19b54:	strne	r3, [sp, #20]
   19b58:	bne	19724 <tcgetattr@plt+0x8544>
   19b5c:	tst	r3, #1
   19b60:	movne	r3, #19
   19b64:	moveq	r3, #20
   19b68:	str	r3, [sp, #20]
   19b6c:	b	19724 <tcgetattr@plt+0x8544>
   19b70:	ldr	r2, [sp, #20]
   19b74:	cmp	r3, r2
   19b78:	beq	19778 <tcgetattr@plt+0x8598>
   19b7c:	mov	r3, sl
   19b80:	ldr	fp, [sp, #4]
   19b84:	b	19890 <tcgetattr@plt+0x86b0>
   19b88:	ldr	r3, [sp, #8]
   19b8c:	lsl	r3, r3, #1
   19b90:	cmp	r3, r8
   19b94:	str	r3, [sp, #8]
   19b98:	addls	r3, r8, #1
   19b9c:	strls	r3, [sp, #8]
   19ba0:	ldr	r3, [sp, #8]
   19ba4:	cmn	r3, #-268435455	; 0xf0000001
   19ba8:	bhi	19f08 <tcgetattr@plt+0x8d28>
   19bac:	ldr	r2, [sp, #12]
   19bb0:	lsl	r1, r3, #4
   19bb4:	cmp	r2, sl
   19bb8:	beq	19c74 <tcgetattr@plt+0x8a94>
   19bbc:	mov	r0, sl
   19bc0:	bl	10fc4 <realloc@plt>
   19bc4:	subs	sl, r0, #0
   19bc8:	beq	19ebc <tcgetattr@plt+0x8cdc>
   19bcc:	ldr	r3, [fp, #4]
   19bd0:	ldr	r2, [sp, #12]
   19bd4:	cmp	r2, r3
   19bd8:	beq	19efc <tcgetattr@plt+0x8d1c>
   19bdc:	str	sl, [fp, #4]
   19be0:	b	19740 <tcgetattr@plt+0x8560>
   19be4:	ldr	r3, [sp, #32]
   19be8:	cmn	r3, #1
   19bec:	str	r3, [r6, #40]	; 0x28
   19bf0:	add	r3, r3, #1
   19bf4:	beq	19884 <tcgetattr@plt+0x86a4>
   19bf8:	ldr	r8, [sp, #32]
   19bfc:	str	r3, [sp, #32]
   19c00:	b	19730 <tcgetattr@plt+0x8550>
   19c04:	str	r5, [r6, #12]
   19c08:	ldrb	r3, [r5]
   19c0c:	sub	r3, r3, #48	; 0x30
   19c10:	cmp	r3, #9
   19c14:	bhi	19c54 <tcgetattr@plt+0x8a74>
   19c18:	mov	r7, r5
   19c1c:	b	19c24 <tcgetattr@plt+0x8a44>
   19c20:	mov	r7, r2
   19c24:	ldrb	r3, [r7, #1]
   19c28:	add	r2, r7, #1
   19c2c:	sub	r3, r3, #48	; 0x30
   19c30:	cmp	r3, #9
   19c34:	bls	19c20 <tcgetattr@plt+0x8a40>
   19c38:	ldr	r3, [sp, #16]
   19c3c:	sub	r5, r2, r5
   19c40:	cmp	r3, r5
   19c44:	movcc	r3, r5
   19c48:	add	r7, r7, #2
   19c4c:	mov	r5, r2
   19c50:	str	r3, [sp, #16]
   19c54:	str	r5, [r6, #16]
   19c58:	ldrb	r4, [r5]
   19c5c:	b	1941c <tcgetattr@plt+0x823c>
   19c60:	cmp	r3, #5
   19c64:	bne	19b7c <tcgetattr@plt+0x899c>
   19c68:	mov	r5, r7
   19c6c:	ldrb	r4, [r7], #1
   19c70:	b	1941c <tcgetattr@plt+0x823c>
   19c74:	mov	r0, r1
   19c78:	bl	1106c <malloc@plt>
   19c7c:	subs	r3, r0, #0
   19c80:	beq	19cb0 <tcgetattr@plt+0x8ad0>
   19c84:	ldr	r2, [fp]
   19c88:	mov	r1, sl
   19c8c:	mov	r0, r3
   19c90:	lsl	r2, r2, #4
   19c94:	bl	10f64 <memcpy@plt>
   19c98:	mov	sl, r0
   19c9c:	b	19bdc <tcgetattr@plt+0x89fc>
   19ca0:	mov	r0, r1
   19ca4:	bl	1106c <malloc@plt>
   19ca8:	subs	r3, r0, #0
   19cac:	bne	19d7c <tcgetattr@plt+0x8b9c>
   19cb0:	ldr	fp, [sp, #4]
   19cb4:	ldr	r0, [fp, #4]
   19cb8:	ldr	r3, [sp, #36]	; 0x24
   19cbc:	cmp	r3, r0
   19cc0:	beq	19cc8 <tcgetattr@plt+0x8ae8>
   19cc4:	bl	10f4c <free@plt>
   19cc8:	bl	110fc <__errno_location@plt>
   19ccc:	mov	r3, #12
   19cd0:	mvn	r1, #0
   19cd4:	str	r3, [r0]
   19cd8:	mov	r0, r1
   19cdc:	add	sp, sp, #44	; 0x2c
   19ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ce4:	ldr	r3, [sp, #8]
   19ce8:	lsl	r3, r3, #1
   19cec:	cmp	r3, r4
   19cf0:	str	r3, [sp, #8]
   19cf4:	addls	r3, r4, #1
   19cf8:	strls	r3, [sp, #8]
   19cfc:	ldr	r3, [sp, #8]
   19d00:	cmn	r3, #-268435455	; 0xf0000001
   19d04:	bhi	19f08 <tcgetattr@plt+0x8d28>
   19d08:	ldr	r2, [sp, #12]
   19d0c:	lsl	r1, r3, #4
   19d10:	cmp	r2, sl
   19d14:	beq	19e68 <tcgetattr@plt+0x8c88>
   19d18:	mov	r0, sl
   19d1c:	bl	10fc4 <realloc@plt>
   19d20:	ldr	r3, [fp, #4]
   19d24:	subs	sl, r0, #0
   19d28:	beq	19f0c <tcgetattr@plt+0x8d2c>
   19d2c:	ldr	r2, [sp, #12]
   19d30:	cmp	r2, r3
   19d34:	ldr	r2, [fp]
   19d38:	beq	19ef0 <tcgetattr@plt+0x8d10>
   19d3c:	str	sl, [fp, #4]
   19d40:	b	196d8 <tcgetattr@plt+0x84f8>
   19d44:	cmp	r3, #5
   19d48:	bne	19b7c <tcgetattr@plt+0x899c>
   19d4c:	ldrb	r4, [r7]
   19d50:	mov	r5, r7
   19d54:	b	19424 <tcgetattr@plt+0x8244>
   19d58:	mov	r3, #22
   19d5c:	str	r3, [sp, #20]
   19d60:	b	19724 <tcgetattr@plt+0x8544>
   19d64:	mov	r3, #10
   19d68:	str	r3, [sp, #20]
   19d6c:	b	19724 <tcgetattr@plt+0x8544>
   19d70:	mov	r3, #9
   19d74:	str	r3, [sp, #20]
   19d78:	b	19724 <tcgetattr@plt+0x8544>
   19d7c:	ldr	r2, [fp]
   19d80:	lsl	r2, r2, #4
   19d84:	mov	r1, sl
   19d88:	mov	r0, r3
   19d8c:	bl	10f64 <memcpy@plt>
   19d90:	ldr	r2, [fp]
   19d94:	mov	sl, r0
   19d98:	b	1996c <tcgetattr@plt+0x878c>
   19d9c:	mov	sl, fp
   19da0:	ldr	r2, [sp, #12]
   19da4:	ldr	r3, [sl, #4]
   19da8:	ldr	fp, [sp, #4]
   19dac:	cmp	r2, r3
   19db0:	beq	19cc8 <tcgetattr@plt+0x8ae8>
   19db4:	mov	r0, r3
   19db8:	bl	10f4c <free@plt>
   19dbc:	b	19cb4 <tcgetattr@plt+0x8ad4>
   19dc0:	ldr	r3, [sp, #32]
   19dc4:	cmn	r3, #1
   19dc8:	str	r3, [r6, #32]
   19dcc:	add	r3, r3, #1
   19dd0:	beq	19884 <tcgetattr@plt+0x86a4>
   19dd4:	ldr	r4, [sp, #32]
   19dd8:	str	r3, [sp, #32]
   19ddc:	b	196c4 <tcgetattr@plt+0x84e4>
   19de0:	mov	r2, r7
   19de4:	ldrb	r3, [r2, #1]!
   19de8:	sub	r0, r3, #48	; 0x30
   19dec:	cmp	r0, #9
   19df0:	bls	19de4 <tcgetattr@plt+0x8c04>
   19df4:	cmp	r3, #36	; 0x24
   19df8:	bne	196b8 <tcgetattr@plt+0x84d8>
   19dfc:	mov	r2, #0
   19e00:	b	19e0c <tcgetattr@plt+0x8c2c>
   19e04:	cmp	ip, #9
   19e08:	bhi	19ea4 <tcgetattr@plt+0x8cc4>
   19e0c:	ldr	r3, [pc, #272]	; 19f24 <tcgetattr@plt+0x8d44>
   19e10:	mov	r0, r7
   19e14:	cmp	r2, r3
   19e18:	addls	r2, r2, r2, lsl #2
   19e1c:	mvnhi	r3, #0
   19e20:	lslls	r3, r2, #1
   19e24:	ldrb	ip, [r7, #1]!
   19e28:	adds	r3, r1, r3
   19e2c:	mov	r2, r3
   19e30:	sub	r1, ip, #48	; 0x30
   19e34:	uxtb	ip, r1
   19e38:	bcc	19e04 <tcgetattr@plt+0x8c24>
   19e3c:	cmp	ip, #9
   19e40:	mvn	r3, #0
   19e44:	mov	r0, r7
   19e48:	bls	19e24 <tcgetattr@plt+0x8c44>
   19e4c:	b	19884 <tcgetattr@plt+0x86a4>
   19e50:	sub	r8, r3, #1
   19e54:	cmn	r8, #3
   19e58:	bhi	19884 <tcgetattr@plt+0x86a4>
   19e5c:	add	r5, r1, #2
   19e60:	ldrb	r4, [r1, #2]
   19e64:	b	1939c <tcgetattr@plt+0x81bc>
   19e68:	mov	r0, r1
   19e6c:	bl	1106c <malloc@plt>
   19e70:	subs	r3, r0, #0
   19e74:	beq	19cb0 <tcgetattr@plt+0x8ad0>
   19e78:	ldr	r2, [fp]
   19e7c:	lsl	r2, r2, #4
   19e80:	mov	r1, sl
   19e84:	mov	r0, r3
   19e88:	bl	10f64 <memcpy@plt>
   19e8c:	ldr	r2, [fp]
   19e90:	mov	sl, r0
   19e94:	b	19d3c <tcgetattr@plt+0x8b5c>
   19e98:	mov	r5, r7
   19e9c:	mov	r3, #1
   19ea0:	b	198f8 <tcgetattr@plt+0x8718>
   19ea4:	sub	r4, r3, #1
   19ea8:	cmn	r4, #3
   19eac:	bhi	19884 <tcgetattr@plt+0x86a4>
   19eb0:	str	r4, [r6, #32]
   19eb4:	add	r7, r0, #2
   19eb8:	b	196c4 <tcgetattr@plt+0x84e4>
   19ebc:	mov	sl, fp
   19ec0:	ldr	fp, [sp, #4]
   19ec4:	ldr	r3, [sl, #4]
   19ec8:	ldr	r2, [sp, #12]
   19ecc:	cmp	r2, r3
   19ed0:	bne	19db4 <tcgetattr@plt+0x8bd4>
   19ed4:	b	19cb4 <tcgetattr@plt+0x8ad4>
   19ed8:	sub	r4, r2, #1
   19edc:	cmn	r4, #3
   19ee0:	bhi	19884 <tcgetattr@plt+0x86a4>
   19ee4:	str	r4, [r6, #20]
   19ee8:	add	r7, r0, #2
   19eec:	b	1961c <tcgetattr@plt+0x843c>
   19ef0:	mov	r3, sl
   19ef4:	ldr	sl, [sp, #12]
   19ef8:	b	19e7c <tcgetattr@plt+0x8c9c>
   19efc:	mov	r3, sl
   19f00:	mov	sl, r2
   19f04:	b	19c84 <tcgetattr@plt+0x8aa4>
   19f08:	mov	r3, sl
   19f0c:	ldr	fp, [sp, #4]
   19f10:	b	19ec8 <tcgetattr@plt+0x8ce8>
   19f14:	mov	r3, sl
   19f18:	ldr	sl, [sp, #12]
   19f1c:	b	19d80 <tcgetattr@plt+0x8ba0>
   19f20:	ldrbeq	r7, [r1, #1117]	; 0x45d
   19f24:	ldmibne	r9, {r0, r3, r4, r7, r8, fp, ip, pc}
   19f28:	subs	r2, r1, #1
   19f2c:	bxeq	lr
   19f30:	bcc	1a108 <tcgetattr@plt+0x8f28>
   19f34:	cmp	r0, r1
   19f38:	bls	1a0ec <tcgetattr@plt+0x8f0c>
   19f3c:	tst	r1, r2
   19f40:	beq	1a0f8 <tcgetattr@plt+0x8f18>
   19f44:	clz	r3, r0
   19f48:	clz	r2, r1
   19f4c:	sub	r3, r2, r3
   19f50:	rsbs	r3, r3, #31
   19f54:	addne	r3, r3, r3, lsl #1
   19f58:	mov	r2, #0
   19f5c:	addne	pc, pc, r3, lsl #2
   19f60:	nop			; (mov r0, r0)
   19f64:	cmp	r0, r1, lsl #31
   19f68:	adc	r2, r2, r2
   19f6c:	subcs	r0, r0, r1, lsl #31
   19f70:	cmp	r0, r1, lsl #30
   19f74:	adc	r2, r2, r2
   19f78:	subcs	r0, r0, r1, lsl #30
   19f7c:	cmp	r0, r1, lsl #29
   19f80:	adc	r2, r2, r2
   19f84:	subcs	r0, r0, r1, lsl #29
   19f88:	cmp	r0, r1, lsl #28
   19f8c:	adc	r2, r2, r2
   19f90:	subcs	r0, r0, r1, lsl #28
   19f94:	cmp	r0, r1, lsl #27
   19f98:	adc	r2, r2, r2
   19f9c:	subcs	r0, r0, r1, lsl #27
   19fa0:	cmp	r0, r1, lsl #26
   19fa4:	adc	r2, r2, r2
   19fa8:	subcs	r0, r0, r1, lsl #26
   19fac:	cmp	r0, r1, lsl #25
   19fb0:	adc	r2, r2, r2
   19fb4:	subcs	r0, r0, r1, lsl #25
   19fb8:	cmp	r0, r1, lsl #24
   19fbc:	adc	r2, r2, r2
   19fc0:	subcs	r0, r0, r1, lsl #24
   19fc4:	cmp	r0, r1, lsl #23
   19fc8:	adc	r2, r2, r2
   19fcc:	subcs	r0, r0, r1, lsl #23
   19fd0:	cmp	r0, r1, lsl #22
   19fd4:	adc	r2, r2, r2
   19fd8:	subcs	r0, r0, r1, lsl #22
   19fdc:	cmp	r0, r1, lsl #21
   19fe0:	adc	r2, r2, r2
   19fe4:	subcs	r0, r0, r1, lsl #21
   19fe8:	cmp	r0, r1, lsl #20
   19fec:	adc	r2, r2, r2
   19ff0:	subcs	r0, r0, r1, lsl #20
   19ff4:	cmp	r0, r1, lsl #19
   19ff8:	adc	r2, r2, r2
   19ffc:	subcs	r0, r0, r1, lsl #19
   1a000:	cmp	r0, r1, lsl #18
   1a004:	adc	r2, r2, r2
   1a008:	subcs	r0, r0, r1, lsl #18
   1a00c:	cmp	r0, r1, lsl #17
   1a010:	adc	r2, r2, r2
   1a014:	subcs	r0, r0, r1, lsl #17
   1a018:	cmp	r0, r1, lsl #16
   1a01c:	adc	r2, r2, r2
   1a020:	subcs	r0, r0, r1, lsl #16
   1a024:	cmp	r0, r1, lsl #15
   1a028:	adc	r2, r2, r2
   1a02c:	subcs	r0, r0, r1, lsl #15
   1a030:	cmp	r0, r1, lsl #14
   1a034:	adc	r2, r2, r2
   1a038:	subcs	r0, r0, r1, lsl #14
   1a03c:	cmp	r0, r1, lsl #13
   1a040:	adc	r2, r2, r2
   1a044:	subcs	r0, r0, r1, lsl #13
   1a048:	cmp	r0, r1, lsl #12
   1a04c:	adc	r2, r2, r2
   1a050:	subcs	r0, r0, r1, lsl #12
   1a054:	cmp	r0, r1, lsl #11
   1a058:	adc	r2, r2, r2
   1a05c:	subcs	r0, r0, r1, lsl #11
   1a060:	cmp	r0, r1, lsl #10
   1a064:	adc	r2, r2, r2
   1a068:	subcs	r0, r0, r1, lsl #10
   1a06c:	cmp	r0, r1, lsl #9
   1a070:	adc	r2, r2, r2
   1a074:	subcs	r0, r0, r1, lsl #9
   1a078:	cmp	r0, r1, lsl #8
   1a07c:	adc	r2, r2, r2
   1a080:	subcs	r0, r0, r1, lsl #8
   1a084:	cmp	r0, r1, lsl #7
   1a088:	adc	r2, r2, r2
   1a08c:	subcs	r0, r0, r1, lsl #7
   1a090:	cmp	r0, r1, lsl #6
   1a094:	adc	r2, r2, r2
   1a098:	subcs	r0, r0, r1, lsl #6
   1a09c:	cmp	r0, r1, lsl #5
   1a0a0:	adc	r2, r2, r2
   1a0a4:	subcs	r0, r0, r1, lsl #5
   1a0a8:	cmp	r0, r1, lsl #4
   1a0ac:	adc	r2, r2, r2
   1a0b0:	subcs	r0, r0, r1, lsl #4
   1a0b4:	cmp	r0, r1, lsl #3
   1a0b8:	adc	r2, r2, r2
   1a0bc:	subcs	r0, r0, r1, lsl #3
   1a0c0:	cmp	r0, r1, lsl #2
   1a0c4:	adc	r2, r2, r2
   1a0c8:	subcs	r0, r0, r1, lsl #2
   1a0cc:	cmp	r0, r1, lsl #1
   1a0d0:	adc	r2, r2, r2
   1a0d4:	subcs	r0, r0, r1, lsl #1
   1a0d8:	cmp	r0, r1
   1a0dc:	adc	r2, r2, r2
   1a0e0:	subcs	r0, r0, r1
   1a0e4:	mov	r0, r2
   1a0e8:	bx	lr
   1a0ec:	moveq	r0, #1
   1a0f0:	movne	r0, #0
   1a0f4:	bx	lr
   1a0f8:	clz	r2, r1
   1a0fc:	rsb	r2, r2, #31
   1a100:	lsr	r0, r0, r2
   1a104:	bx	lr
   1a108:	cmp	r0, #0
   1a10c:	mvnne	r0, #0
   1a110:	b	1a374 <tcgetattr@plt+0x9194>
   1a114:	cmp	r1, #0
   1a118:	beq	1a108 <tcgetattr@plt+0x8f28>
   1a11c:	push	{r0, r1, lr}
   1a120:	bl	19f28 <tcgetattr@plt+0x8d48>
   1a124:	pop	{r1, r2, lr}
   1a128:	mul	r3, r2, r0
   1a12c:	sub	r1, r1, r3
   1a130:	bx	lr
   1a134:	cmp	r1, #0
   1a138:	beq	1a344 <tcgetattr@plt+0x9164>
   1a13c:	eor	ip, r0, r1
   1a140:	rsbmi	r1, r1, #0
   1a144:	subs	r2, r1, #1
   1a148:	beq	1a310 <tcgetattr@plt+0x9130>
   1a14c:	movs	r3, r0
   1a150:	rsbmi	r3, r0, #0
   1a154:	cmp	r3, r1
   1a158:	bls	1a31c <tcgetattr@plt+0x913c>
   1a15c:	tst	r1, r2
   1a160:	beq	1a32c <tcgetattr@plt+0x914c>
   1a164:	clz	r2, r3
   1a168:	clz	r0, r1
   1a16c:	sub	r2, r0, r2
   1a170:	rsbs	r2, r2, #31
   1a174:	addne	r2, r2, r2, lsl #1
   1a178:	mov	r0, #0
   1a17c:	addne	pc, pc, r2, lsl #2
   1a180:	nop			; (mov r0, r0)
   1a184:	cmp	r3, r1, lsl #31
   1a188:	adc	r0, r0, r0
   1a18c:	subcs	r3, r3, r1, lsl #31
   1a190:	cmp	r3, r1, lsl #30
   1a194:	adc	r0, r0, r0
   1a198:	subcs	r3, r3, r1, lsl #30
   1a19c:	cmp	r3, r1, lsl #29
   1a1a0:	adc	r0, r0, r0
   1a1a4:	subcs	r3, r3, r1, lsl #29
   1a1a8:	cmp	r3, r1, lsl #28
   1a1ac:	adc	r0, r0, r0
   1a1b0:	subcs	r3, r3, r1, lsl #28
   1a1b4:	cmp	r3, r1, lsl #27
   1a1b8:	adc	r0, r0, r0
   1a1bc:	subcs	r3, r3, r1, lsl #27
   1a1c0:	cmp	r3, r1, lsl #26
   1a1c4:	adc	r0, r0, r0
   1a1c8:	subcs	r3, r3, r1, lsl #26
   1a1cc:	cmp	r3, r1, lsl #25
   1a1d0:	adc	r0, r0, r0
   1a1d4:	subcs	r3, r3, r1, lsl #25
   1a1d8:	cmp	r3, r1, lsl #24
   1a1dc:	adc	r0, r0, r0
   1a1e0:	subcs	r3, r3, r1, lsl #24
   1a1e4:	cmp	r3, r1, lsl #23
   1a1e8:	adc	r0, r0, r0
   1a1ec:	subcs	r3, r3, r1, lsl #23
   1a1f0:	cmp	r3, r1, lsl #22
   1a1f4:	adc	r0, r0, r0
   1a1f8:	subcs	r3, r3, r1, lsl #22
   1a1fc:	cmp	r3, r1, lsl #21
   1a200:	adc	r0, r0, r0
   1a204:	subcs	r3, r3, r1, lsl #21
   1a208:	cmp	r3, r1, lsl #20
   1a20c:	adc	r0, r0, r0
   1a210:	subcs	r3, r3, r1, lsl #20
   1a214:	cmp	r3, r1, lsl #19
   1a218:	adc	r0, r0, r0
   1a21c:	subcs	r3, r3, r1, lsl #19
   1a220:	cmp	r3, r1, lsl #18
   1a224:	adc	r0, r0, r0
   1a228:	subcs	r3, r3, r1, lsl #18
   1a22c:	cmp	r3, r1, lsl #17
   1a230:	adc	r0, r0, r0
   1a234:	subcs	r3, r3, r1, lsl #17
   1a238:	cmp	r3, r1, lsl #16
   1a23c:	adc	r0, r0, r0
   1a240:	subcs	r3, r3, r1, lsl #16
   1a244:	cmp	r3, r1, lsl #15
   1a248:	adc	r0, r0, r0
   1a24c:	subcs	r3, r3, r1, lsl #15
   1a250:	cmp	r3, r1, lsl #14
   1a254:	adc	r0, r0, r0
   1a258:	subcs	r3, r3, r1, lsl #14
   1a25c:	cmp	r3, r1, lsl #13
   1a260:	adc	r0, r0, r0
   1a264:	subcs	r3, r3, r1, lsl #13
   1a268:	cmp	r3, r1, lsl #12
   1a26c:	adc	r0, r0, r0
   1a270:	subcs	r3, r3, r1, lsl #12
   1a274:	cmp	r3, r1, lsl #11
   1a278:	adc	r0, r0, r0
   1a27c:	subcs	r3, r3, r1, lsl #11
   1a280:	cmp	r3, r1, lsl #10
   1a284:	adc	r0, r0, r0
   1a288:	subcs	r3, r3, r1, lsl #10
   1a28c:	cmp	r3, r1, lsl #9
   1a290:	adc	r0, r0, r0
   1a294:	subcs	r3, r3, r1, lsl #9
   1a298:	cmp	r3, r1, lsl #8
   1a29c:	adc	r0, r0, r0
   1a2a0:	subcs	r3, r3, r1, lsl #8
   1a2a4:	cmp	r3, r1, lsl #7
   1a2a8:	adc	r0, r0, r0
   1a2ac:	subcs	r3, r3, r1, lsl #7
   1a2b0:	cmp	r3, r1, lsl #6
   1a2b4:	adc	r0, r0, r0
   1a2b8:	subcs	r3, r3, r1, lsl #6
   1a2bc:	cmp	r3, r1, lsl #5
   1a2c0:	adc	r0, r0, r0
   1a2c4:	subcs	r3, r3, r1, lsl #5
   1a2c8:	cmp	r3, r1, lsl #4
   1a2cc:	adc	r0, r0, r0
   1a2d0:	subcs	r3, r3, r1, lsl #4
   1a2d4:	cmp	r3, r1, lsl #3
   1a2d8:	adc	r0, r0, r0
   1a2dc:	subcs	r3, r3, r1, lsl #3
   1a2e0:	cmp	r3, r1, lsl #2
   1a2e4:	adc	r0, r0, r0
   1a2e8:	subcs	r3, r3, r1, lsl #2
   1a2ec:	cmp	r3, r1, lsl #1
   1a2f0:	adc	r0, r0, r0
   1a2f4:	subcs	r3, r3, r1, lsl #1
   1a2f8:	cmp	r3, r1
   1a2fc:	adc	r0, r0, r0
   1a300:	subcs	r3, r3, r1
   1a304:	cmp	ip, #0
   1a308:	rsbmi	r0, r0, #0
   1a30c:	bx	lr
   1a310:	teq	ip, r0
   1a314:	rsbmi	r0, r0, #0
   1a318:	bx	lr
   1a31c:	movcc	r0, #0
   1a320:	asreq	r0, ip, #31
   1a324:	orreq	r0, r0, #1
   1a328:	bx	lr
   1a32c:	clz	r2, r1
   1a330:	rsb	r2, r2, #31
   1a334:	cmp	ip, #0
   1a338:	lsr	r0, r3, r2
   1a33c:	rsbmi	r0, r0, #0
   1a340:	bx	lr
   1a344:	cmp	r0, #0
   1a348:	mvngt	r0, #-2147483648	; 0x80000000
   1a34c:	movlt	r0, #-2147483648	; 0x80000000
   1a350:	b	1a374 <tcgetattr@plt+0x9194>
   1a354:	cmp	r1, #0
   1a358:	beq	1a344 <tcgetattr@plt+0x9164>
   1a35c:	push	{r0, r1, lr}
   1a360:	bl	1a13c <tcgetattr@plt+0x8f5c>
   1a364:	pop	{r1, r2, lr}
   1a368:	mul	r3, r2, r0
   1a36c:	sub	r1, r1, r3
   1a370:	bx	lr
   1a374:	push	{r1, lr}
   1a378:	mov	r0, #8
   1a37c:	bl	10f1c <raise@plt>
   1a380:	pop	{r1, pc}
   1a384:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a388:	mov	r7, r0
   1a38c:	ldr	r6, [pc, #72]	; 1a3dc <tcgetattr@plt+0x91fc>
   1a390:	ldr	r5, [pc, #72]	; 1a3e0 <tcgetattr@plt+0x9200>
   1a394:	add	r6, pc, r6
   1a398:	add	r5, pc, r5
   1a39c:	sub	r6, r6, r5
   1a3a0:	mov	r8, r1
   1a3a4:	mov	r9, r2
   1a3a8:	bl	10ee4 <calloc@plt-0x20>
   1a3ac:	asrs	r6, r6, #2
   1a3b0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a3b4:	mov	r4, #0
   1a3b8:	add	r4, r4, #1
   1a3bc:	ldr	r3, [r5], #4
   1a3c0:	mov	r2, r9
   1a3c4:	mov	r1, r8
   1a3c8:	mov	r0, r7
   1a3cc:	blx	r3
   1a3d0:	cmp	r6, r4
   1a3d4:	bne	1a3b8 <tcgetattr@plt+0x91d8>
   1a3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a3dc:	andeq	r3, r1, r8, ror #22
   1a3e0:	andeq	r3, r1, r0, ror #22
   1a3e4:	bx	lr
   1a3e8:	ldr	r3, [pc, #12]	; 1a3fc <tcgetattr@plt+0x921c>
   1a3ec:	mov	r1, #0
   1a3f0:	add	r3, pc, r3
   1a3f4:	ldr	r2, [r3]
   1a3f8:	b	11108 <__cxa_atexit@plt>
   1a3fc:	andeq	r3, r1, r4, lsl sp

Disassembly of section .fini:

0001a400 <.fini>:
   1a400:	push	{r3, lr}
   1a404:	pop	{r3, pc}
