;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT3_PC1
LED__0__PORT EQU 3
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT3_AG
LED__AMUX EQU CYREG_PRT3_AMUX
LED__BIE EQU CYREG_PRT3_BIE
LED__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED__BYP EQU CYREG_PRT3_BYP
LED__CTL EQU CYREG_PRT3_CTL
LED__DM0 EQU CYREG_PRT3_DM0
LED__DM1 EQU CYREG_PRT3_DM1
LED__DM2 EQU CYREG_PRT3_DM2
LED__DR EQU CYREG_PRT3_DR
LED__INP_DIS EQU CYREG_PRT3_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT3_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 3
LED__PRT EQU CYREG_PRT3_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED__PS EQU CYREG_PRT3_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT3_SLW

/* USB */
USB_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_arb_int__INTC_MASK EQU 0x400000
USB_arb_int__INTC_NUMBER EQU 22
USB_arb_int__INTC_PRIOR_NUM EQU 7
USB_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USB_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_bus_reset__INTC_MASK EQU 0x800000
USB_bus_reset__INTC_NUMBER EQU 23
USB_bus_reset__INTC_PRIOR_NUM EQU 7
USB_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USB_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USB_Dm__0__MASK EQU 0x80
USB_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USB_Dm__0__PORT EQU 15
USB_Dm__0__SHIFT EQU 7
USB_Dm__AG EQU CYREG_PRT15_AG
USB_Dm__AMUX EQU CYREG_PRT15_AMUX
USB_Dm__BIE EQU CYREG_PRT15_BIE
USB_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dm__BYP EQU CYREG_PRT15_BYP
USB_Dm__CTL EQU CYREG_PRT15_CTL
USB_Dm__DM0 EQU CYREG_PRT15_DM0
USB_Dm__DM1 EQU CYREG_PRT15_DM1
USB_Dm__DM2 EQU CYREG_PRT15_DM2
USB_Dm__DR EQU CYREG_PRT15_DR
USB_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dm__MASK EQU 0x80
USB_Dm__PORT EQU 15
USB_Dm__PRT EQU CYREG_PRT15_PRT
USB_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dm__PS EQU CYREG_PRT15_PS
USB_Dm__SHIFT EQU 7
USB_Dm__SLW EQU CYREG_PRT15_SLW
USB_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USB_Dp__0__MASK EQU 0x40
USB_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USB_Dp__0__PORT EQU 15
USB_Dp__0__SHIFT EQU 6
USB_Dp__AG EQU CYREG_PRT15_AG
USB_Dp__AMUX EQU CYREG_PRT15_AMUX
USB_Dp__BIE EQU CYREG_PRT15_BIE
USB_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_Dp__BYP EQU CYREG_PRT15_BYP
USB_Dp__CTL EQU CYREG_PRT15_CTL
USB_Dp__DM0 EQU CYREG_PRT15_DM0
USB_Dp__DM1 EQU CYREG_PRT15_DM1
USB_Dp__DM2 EQU CYREG_PRT15_DM2
USB_Dp__DR EQU CYREG_PRT15_DR
USB_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USB_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_Dp__MASK EQU 0x40
USB_Dp__PORT EQU 15
USB_Dp__PRT EQU CYREG_PRT15_PRT
USB_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_Dp__PS EQU CYREG_PRT15_PS
USB_Dp__SHIFT EQU 6
USB_Dp__SLW EQU CYREG_PRT15_SLW
USB_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USB_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_dp_int__INTC_MASK EQU 0x1000
USB_dp_int__INTC_NUMBER EQU 12
USB_dp_int__INTC_PRIOR_NUM EQU 7
USB_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USB_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_0__INTC_MASK EQU 0x1000000
USB_ep_0__INTC_NUMBER EQU 24
USB_ep_0__INTC_PRIOR_NUM EQU 7
USB_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USB_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_1__INTC_MASK EQU 0x20
USB_ep_1__INTC_NUMBER EQU 5
USB_ep_1__INTC_PRIOR_NUM EQU 7
USB_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USB_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_2__INTC_MASK EQU 0x40
USB_ep_2__INTC_NUMBER EQU 6
USB_ep_2__INTC_PRIOR_NUM EQU 7
USB_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USB_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_3__INTC_MASK EQU 0x80
USB_ep_3__INTC_NUMBER EQU 7
USB_ep_3__INTC_PRIOR_NUM EQU 7
USB_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USB_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_ep_8__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USB_ep_8__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USB_ep_8__INTC_MASK EQU 0x100
USB_ep_8__INTC_NUMBER EQU 8
USB_ep_8__INTC_PRIOR_NUM EQU 7
USB_ep_8__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USB_ep_8__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USB_ep_8__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USB_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USB_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USB_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USB_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USB_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USB_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USB_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USB_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USB_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USB_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USB_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USB_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USB_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USB_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USB_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USB_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USB_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USB_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USB_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USB_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USB_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USB_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USB_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USB_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USB_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USB_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USB_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USB_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USB_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USB_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USB_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USB_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USB_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USB_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USB_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USB_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USB_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USB_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USB_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USB_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USB_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USB_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USB_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USB_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USB_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USB_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USB_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USB_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USB_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USB_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USB_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USB_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USB_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USB_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USB_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USB_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USB_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USB_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USB_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USB_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USB_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USB_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USB_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USB_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USB_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USB_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USB_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USB_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USB_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USB_USB__CR0 EQU CYREG_USB_CR0
USB_USB__CR1 EQU CYREG_USB_CR1
USB_USB__CWA EQU CYREG_USB_CWA
USB_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USB_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USB_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USB_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USB_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USB_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USB_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USB_USB__EP0_CR EQU CYREG_USB_EP0_CR
USB_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USB_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USB_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USB_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USB_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USB_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USB_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USB_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USB_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USB_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USB_USB__PM_ACT_MSK EQU 0x01
USB_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USB_USB__PM_STBY_MSK EQU 0x01
USB_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USB_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USB_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USB_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USB_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USB_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USB_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USB_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USB_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USB_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USB_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USB_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USB_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USB_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USB_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USB_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USB_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USB_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USB_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USB_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USB_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USB_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USB_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USB_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USB_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USB_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USB_USB__SOF0 EQU CYREG_USB_SOF0
USB_USB__SOF1 EQU CYREG_USB_SOF1
USB_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USB_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USB_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1
USB_VBUS__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
USB_VBUS__0__MASK EQU 0x20
USB_VBUS__0__PC EQU CYREG_IO_PC_PRT15_PC5
USB_VBUS__0__PORT EQU 15
USB_VBUS__0__SHIFT EQU 5
USB_VBUS__AG EQU CYREG_PRT15_AG
USB_VBUS__AMUX EQU CYREG_PRT15_AMUX
USB_VBUS__BIE EQU CYREG_PRT15_BIE
USB_VBUS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USB_VBUS__BYP EQU CYREG_PRT15_BYP
USB_VBUS__CTL EQU CYREG_PRT15_CTL
USB_VBUS__DM0 EQU CYREG_PRT15_DM0
USB_VBUS__DM1 EQU CYREG_PRT15_DM1
USB_VBUS__DM2 EQU CYREG_PRT15_DM2
USB_VBUS__DR EQU CYREG_PRT15_DR
USB_VBUS__INP_DIS EQU CYREG_PRT15_INP_DIS
USB_VBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USB_VBUS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USB_VBUS__LCD_EN EQU CYREG_PRT15_LCD_EN
USB_VBUS__MASK EQU 0x20
USB_VBUS__PORT EQU 15
USB_VBUS__PRT EQU CYREG_PRT15_PRT
USB_VBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USB_VBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USB_VBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USB_VBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USB_VBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USB_VBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USB_VBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USB_VBUS__PS EQU CYREG_PRT15_PS
USB_VBUS__SHIFT EQU 5
USB_VBUS__SLW EQU CYREG_PRT15_SLW

/* ExpHdr */
ExpHdr__0__AG EQU CYREG_PRT1_AG
ExpHdr__0__AMUX EQU CYREG_PRT1_AMUX
ExpHdr__0__BIE EQU CYREG_PRT1_BIE
ExpHdr__0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ExpHdr__0__BYP EQU CYREG_PRT1_BYP
ExpHdr__0__CTL EQU CYREG_PRT1_CTL
ExpHdr__0__DM0 EQU CYREG_PRT1_DM0
ExpHdr__0__DM1 EQU CYREG_PRT1_DM1
ExpHdr__0__DM2 EQU CYREG_PRT1_DM2
ExpHdr__0__DR EQU CYREG_PRT1_DR
ExpHdr__0__INP_DIS EQU CYREG_PRT1_INP_DIS
ExpHdr__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
ExpHdr__0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ExpHdr__0__LCD_EN EQU CYREG_PRT1_LCD_EN
ExpHdr__0__MASK EQU 0x01
ExpHdr__0__PC EQU CYREG_PRT1_PC0
ExpHdr__0__PORT EQU 1
ExpHdr__0__PRT EQU CYREG_PRT1_PRT
ExpHdr__0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ExpHdr__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ExpHdr__0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ExpHdr__0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ExpHdr__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ExpHdr__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ExpHdr__0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ExpHdr__0__PS EQU CYREG_PRT1_PS
ExpHdr__0__SHIFT EQU 0
ExpHdr__0__SLW EQU CYREG_PRT1_SLW
ExpHdr__1__AG EQU CYREG_PRT1_AG
ExpHdr__1__AMUX EQU CYREG_PRT1_AMUX
ExpHdr__1__BIE EQU CYREG_PRT1_BIE
ExpHdr__1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ExpHdr__1__BYP EQU CYREG_PRT1_BYP
ExpHdr__1__CTL EQU CYREG_PRT1_CTL
ExpHdr__1__DM0 EQU CYREG_PRT1_DM0
ExpHdr__1__DM1 EQU CYREG_PRT1_DM1
ExpHdr__1__DM2 EQU CYREG_PRT1_DM2
ExpHdr__1__DR EQU CYREG_PRT1_DR
ExpHdr__1__INP_DIS EQU CYREG_PRT1_INP_DIS
ExpHdr__1__INTTYPE EQU CYREG_PICU1_INTTYPE1
ExpHdr__1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ExpHdr__1__LCD_EN EQU CYREG_PRT1_LCD_EN
ExpHdr__1__MASK EQU 0x02
ExpHdr__1__PC EQU CYREG_PRT1_PC1
ExpHdr__1__PORT EQU 1
ExpHdr__1__PRT EQU CYREG_PRT1_PRT
ExpHdr__1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ExpHdr__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ExpHdr__1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ExpHdr__1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ExpHdr__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ExpHdr__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ExpHdr__1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ExpHdr__1__PS EQU CYREG_PRT1_PS
ExpHdr__1__SHIFT EQU 1
ExpHdr__1__SLW EQU CYREG_PRT1_SLW
ExpHdr__2__AG EQU CYREG_PRT0_AG
ExpHdr__2__AMUX EQU CYREG_PRT0_AMUX
ExpHdr__2__BIE EQU CYREG_PRT0_BIE
ExpHdr__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ExpHdr__2__BYP EQU CYREG_PRT0_BYP
ExpHdr__2__CTL EQU CYREG_PRT0_CTL
ExpHdr__2__DM0 EQU CYREG_PRT0_DM0
ExpHdr__2__DM1 EQU CYREG_PRT0_DM1
ExpHdr__2__DM2 EQU CYREG_PRT0_DM2
ExpHdr__2__DR EQU CYREG_PRT0_DR
ExpHdr__2__INP_DIS EQU CYREG_PRT0_INP_DIS
ExpHdr__2__INTTYPE EQU CYREG_PICU0_INTTYPE0
ExpHdr__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ExpHdr__2__LCD_EN EQU CYREG_PRT0_LCD_EN
ExpHdr__2__MASK EQU 0x01
ExpHdr__2__PC EQU CYREG_PRT0_PC0
ExpHdr__2__PORT EQU 0
ExpHdr__2__PRT EQU CYREG_PRT0_PRT
ExpHdr__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ExpHdr__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ExpHdr__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ExpHdr__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ExpHdr__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ExpHdr__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ExpHdr__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ExpHdr__2__PS EQU CYREG_PRT0_PS
ExpHdr__2__SHIFT EQU 0
ExpHdr__2__SLW EQU CYREG_PRT0_SLW
ExpHdr__3__AG EQU CYREG_PRT1_AG
ExpHdr__3__AMUX EQU CYREG_PRT1_AMUX
ExpHdr__3__BIE EQU CYREG_PRT1_BIE
ExpHdr__3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ExpHdr__3__BYP EQU CYREG_PRT1_BYP
ExpHdr__3__CTL EQU CYREG_PRT1_CTL
ExpHdr__3__DM0 EQU CYREG_PRT1_DM0
ExpHdr__3__DM1 EQU CYREG_PRT1_DM1
ExpHdr__3__DM2 EQU CYREG_PRT1_DM2
ExpHdr__3__DR EQU CYREG_PRT1_DR
ExpHdr__3__INP_DIS EQU CYREG_PRT1_INP_DIS
ExpHdr__3__INTTYPE EQU CYREG_PICU1_INTTYPE3
ExpHdr__3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ExpHdr__3__LCD_EN EQU CYREG_PRT1_LCD_EN
ExpHdr__3__MASK EQU 0x08
ExpHdr__3__PC EQU CYREG_PRT1_PC3
ExpHdr__3__PORT EQU 1
ExpHdr__3__PRT EQU CYREG_PRT1_PRT
ExpHdr__3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ExpHdr__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ExpHdr__3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ExpHdr__3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ExpHdr__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ExpHdr__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ExpHdr__3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ExpHdr__3__PS EQU CYREG_PRT1_PS
ExpHdr__3__SHIFT EQU 3
ExpHdr__3__SLW EQU CYREG_PRT1_SLW
ExpHdr__4__AG EQU CYREG_PRT1_AG
ExpHdr__4__AMUX EQU CYREG_PRT1_AMUX
ExpHdr__4__BIE EQU CYREG_PRT1_BIE
ExpHdr__4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ExpHdr__4__BYP EQU CYREG_PRT1_BYP
ExpHdr__4__CTL EQU CYREG_PRT1_CTL
ExpHdr__4__DM0 EQU CYREG_PRT1_DM0
ExpHdr__4__DM1 EQU CYREG_PRT1_DM1
ExpHdr__4__DM2 EQU CYREG_PRT1_DM2
ExpHdr__4__DR EQU CYREG_PRT1_DR
ExpHdr__4__INP_DIS EQU CYREG_PRT1_INP_DIS
ExpHdr__4__INTTYPE EQU CYREG_PICU1_INTTYPE4
ExpHdr__4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ExpHdr__4__LCD_EN EQU CYREG_PRT1_LCD_EN
ExpHdr__4__MASK EQU 0x10
ExpHdr__4__PC EQU CYREG_PRT1_PC4
ExpHdr__4__PORT EQU 1
ExpHdr__4__PRT EQU CYREG_PRT1_PRT
ExpHdr__4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ExpHdr__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ExpHdr__4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ExpHdr__4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ExpHdr__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ExpHdr__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ExpHdr__4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ExpHdr__4__PS EQU CYREG_PRT1_PS
ExpHdr__4__SHIFT EQU 4
ExpHdr__4__SLW EQU CYREG_PRT1_SLW

/* Strobe */
Strobe_Sync_ctrl_reg__0__MASK EQU 0x01
Strobe_Sync_ctrl_reg__0__POS EQU 0
Strobe_Sync_ctrl_reg__1__MASK EQU 0x02
Strobe_Sync_ctrl_reg__1__POS EQU 1
Strobe_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Strobe_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Strobe_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Strobe_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Strobe_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Strobe_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Strobe_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Strobe_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Strobe_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Strobe_Sync_ctrl_reg__2__MASK EQU 0x04
Strobe_Sync_ctrl_reg__2__POS EQU 2
Strobe_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Strobe_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Strobe_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Strobe_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Strobe_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Strobe_Sync_ctrl_reg__MASK EQU 0x07
Strobe_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Strobe_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Strobe_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* BootIRQ */
BootIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
BootIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
BootIRQ__INTC_MASK EQU 0x800
BootIRQ__INTC_NUMBER EQU 11
BootIRQ__INTC_PRIOR_NUM EQU 7
BootIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
BootIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
BootIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* BootPin */
BootPin__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
BootPin__0__MASK EQU 0x10
BootPin__0__PC EQU CYREG_PRT12_PC4
BootPin__0__PORT EQU 12
BootPin__0__SHIFT EQU 4
BootPin__AG EQU CYREG_PRT12_AG
BootPin__BIE EQU CYREG_PRT12_BIE
BootPin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
BootPin__BYP EQU CYREG_PRT12_BYP
BootPin__DM0 EQU CYREG_PRT12_DM0
BootPin__DM1 EQU CYREG_PRT12_DM1
BootPin__DM2 EQU CYREG_PRT12_DM2
BootPin__DR EQU CYREG_PRT12_DR
BootPin__INP_DIS EQU CYREG_PRT12_INP_DIS
BootPin__INTSTAT EQU CYREG_PICU12_INTSTAT
BootPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
BootPin__MASK EQU 0x10
BootPin__PORT EQU 12
BootPin__PRT EQU CYREG_PRT12_PRT
BootPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
BootPin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
BootPin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
BootPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
BootPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
BootPin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
BootPin__PS EQU CYREG_PRT12_PS
BootPin__SHIFT EQU 4
BootPin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
BootPin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
BootPin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
BootPin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
BootPin__SLW EQU CYREG_PRT12_SLW
BootPin__SNAP EQU CYREG_PICU12_SNAP

/* DriveIRQ */
DriveIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DriveIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DriveIRQ__INTC_MASK EQU 0x01
DriveIRQ__INTC_NUMBER EQU 0
DriveIRQ__INTC_PRIOR_NUM EQU 7
DriveIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
DriveIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DriveIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ILO_Trim */
ILO_Trim_bILO_Trim_FF_Timer__CAP0 EQU CYREG_TMR0_CAP0
ILO_Trim_bILO_Trim_FF_Timer__CAP1 EQU CYREG_TMR0_CAP1
ILO_Trim_bILO_Trim_FF_Timer__CFG0 EQU CYREG_TMR0_CFG0
ILO_Trim_bILO_Trim_FF_Timer__CFG1 EQU CYREG_TMR0_CFG1
ILO_Trim_bILO_Trim_FF_Timer__CFG2 EQU CYREG_TMR0_CFG2
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ILO_Trim_bILO_Trim_FF_Timer__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ILO_Trim_bILO_Trim_FF_Timer__PER0 EQU CYREG_TMR0_PER0
ILO_Trim_bILO_Trim_FF_Timer__PER1 EQU CYREG_TMR0_PER1
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_ACT_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ILO_Trim_bILO_Trim_FF_Timer__PM_STBY_MSK EQU 0x01
ILO_Trim_bILO_Trim_FF_Timer__RT0 EQU CYREG_TMR0_RT0
ILO_Trim_bILO_Trim_FF_Timer__RT1 EQU CYREG_TMR0_RT1
ILO_Trim_bILO_Trim_FF_Timer__SR0 EQU CYREG_TMR0_SR0
ILO_Trim_CorrectionISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ILO_Trim_CorrectionISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ILO_Trim_CorrectionISR__INTC_MASK EQU 0x10
ILO_Trim_CorrectionISR__INTC_NUMBER EQU 4
ILO_Trim_CorrectionISR__INTC_PRIOR_NUM EQU 7
ILO_Trim_CorrectionISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
ILO_Trim_CorrectionISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ILO_Trim_CorrectionISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SenseIRQ */
SenseIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SenseIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SenseIRQ__INTC_MASK EQU 0x02
SenseIRQ__INTC_NUMBER EQU 1
SenseIRQ__INTC_PRIOR_NUM EQU 1
SenseIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
SenseIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SenseIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SensePin */
SensePin__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
SensePin__0__MASK EQU 0x02
SensePin__0__PC EQU CYREG_PRT0_PC1
SensePin__0__PORT EQU 0
SensePin__0__SHIFT EQU 1
SensePin__AG EQU CYREG_PRT0_AG
SensePin__AMUX EQU CYREG_PRT0_AMUX
SensePin__BIE EQU CYREG_PRT0_BIE
SensePin__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SensePin__BYP EQU CYREG_PRT0_BYP
SensePin__CTL EQU CYREG_PRT0_CTL
SensePin__DM0 EQU CYREG_PRT0_DM0
SensePin__DM1 EQU CYREG_PRT0_DM1
SensePin__DM2 EQU CYREG_PRT0_DM2
SensePin__DR EQU CYREG_PRT0_DR
SensePin__INP_DIS EQU CYREG_PRT0_INP_DIS
SensePin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SensePin__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SensePin__LCD_EN EQU CYREG_PRT0_LCD_EN
SensePin__MASK EQU 0x02
SensePin__PORT EQU 0
SensePin__PRT EQU CYREG_PRT0_PRT
SensePin__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SensePin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SensePin__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SensePin__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SensePin__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SensePin__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SensePin__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SensePin__PS EQU CYREG_PRT0_PS
SensePin__SHIFT EQU 1
SensePin__SLW EQU CYREG_PRT0_SLW

/* SysTimer */
SysTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SysTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SysTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SysTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SysTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SysTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SysTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SysTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
SysTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
SysTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SysTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
SysTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
SysTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
SysTimer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
SysTimer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
SysTimer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
SysTimer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
SysTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SysTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
SysTimer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
SysTimer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1

/* TimerIRQ */
TimerIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TimerIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TimerIRQ__INTC_MASK EQU 0x04
TimerIRQ__INTC_NUMBER EQU 2
TimerIRQ__INTC_PRIOR_NUM EQU 0
TimerIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
TimerIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TimerIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* DRIVE_CLK */
DRIVE_CLK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
DRIVE_CLK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
DRIVE_CLK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
DRIVE_CLK__CFG2_SRC_SEL_MASK EQU 0x07
DRIVE_CLK__INDEX EQU 0x00
DRIVE_CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
DRIVE_CLK__PM_ACT_MSK EQU 0x01
DRIVE_CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
DRIVE_CLK__PM_STBY_MSK EQU 0x01

/* DrivePins */
DrivePins__0__AG EQU CYREG_PRT12_AG
DrivePins__0__BIE EQU CYREG_PRT12_BIE
DrivePins__0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__0__BYP EQU CYREG_PRT12_BYP
DrivePins__0__DM0 EQU CYREG_PRT12_DM0
DrivePins__0__DM1 EQU CYREG_PRT12_DM1
DrivePins__0__DM2 EQU CYREG_PRT12_DM2
DrivePins__0__DR EQU CYREG_PRT12_DR
DrivePins__0__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
DrivePins__0__MASK EQU 0x80
DrivePins__0__PC EQU CYREG_PRT12_PC7
DrivePins__0__PORT EQU 12
DrivePins__0__PRT EQU CYREG_PRT12_PRT
DrivePins__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__0__PS EQU CYREG_PRT12_PS
DrivePins__0__SHIFT EQU 7
DrivePins__0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__0__SLW EQU CYREG_PRT12_SLW
DrivePins__1__AG EQU CYREG_PRT12_AG
DrivePins__1__BIE EQU CYREG_PRT12_BIE
DrivePins__1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__1__BYP EQU CYREG_PRT12_BYP
DrivePins__1__DM0 EQU CYREG_PRT12_DM0
DrivePins__1__DM1 EQU CYREG_PRT12_DM1
DrivePins__1__DM2 EQU CYREG_PRT12_DM2
DrivePins__1__DR EQU CYREG_PRT12_DR
DrivePins__1__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__1__INTTYPE EQU CYREG_PICU12_INTTYPE6
DrivePins__1__MASK EQU 0x40
DrivePins__1__PC EQU CYREG_PRT12_PC6
DrivePins__1__PORT EQU 12
DrivePins__1__PRT EQU CYREG_PRT12_PRT
DrivePins__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__1__PS EQU CYREG_PRT12_PS
DrivePins__1__SHIFT EQU 6
DrivePins__1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__1__SLW EQU CYREG_PRT12_SLW
DrivePins__2__AG EQU CYREG_PRT12_AG
DrivePins__2__BIE EQU CYREG_PRT12_BIE
DrivePins__2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__2__BYP EQU CYREG_PRT12_BYP
DrivePins__2__DM0 EQU CYREG_PRT12_DM0
DrivePins__2__DM1 EQU CYREG_PRT12_DM1
DrivePins__2__DM2 EQU CYREG_PRT12_DM2
DrivePins__2__DR EQU CYREG_PRT12_DR
DrivePins__2__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__2__INTTYPE EQU CYREG_PICU12_INTTYPE1
DrivePins__2__MASK EQU 0x02
DrivePins__2__PC EQU CYREG_PRT12_PC1
DrivePins__2__PORT EQU 12
DrivePins__2__PRT EQU CYREG_PRT12_PRT
DrivePins__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__2__PS EQU CYREG_PRT12_PS
DrivePins__2__SHIFT EQU 1
DrivePins__2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__2__SLW EQU CYREG_PRT12_SLW
DrivePins__3__AG EQU CYREG_PRT12_AG
DrivePins__3__BIE EQU CYREG_PRT12_BIE
DrivePins__3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__3__BYP EQU CYREG_PRT12_BYP
DrivePins__3__DM0 EQU CYREG_PRT12_DM0
DrivePins__3__DM1 EQU CYREG_PRT12_DM1
DrivePins__3__DM2 EQU CYREG_PRT12_DM2
DrivePins__3__DR EQU CYREG_PRT12_DR
DrivePins__3__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__3__INTTYPE EQU CYREG_PICU12_INTTYPE0
DrivePins__3__MASK EQU 0x01
DrivePins__3__PC EQU CYREG_PRT12_PC0
DrivePins__3__PORT EQU 12
DrivePins__3__PRT EQU CYREG_PRT12_PRT
DrivePins__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__3__PS EQU CYREG_PRT12_PS
DrivePins__3__SHIFT EQU 0
DrivePins__3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__3__SLW EQU CYREG_PRT12_SLW
DrivePins__4__AG EQU CYREG_PRT12_AG
DrivePins__4__BIE EQU CYREG_PRT12_BIE
DrivePins__4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__4__BYP EQU CYREG_PRT12_BYP
DrivePins__4__DM0 EQU CYREG_PRT12_DM0
DrivePins__4__DM1 EQU CYREG_PRT12_DM1
DrivePins__4__DM2 EQU CYREG_PRT12_DM2
DrivePins__4__DR EQU CYREG_PRT12_DR
DrivePins__4__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__4__INTTYPE EQU CYREG_PICU12_INTTYPE5
DrivePins__4__MASK EQU 0x20
DrivePins__4__PC EQU CYREG_PRT12_PC5
DrivePins__4__PORT EQU 12
DrivePins__4__PRT EQU CYREG_PRT12_PRT
DrivePins__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__4__PS EQU CYREG_PRT12_PS
DrivePins__4__SHIFT EQU 5
DrivePins__4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__4__SLW EQU CYREG_PRT12_SLW
DrivePins__5__AG EQU CYREG_PRT12_AG
DrivePins__5__BIE EQU CYREG_PRT12_BIE
DrivePins__5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__5__BYP EQU CYREG_PRT12_BYP
DrivePins__5__DM0 EQU CYREG_PRT12_DM0
DrivePins__5__DM1 EQU CYREG_PRT12_DM1
DrivePins__5__DM2 EQU CYREG_PRT12_DM2
DrivePins__5__DR EQU CYREG_PRT12_DR
DrivePins__5__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__5__INTTYPE EQU CYREG_PICU12_INTTYPE2
DrivePins__5__MASK EQU 0x04
DrivePins__5__PC EQU CYREG_PRT12_PC2
DrivePins__5__PORT EQU 12
DrivePins__5__PRT EQU CYREG_PRT12_PRT
DrivePins__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__5__PS EQU CYREG_PRT12_PS
DrivePins__5__SHIFT EQU 2
DrivePins__5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__5__SLW EQU CYREG_PRT12_SLW
DrivePins__6__AG EQU CYREG_PRT12_AG
DrivePins__6__BIE EQU CYREG_PRT12_BIE
DrivePins__6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DrivePins__6__BYP EQU CYREG_PRT12_BYP
DrivePins__6__DM0 EQU CYREG_PRT12_DM0
DrivePins__6__DM1 EQU CYREG_PRT12_DM1
DrivePins__6__DM2 EQU CYREG_PRT12_DM2
DrivePins__6__DR EQU CYREG_PRT12_DR
DrivePins__6__INP_DIS EQU CYREG_PRT12_INP_DIS
DrivePins__6__INTTYPE EQU CYREG_PICU12_INTTYPE3
DrivePins__6__MASK EQU 0x08
DrivePins__6__PC EQU CYREG_PRT12_PC3
DrivePins__6__PORT EQU 12
DrivePins__6__PRT EQU CYREG_PRT12_PRT
DrivePins__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DrivePins__6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DrivePins__6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DrivePins__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DrivePins__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DrivePins__6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DrivePins__6__PS EQU CYREG_PRT12_PS
DrivePins__6__SHIFT EQU 3
DrivePins__6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DrivePins__6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DrivePins__6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DrivePins__6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DrivePins__6__SLW EQU CYREG_PRT12_SLW
DrivePins__7__AG EQU CYREG_PRT3_AG
DrivePins__7__AMUX EQU CYREG_PRT3_AMUX
DrivePins__7__BIE EQU CYREG_PRT3_BIE
DrivePins__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DrivePins__7__BYP EQU CYREG_PRT3_BYP
DrivePins__7__CTL EQU CYREG_PRT3_CTL
DrivePins__7__DM0 EQU CYREG_PRT3_DM0
DrivePins__7__DM1 EQU CYREG_PRT3_DM1
DrivePins__7__DM2 EQU CYREG_PRT3_DM2
DrivePins__7__DR EQU CYREG_PRT3_DR
DrivePins__7__INP_DIS EQU CYREG_PRT3_INP_DIS
DrivePins__7__INTTYPE EQU CYREG_PICU3_INTTYPE0
DrivePins__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DrivePins__7__LCD_EN EQU CYREG_PRT3_LCD_EN
DrivePins__7__MASK EQU 0x01
DrivePins__7__PC EQU CYREG_PRT3_PC0
DrivePins__7__PORT EQU 3
DrivePins__7__PRT EQU CYREG_PRT3_PRT
DrivePins__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DrivePins__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DrivePins__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DrivePins__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DrivePins__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DrivePins__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DrivePins__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DrivePins__7__PS EQU CYREG_PRT3_PS
DrivePins__7__SHIFT EQU 0
DrivePins__7__SLW EQU CYREG_PRT3_SLW

/* StrobePin */
StrobePin__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
StrobePin__0__MASK EQU 0x40
StrobePin__0__PC EQU CYREG_PRT3_PC6
StrobePin__0__PORT EQU 3
StrobePin__0__SHIFT EQU 6
StrobePin__1__INTTYPE EQU CYREG_PICU3_INTTYPE5
StrobePin__1__MASK EQU 0x20
StrobePin__1__PC EQU CYREG_PRT3_PC5
StrobePin__1__PORT EQU 3
StrobePin__1__SHIFT EQU 5
StrobePin__2__INTTYPE EQU CYREG_PICU3_INTTYPE4
StrobePin__2__MASK EQU 0x10
StrobePin__2__PC EQU CYREG_PRT3_PC4
StrobePin__2__PORT EQU 3
StrobePin__2__SHIFT EQU 4
StrobePin__AG EQU CYREG_PRT3_AG
StrobePin__AMUX EQU CYREG_PRT3_AMUX
StrobePin__BIE EQU CYREG_PRT3_BIE
StrobePin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
StrobePin__BYP EQU CYREG_PRT3_BYP
StrobePin__CTL EQU CYREG_PRT3_CTL
StrobePin__DM0 EQU CYREG_PRT3_DM0
StrobePin__DM1 EQU CYREG_PRT3_DM1
StrobePin__DM2 EQU CYREG_PRT3_DM2
StrobePin__DR EQU CYREG_PRT3_DR
StrobePin__INP_DIS EQU CYREG_PRT3_INP_DIS
StrobePin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
StrobePin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
StrobePin__LCD_EN EQU CYREG_PRT3_LCD_EN
StrobePin__PORT EQU 3
StrobePin__PRT EQU CYREG_PRT3_PRT
StrobePin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
StrobePin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
StrobePin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
StrobePin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
StrobePin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
StrobePin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
StrobePin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
StrobePin__PS EQU CYREG_PRT3_PS
StrobePin__SLW EQU CYREG_PRT3_SLW

/* SuspendWD */
SuspendWD_Counter7__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
SuspendWD_Counter7__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SuspendWD_Counter7__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SuspendWD_Counter7__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
SuspendWD_Counter7__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
SuspendWD_Counter7__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SuspendWD_Counter7__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SuspendWD_Counter7__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
SuspendWD_Counter7__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
SuspendWD_Counter7__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
SuspendWD_Counter7__CONTROL_REG EQU CYREG_B0_UDB05_CTL
SuspendWD_Counter7__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SuspendWD_Counter7__COUNT_REG EQU CYREG_B0_UDB05_CTL
SuspendWD_Counter7__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
SuspendWD_Counter7__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SuspendWD_Counter7__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
SuspendWD_Counter7__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* USBSuspendIRQ */
USBSuspendIRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBSuspendIRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBSuspendIRQ__INTC_MASK EQU 0x08
USBSuspendIRQ__INTC_NUMBER EQU 3
USBSuspendIRQ__INTC_PRIOR_NUM EQU 7
USBSuspendIRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBSuspendIRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBSuspendIRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 36000000
BCLK__BUS_CLK__KHZ EQU 36000
BCLK__BUS_CLK__MHZ EQU 36
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E127069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
Drive_Sync_ctrl_reg__0__MASK EQU 0x01
Drive_Sync_ctrl_reg__0__POS EQU 0
Drive_Sync_ctrl_reg__1__MASK EQU 0x02
Drive_Sync_ctrl_reg__1__POS EQU 1
Drive_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Drive_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Drive_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Drive_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
Drive_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
Drive_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Drive_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Drive_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
Drive_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
Drive_Sync_ctrl_reg__2__MASK EQU 0x04
Drive_Sync_ctrl_reg__2__POS EQU 2
Drive_Sync_ctrl_reg__3__MASK EQU 0x08
Drive_Sync_ctrl_reg__3__POS EQU 3
Drive_Sync_ctrl_reg__4__MASK EQU 0x10
Drive_Sync_ctrl_reg__4__POS EQU 4
Drive_Sync_ctrl_reg__5__MASK EQU 0x20
Drive_Sync_ctrl_reg__5__POS EQU 5
Drive_Sync_ctrl_reg__6__MASK EQU 0x40
Drive_Sync_ctrl_reg__6__POS EQU 6
Drive_Sync_ctrl_reg__7__MASK EQU 0x80
Drive_Sync_ctrl_reg__7__POS EQU 7
Drive_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Drive_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
Drive_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Drive_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB04_CTL
Drive_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
Drive_Sync_ctrl_reg__MASK EQU 0xFF
Drive_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Drive_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
Drive_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
