hmLoadTopic({
hmKeywords:"16KPage,32KPage,64KPage,8KPage,ASN,Attribute,BitField,Boundary,BoundaryReference,Canonicality,Chapter,Configuration,Constraint,Constraint,Default,Entry,Field,Figure,GlobalFlag,Implementation,Input,L1,L2,L3,Layout,LevelBits,Lookup,Manual,Maximum,Minimum,Minimum,Mode,Model,Offset,OffsetMask,Option,OptionA,OptionB,OptionC,OptionD,PageMask,PageShift,PageSize,Position,Range,Recommendation,Reference,Register,Segment,Selection,SignExtension,Space,Subset,Summary,Table,Table,TLB,VABits,vaTop,VirtualAddress,VPN,Width",
hmTitle:"5.4.4 Alpha VA Field Boundary Reference",
hmDescription:"This section provides the normative bit-field boundary tables for all four Alpha AXP page size options. These are the decoding rules applied after the VA option is selected at...",
hmPrevLink:"chapter-5_4-virtual-addressing.html",
hmNextLink:"chapter-5_5-guestmemory---shar.html",
hmParentLink:"chapter-5---memory-system-arch.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-5---memory-system-arch.html\">Chapter 5 - Memory System Architecture<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 5 - Memory System Architecture > 5.4.4 Alpha VA Field Boundary Reference",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">5.4.4 Alpha VA Field Boundary Reference<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This section provides the normative bit-field boundary tables for all four Alpha AXP page size options. These are the decoding rules applied after the VA option is selected at CPU\/board bring-up — they are not detectors. You cannot reliably distinguish 8K from 16K from 32K from 64K by examining a single VA; you must know the selected option.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Reference: Alpha AXP Architecture Reference Manual, Version 6 (1994), Memory Management chapter, &quot;Virtual Address Format&quot; (Figure 22-1, Table 22-2).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Configuration Inputs<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">These values are configuration inputs selected by the implementation, not derived from VA bits:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">pageShift — byte_within_page field width: 13, 14, 15, or 16 bits<\/p>\n\r<p class=\"p_Normal\">levelBits — Level2 and Level3 field widths: 10, 11, 12, or 13 bits<\/p>\n\r<p class=\"p_Normal\">vaBits — implemented VA width in bits (varies by page size; minimum 43)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Derived Fields<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">offsetMask&nbsp;=&nbsp;(1ULL&nbsp;&lt;&lt;&nbsp;pageShift)&nbsp;-&nbsp;1<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[vaBits-1&nbsp;:&nbsp;vaBits-2]&nbsp;\/\/&nbsp;2&nbsp;bits,&nbsp;always<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;field&nbsp;=&nbsp;VA[vaBits-3&nbsp;:&nbsp;pageShift&nbsp;+&nbsp;2*levelBits]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;width&nbsp;=&nbsp;vaBits&nbsp;-&nbsp;2&nbsp;-&nbsp;(pageShift&nbsp;+&nbsp;2*levelBits)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;field&nbsp;=&nbsp;VA[pageShift&nbsp;+&nbsp;2*levelBits&nbsp;-&nbsp;1&nbsp;:&nbsp;pageShift&nbsp;+&nbsp;levelBits]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;field&nbsp;=&nbsp;VA[pageShift&nbsp;+&nbsp;levelBits&nbsp;-&nbsp;1&nbsp;:&nbsp;pageShift]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[pageShift&nbsp;-&nbsp;1&nbsp;:&nbsp;0]<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Constraints (ASA)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>VA space must be at least 43 bits<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>At least 2 bits of Level1 must be implemented<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>For reduced VA space, only a subset of low-order bits in Level1 are implemented<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Canonicality: in a 64-bit VA register, bits above (vaBits-1) must be a sign-extension of bit (vaBits-1)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Option A: 8K Pages<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">pageShift=13, levelBits=10, vaBits=43 (fixed — only one width)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;42<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[42:41]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[40:33]&nbsp;8&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[32:23]&nbsp;10&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[22:13]&nbsp;10&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[12:0]&nbsp;13&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Layout:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;[42:41]&nbsp;[40:33]&nbsp;[32:23]&nbsp;[22:13]&nbsp;[12:0]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;SEG&nbsp;L1&nbsp;L2&nbsp;L3&nbsp;OFFSET(8K)<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Option B: 16K Pages<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">pageShift=14, levelBits=11, vaBits=43..47<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 43 (minimum)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;42<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[42:41]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[40:36]&nbsp;5&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[35:25]&nbsp;11&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[24:14]&nbsp;11&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[13:0]&nbsp;14&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 47 (maximum)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;46<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[46:45]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[44:36]&nbsp;9&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[35:25]&nbsp;11&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[24:14]&nbsp;11&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[13:0]&nbsp;14&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Note: L2, L3, and Offset field positions are fixed regardless of vaBits. Only the Segment and L1 fields shift as vaBits increases.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Generic&nbsp;layout:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;[vaTop:vaTop-1]&nbsp;[vaTop-2&nbsp;:&nbsp;36]&nbsp;[35:25]&nbsp;[24:14]&nbsp;[13:0]<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;SEG&nbsp;L1(5..9)&nbsp;L2(11)&nbsp;L3(11)&nbsp;OFFSET(16K)<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Option C: 32K Pages<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">pageShift=15, levelBits=12, vaBits=43..51<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 43 (minimum)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;42<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[42:41]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[40:39]&nbsp;2&nbsp;bits&nbsp;(minimum&nbsp;allowed&nbsp;by&nbsp;ASA)<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[38:27]&nbsp;12&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[26:15]&nbsp;12&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[14:0]&nbsp;15&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 51 (maximum)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;50<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[50:49]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[48:39]&nbsp;10&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[38:27]&nbsp;12&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[26:15]&nbsp;12&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[14:0]&nbsp;15&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Generic&nbsp;layout:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;[SEG]&nbsp;[L1&nbsp;variable&nbsp;2..10&nbsp;bits]&nbsp;[L2&nbsp;12]&nbsp;[L3&nbsp;12]&nbsp;[OFFSET&nbsp;15]<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Option D: 64K Pages<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">pageShift=16, levelBits=13, vaBits=46..55<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Note: The ASA states vaBits=44..55, but at vaBits=44 the L1 width is 0 bits, which violates the minimum-2-bits-of-L1 constraint. In practice, vaBits must be ≥ 46 for 64K pages:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;width&nbsp;=&nbsp;vaBits&nbsp;-&nbsp;2&nbsp;-&nbsp;(16&nbsp;+&nbsp;2*13)&nbsp;=&nbsp;vaBits&nbsp;-&nbsp;44<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Minimum&nbsp;L1&nbsp;≥&nbsp;2&nbsp;→&nbsp;vaBits&nbsp;≥&nbsp;46<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 46 (minimum satisfying L1 ≥ 2)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;45<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[45:44]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[43:42]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[41:29]&nbsp;13&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[28:16]&nbsp;13&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[15:0]&nbsp;16&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">vaBits = 55 (maximum)<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">vaTop&nbsp;=&nbsp;54<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Segment&nbsp;=&nbsp;VA[54:53]&nbsp;2&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L1&nbsp;=&nbsp;VA[52:42]&nbsp;11&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L2&nbsp;=&nbsp;VA[41:29]&nbsp;13&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">L3&nbsp;=&nbsp;VA[28:16]&nbsp;13&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Offset&nbsp;=&nbsp;VA[15:0]&nbsp;16&nbsp;bits<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Generic&nbsp;layout:<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">&nbsp;[SEG]&nbsp;[L1&nbsp;variable&nbsp;2..11&nbsp;bits]&nbsp;[L2&nbsp;13]&nbsp;[L3&nbsp;13]&nbsp;[OFFSET&nbsp;16]<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<hr style=\"height:1px; color:#000000; border-width:0; background-color:#000000;\" \/><p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">TLB Lookup Recommendation<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Do not scan VA options (8K\/16K\/32K\/64K) on every lookup. Instead:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>Select one option at CPU\/board bring-up (configuration or CPU model default)<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Decode VA fields according to that selected option<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>TLB lookup uses VPN = VA &gt;&gt; pageShift, plus ASN, global flag, and mode checks<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>If later emulating mixed page sizes, page size becomes an attribute of the TLB entry (pageMask), not something inferred by reinterpreting VA field boundaries<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Summary Table<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">Option&nbsp;Page&nbsp;pageShift&nbsp;levelBits&nbsp;vaBits&nbsp;L1&nbsp;width&nbsp;L2\/L3&nbsp;bits<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">------&nbsp;-----&nbsp;---------&nbsp;---------&nbsp;---------&nbsp;----------&nbsp;----------<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">A&nbsp;8K&nbsp;13&nbsp;10&nbsp;43&nbsp;8&nbsp;(fixed)&nbsp;10&nbsp;\/&nbsp;10<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">B&nbsp;16K&nbsp;14&nbsp;11&nbsp;43..47&nbsp;5..9&nbsp;11&nbsp;\/&nbsp;11<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">C&nbsp;32K&nbsp;15&nbsp;12&nbsp;43..51&nbsp;2..10&nbsp;12&nbsp;\/&nbsp;12<\/span><\/p>\n\r<p class=\"p_CodeExample\"><span class=\"f_CodeExample\">D&nbsp;64K&nbsp;16&nbsp;13&nbsp;46..55&nbsp;2..11&nbsp;13&nbsp;\/&nbsp;13<\/span><\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-5_4-virtual-addressing.html\" class=\"topiclink\">5.4.2 Virtual Addressing and Translation Responsibility<\/a>; pteLib\/ev6Translation_struct.h; Alpha AXP Architecture Reference Manual v6, Chapter 22.<\/span><\/p>\n\r"
})
