#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b6cf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b6e240 .scope module, "tb" "tb" 3 33;
 .timescale -12 -12;
L_0x1b9dc60 .functor NOT 1, L_0x1b9e430, C4<0>, C4<0>, C4<0>;
L_0x1b9e1e0 .functor XOR 1, L_0x1b9df90, L_0x1b9e110, C4<0>, C4<0>;
L_0x1b9e320 .functor XOR 1, L_0x1b9e1e0, L_0x1b9e250, C4<0>, C4<0>;
v0x1b9d010_0 .net "A", 1 0, v0x1b9c630_0;  1 drivers
v0x1b9d0f0_0 .net "B", 1 0, v0x1b9c710_0;  1 drivers
v0x1b9d1b0_0 .net *"_ivl_10", 0 0, L_0x1b9e250;  1 drivers
v0x1b9d270_0 .net *"_ivl_12", 0 0, L_0x1b9e320;  1 drivers
v0x1b9d350_0 .net *"_ivl_2", 0 0, L_0x1b9def0;  1 drivers
v0x1b9d480_0 .net *"_ivl_4", 0 0, L_0x1b9df90;  1 drivers
v0x1b9d560_0 .net *"_ivl_6", 0 0, L_0x1b9e110;  1 drivers
v0x1b9d640_0 .net *"_ivl_8", 0 0, L_0x1b9e1e0;  1 drivers
v0x1b9d720_0 .var "clk", 0 0;
v0x1b9d7c0_0 .var/2u "stats1", 159 0;
v0x1b9d880_0 .var/2u "strobe", 0 0;
v0x1b9d940_0 .net "tb_match", 0 0, L_0x1b9e430;  1 drivers
v0x1b9da00_0 .net "tb_mismatch", 0 0, L_0x1b9dc60;  1 drivers
v0x1b9dac0_0 .net "z_dut", 0 0, v0x1b9ccf0_0;  1 drivers
v0x1b9db90_0 .net "z_ref", 0 0, L_0x1b9dd30;  1 drivers
L_0x1b9def0 .concat [ 1 0 0 0], L_0x1b9dd30;
L_0x1b9df90 .concat [ 1 0 0 0], L_0x1b9dd30;
L_0x1b9e110 .concat [ 1 0 0 0], v0x1b9ccf0_0;
L_0x1b9e250 .concat [ 1 0 0 0], L_0x1b9dd30;
L_0x1b9e430 .cmp/eeq 1, L_0x1b9def0, L_0x1b9e320;
S_0x1b6e3d0 .scope module, "good1" "reference_module" 3 74, 3 7 0, S_0x1b6e240;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 1 "z";
v0x1b6c620_0 .net "A", 1 0, v0x1b9c630_0;  alias, 1 drivers
v0x1b6c6c0_0 .net "B", 1 0, v0x1b9c710_0;  alias, 1 drivers
v0x1b9c2d0_0 .net "z", 0 0, L_0x1b9dd30;  alias, 1 drivers
L_0x1b9dd30 .cmp/eq 2, v0x1b9c630_0, v0x1b9c710_0;
S_0x1b9c3f0 .scope module, "stim1" "stimulus_gen" 3 69, 3 17 0, S_0x1b6e240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 2 "A";
    .port_info 2 /OUTPUT 2 "B";
v0x1b9c630_0 .var "A", 1 0;
v0x1b9c710_0 .var "B", 1 0;
v0x1b9c7b0_0 .net "clk", 0 0, v0x1b9d720_0;  1 drivers
E_0x1b777d0 .event negedge, v0x1b9c7b0_0;
E_0x1b77c80/0 .event negedge, v0x1b9c7b0_0;
E_0x1b77c80/1 .event posedge, v0x1b9c7b0_0;
E_0x1b77c80 .event/or E_0x1b77c80/0, E_0x1b77c80/1;
S_0x1b9c8b0 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0x1b6e240;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "A";
    .port_info 1 /INPUT 2 "B";
    .port_info 2 /OUTPUT 1 "z";
v0x1b9cab0_0 .net "A", 1 0, v0x1b9c630_0;  alias, 1 drivers
v0x1b9cbe0_0 .net "B", 1 0, v0x1b9c710_0;  alias, 1 drivers
v0x1b9ccf0_0 .var "z", 0 0;
E_0x1b77f30 .event anyedge, v0x1b6c620_0, v0x1b6c6c0_0;
S_0x1b9ce10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 86, 3 86 0, S_0x1b6e240;
 .timescale -12 -12;
E_0x1b629f0 .event anyedge, v0x1b9d880_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b9d880_0;
    %nor/r;
    %assign/vec4 v0x1b9d880_0, 0;
    %wait E_0x1b629f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9c3f0;
T_1 ;
    %wait E_0x1b77c80;
    %vpi_func 3 24 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 4;
    %split/vec4 2;
    %assign/vec4 v0x1b9c710_0, 0;
    %assign/vec4 v0x1b9c630_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b9c3f0;
T_2 ;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b777d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b9c8b0;
T_3 ;
    %wait E_0x1b77f30;
    %load/vec4 v0x1b9cab0_0;
    %load/vec4 v0x1b9cbe0_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9ccf0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9ccf0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1b6e240;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9d720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9d880_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b6e240;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b9d720_0;
    %inv;
    %store/vec4 v0x1b9d720_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b6e240;
T_6 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9c7b0_0, v0x1b9da00_0, v0x1b9d010_0, v0x1b9d0f0_0, v0x1b9db90_0, v0x1b9dac0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b6e240;
T_7 ;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 95 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 98 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 99 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 100 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b6e240;
T_8 ;
    %wait E_0x1b77c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d7c0_0, 4, 32;
    %load/vec4 v0x1b9d940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d7c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9d7c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d7c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b9db90_0;
    %load/vec4 v0x1b9db90_0;
    %load/vec4 v0x1b9dac0_0;
    %xor;
    %load/vec4 v0x1b9db90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 115 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d7c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b9d7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b9d7c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/mt2015_eq2/mt2015_eq2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/mt2015_eq2/iter0/response2/top_module.sv";
