begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014 The FreeBSD Foundation  * All rights reserved.  *  * This software was developed by Semihalf under  * the sponsorship of the FreeBSD Foundation.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/types.h>
end_include

begin_include
include|#
directive|include
file|<sys/kdb.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<machine/armreg.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/debug_monitor.h>
end_include

begin_include
include|#
directive|include
file|<machine/kdb.h>
end_include

begin_include
include|#
directive|include
file|<ddb/ddb.h>
end_include

begin_include
include|#
directive|include
file|<ddb/db_sym.h>
end_include

begin_enum
enum|enum
name|dbg_t
block|{
name|DBG_TYPE_BREAKPOINT
init|=
literal|0
block|,
name|DBG_TYPE_WATCHPOINT
init|=
literal|1
block|, }
enum|;
end_enum

begin_decl_stmt
specifier|static
name|int
name|dbg_watchpoint_num
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|dbg_breakpoint_num
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|dbg_ref_count_mde
index|[
name|MAXCPU
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|int
name|dbg_ref_count_kde
index|[
name|MAXCPU
index|]
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Watchpoints/breakpoints control register bitfields */
end_comment

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LEN_1
value|(0x1<< 5)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LEN_2
value|(0x3<< 5)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LEN_4
value|(0xf<< 5)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LEN_8
value|(0xff<< 5)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LEN_MASK
parameter_list|(
name|x
parameter_list|)
value|((x)& (0xff<< 5))
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_EXEC
value|(0x0<< 3)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_LOAD
value|(0x1<< 3)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_STORE
value|(0x2<< 3)
end_define

begin_define
define|#
directive|define
name|DBG_WATCH_CTRL_ACCESS_MASK
parameter_list|(
name|x
parameter_list|)
value|((x)& (0x3<< 3))
end_define

begin_comment
comment|/* Common for breakpoint and watchpoint */
end_comment

begin_define
define|#
directive|define
name|DBG_WB_CTRL_EL1
value|(0x1<< 1)
end_define

begin_define
define|#
directive|define
name|DBG_WB_CTRL_EL0
value|(0x2<< 1)
end_define

begin_define
define|#
directive|define
name|DBG_WB_CTRL_ELX_MASK
parameter_list|(
name|x
parameter_list|)
value|((x)& (0x3<< 1))
end_define

begin_define
define|#
directive|define
name|DBG_WB_CTRL_E
value|(0x1<< 0)
end_define

begin_define
define|#
directive|define
name|DBG_REG_BASE_BVR
value|0
end_define

begin_define
define|#
directive|define
name|DBG_REG_BASE_BCR
value|(DBG_REG_BASE_BVR + 16)
end_define

begin_define
define|#
directive|define
name|DBG_REG_BASE_WVR
value|(DBG_REG_BASE_BCR + 16)
end_define

begin_define
define|#
directive|define
name|DBG_REG_BASE_WCR
value|(DBG_REG_BASE_WVR + 16)
end_define

begin_comment
comment|/* Watchpoint/breakpoint helpers */
end_comment

begin_define
define|#
directive|define
name|DBG_WB_WVR
value|"wvr"
end_define

begin_define
define|#
directive|define
name|DBG_WB_WCR
value|"wcr"
end_define

begin_define
define|#
directive|define
name|DBG_WB_BVR
value|"bvr"
end_define

begin_define
define|#
directive|define
name|DBG_WB_BCR
value|"bcr"
end_define

begin_define
define|#
directive|define
name|DBG_WB_READ
parameter_list|(
name|reg
parameter_list|,
name|num
parameter_list|,
name|val
parameter_list|)
value|do {					\ 	__asm __volatile("mrs %0, dbg" reg #num "_el1" : "=r" (val));	\ } while (0)
end_define

begin_define
define|#
directive|define
name|DBG_WB_WRITE
parameter_list|(
name|reg
parameter_list|,
name|num
parameter_list|,
name|val
parameter_list|)
value|do {				\ 	__asm __volatile("msr dbg" reg #num "_el1, %0" :: "r" (val));	\ } while (0)
end_define

begin_define
define|#
directive|define
name|READ_WB_REG_CASE
parameter_list|(
name|reg
parameter_list|,
name|num
parameter_list|,
name|offset
parameter_list|,
name|val
parameter_list|)
define|\
value|case (num + offset):				\ 		DBG_WB_READ(reg, num, val);		\ 		break
end_define

begin_define
define|#
directive|define
name|WRITE_WB_REG_CASE
parameter_list|(
name|reg
parameter_list|,
name|num
parameter_list|,
name|offset
parameter_list|,
name|val
parameter_list|)
define|\
value|case (num + offset):				\ 		DBG_WB_WRITE(reg, num, val);		\ 		break
end_define

begin_define
define|#
directive|define
name|SWITCH_CASES_READ_WB_REG
parameter_list|(
name|reg
parameter_list|,
name|offset
parameter_list|,
name|val
parameter_list|)
define|\
value|READ_WB_REG_CASE(reg,  0, offset, val);		\ 	READ_WB_REG_CASE(reg,  1, offset, val);		\ 	READ_WB_REG_CASE(reg,  2, offset, val);		\ 	READ_WB_REG_CASE(reg,  3, offset, val);		\ 	READ_WB_REG_CASE(reg,  4, offset, val);		\ 	READ_WB_REG_CASE(reg,  5, offset, val);		\ 	READ_WB_REG_CASE(reg,  6, offset, val);		\ 	READ_WB_REG_CASE(reg,  7, offset, val);		\ 	READ_WB_REG_CASE(reg,  8, offset, val);		\ 	READ_WB_REG_CASE(reg,  9, offset, val);		\ 	READ_WB_REG_CASE(reg, 10, offset, val);		\ 	READ_WB_REG_CASE(reg, 11, offset, val);		\ 	READ_WB_REG_CASE(reg, 12, offset, val);		\ 	READ_WB_REG_CASE(reg, 13, offset, val);		\ 	READ_WB_REG_CASE(reg, 14, offset, val);		\ 	READ_WB_REG_CASE(reg, 15, offset, val)
end_define

begin_define
define|#
directive|define
name|SWITCH_CASES_WRITE_WB_REG
parameter_list|(
name|reg
parameter_list|,
name|offset
parameter_list|,
name|val
parameter_list|)
define|\
value|WRITE_WB_REG_CASE(reg,  0, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  1, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  2, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  3, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  4, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  5, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  6, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  7, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  8, offset, val);	\ 	WRITE_WB_REG_CASE(reg,  9, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 10, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 11, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 12, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 13, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 14, offset, val);	\ 	WRITE_WB_REG_CASE(reg, 15, offset, val)
end_define

begin_function
specifier|static
name|uint64_t
name|dbg_wb_read_reg
parameter_list|(
name|int
name|reg
parameter_list|,
name|int
name|n
parameter_list|)
block|{
name|uint64_t
name|val
init|=
literal|0
decl_stmt|;
switch|switch
condition|(
name|reg
operator|+
name|n
condition|)
block|{
name|SWITCH_CASES_READ_WB_REG
argument_list|(
name|DBG_WB_WVR
argument_list|,
name|DBG_REG_BASE_WVR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_READ_WB_REG
argument_list|(
name|DBG_WB_WCR
argument_list|,
name|DBG_REG_BASE_WCR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_READ_WB_REG
argument_list|(
name|DBG_WB_BVR
argument_list|,
name|DBG_REG_BASE_BVR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_READ_WB_REG
argument_list|(
name|DBG_WB_BCR
argument_list|,
name|DBG_REG_BASE_BCR
argument_list|,
name|val
argument_list|)
expr_stmt|;
default|default:
name|db_printf
argument_list|(
literal|"trying to read from wrong debug register %d\n"
argument_list|,
name|n
argument_list|)
expr_stmt|;
block|}
return|return
name|val
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|dbg_wb_write_reg
parameter_list|(
name|int
name|reg
parameter_list|,
name|int
name|n
parameter_list|,
name|uint64_t
name|val
parameter_list|)
block|{
switch|switch
condition|(
name|reg
operator|+
name|n
condition|)
block|{
name|SWITCH_CASES_WRITE_WB_REG
argument_list|(
name|DBG_WB_WVR
argument_list|,
name|DBG_REG_BASE_WVR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_WRITE_WB_REG
argument_list|(
name|DBG_WB_WCR
argument_list|,
name|DBG_REG_BASE_WCR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_WRITE_WB_REG
argument_list|(
name|DBG_WB_BVR
argument_list|,
name|DBG_REG_BASE_BVR
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|SWITCH_CASES_WRITE_WB_REG
argument_list|(
name|DBG_WB_BCR
argument_list|,
name|DBG_REG_BASE_BCR
argument_list|,
name|val
argument_list|)
expr_stmt|;
default|default:
name|db_printf
argument_list|(
literal|"trying to write to wrong debug register %d\n"
argument_list|,
name|n
argument_list|)
expr_stmt|;
block|}
name|isb
argument_list|()
expr_stmt|;
block|}
end_function

begin_function
name|void
name|kdb_cpu_set_singlestep
parameter_list|(
name|void
parameter_list|)
block|{
name|kdb_frame
operator|->
name|tf_spsr
operator||=
name|DBG_SPSR_SS
expr_stmt|;
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator||
name|DBG_MDSCR_SS
operator||
name|DBG_MDSCR_KDE
argument_list|)
expr_stmt|;
comment|/* 	 * Disable breakpoints and watchpoints, e.g. stepping 	 * over watched instruction will trigger break exception instead of 	 * single-step exception and locks CPU on that instruction for ever. 	 */
if|if
condition|(
name|dbg_ref_count_mde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
operator|>
literal|0
condition|)
block|{
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator|&
operator|~
name|DBG_MDSCR_MDE
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
name|void
name|kdb_cpu_clear_singlestep
parameter_list|(
name|void
parameter_list|)
block|{
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator|&
operator|~
operator|(
name|DBG_MDSCR_SS
operator||
name|DBG_MDSCR_KDE
operator|)
argument_list|)
expr_stmt|;
comment|/* Restore breakpoints and watchpoints */
if|if
condition|(
name|dbg_ref_count_mde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
operator|>
literal|0
condition|)
block|{
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator||
name|DBG_MDSCR_MDE
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|dbg_ref_count_kde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
operator|>
literal|0
condition|)
block|{
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator||
name|DBG_MDSCR_KDE
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
specifier|const
name|char
modifier|*
name|dbg_watchtype_str
parameter_list|(
name|uint32_t
name|type
parameter_list|)
block|{
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|DBG_WATCH_CTRL_EXEC
case|:
return|return
operator|(
literal|"execute"
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_STORE
case|:
return|return
operator|(
literal|"write"
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_LOAD
case|:
return|return
operator|(
literal|"read"
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_LOAD
operator||
name|DBG_WATCH_CTRL_STORE
case|:
return|return
operator|(
literal|"read/write"
operator|)
return|;
default|default:
return|return
operator|(
literal|"invalid"
operator|)
return|;
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|dbg_watchtype_len
parameter_list|(
name|uint32_t
name|len
parameter_list|)
block|{
switch|switch
condition|(
name|len
condition|)
block|{
case|case
name|DBG_WATCH_CTRL_LEN_1
case|:
return|return
operator|(
literal|1
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_LEN_2
case|:
return|return
operator|(
literal|2
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_LEN_4
case|:
return|return
operator|(
literal|4
operator|)
return|;
case|case
name|DBG_WATCH_CTRL_LEN_8
case|:
return|return
operator|(
literal|8
operator|)
return|;
default|default:
return|return
operator|(
literal|0
operator|)
return|;
block|}
block|}
end_function

begin_function
name|void
name|dbg_show_watchpoint
parameter_list|(
name|void
parameter_list|)
block|{
name|uint32_t
name|wcr
decl_stmt|,
name|len
decl_stmt|,
name|type
decl_stmt|;
name|uint64_t
name|addr
decl_stmt|;
name|int
name|i
decl_stmt|;
name|db_printf
argument_list|(
literal|"\nhardware watchpoints:\n"
argument_list|)
expr_stmt|;
name|db_printf
argument_list|(
literal|"  watch    status        type  len             address              symbol\n"
argument_list|)
expr_stmt|;
name|db_printf
argument_list|(
literal|"  -----  --------  ----------  ---  ------------------  ------------------\n"
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dbg_watchpoint_num
condition|;
name|i
operator|++
control|)
block|{
name|wcr
operator|=
name|dbg_wb_read_reg
argument_list|(
name|DBG_REG_BASE_WCR
argument_list|,
name|i
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|wcr
operator|&
name|DBG_WB_CTRL_E
operator|)
operator|!=
literal|0
condition|)
block|{
name|type
operator|=
name|DBG_WATCH_CTRL_ACCESS_MASK
argument_list|(
name|wcr
argument_list|)
expr_stmt|;
name|len
operator|=
name|DBG_WATCH_CTRL_LEN_MASK
argument_list|(
name|wcr
argument_list|)
expr_stmt|;
name|addr
operator|=
name|dbg_wb_read_reg
argument_list|(
name|DBG_REG_BASE_WVR
argument_list|,
name|i
argument_list|)
expr_stmt|;
name|db_printf
argument_list|(
literal|"  %-5d  %-8s  %10s  %3d  0x%16lx  "
argument_list|,
name|i
argument_list|,
literal|"enabled"
argument_list|,
name|dbg_watchtype_str
argument_list|(
name|type
argument_list|)
argument_list|,
name|dbg_watchtype_len
argument_list|(
name|len
argument_list|)
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|db_printsym
argument_list|(
operator|(
name|db_addr_t
operator|)
name|addr
argument_list|,
name|DB_STGY_ANY
argument_list|)
expr_stmt|;
name|db_printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|db_printf
argument_list|(
literal|"  %-5d  disabled\n"
argument_list|,
name|i
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_function
specifier|static
name|int
name|dbg_find_free_slot
parameter_list|(
name|enum
name|dbg_t
name|type
parameter_list|)
block|{
name|u_int
name|max
decl_stmt|,
name|reg
decl_stmt|,
name|i
decl_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|DBG_TYPE_BREAKPOINT
case|:
name|max
operator|=
name|dbg_breakpoint_num
expr_stmt|;
name|reg
operator|=
name|DBG_REG_BASE_BCR
expr_stmt|;
break|break;
case|case
name|DBG_TYPE_WATCHPOINT
case|:
name|max
operator|=
name|dbg_watchpoint_num
expr_stmt|;
name|reg
operator|=
name|DBG_REG_BASE_WCR
expr_stmt|;
break|break;
default|default:
name|db_printf
argument_list|(
literal|"Unsupported debug type\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|i
operator|)
return|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|max
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|(
name|dbg_wb_read_reg
argument_list|(
name|reg
argument_list|,
name|i
argument_list|)
operator|&
name|DBG_WB_CTRL_E
operator|)
operator|==
literal|0
condition|)
return|return
operator|(
name|i
operator|)
return|;
block|}
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|dbg_find_slot
parameter_list|(
name|enum
name|dbg_t
name|type
parameter_list|,
name|db_expr_t
name|addr
parameter_list|)
block|{
name|u_int
name|max
decl_stmt|,
name|reg_addr
decl_stmt|,
name|reg_ctrl
decl_stmt|,
name|i
decl_stmt|;
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|DBG_TYPE_BREAKPOINT
case|:
name|max
operator|=
name|dbg_breakpoint_num
expr_stmt|;
name|reg_addr
operator|=
name|DBG_REG_BASE_BVR
expr_stmt|;
name|reg_ctrl
operator|=
name|DBG_REG_BASE_BCR
expr_stmt|;
break|break;
case|case
name|DBG_TYPE_WATCHPOINT
case|:
name|max
operator|=
name|dbg_watchpoint_num
expr_stmt|;
name|reg_addr
operator|=
name|DBG_REG_BASE_WVR
expr_stmt|;
name|reg_ctrl
operator|=
name|DBG_REG_BASE_WCR
expr_stmt|;
break|break;
default|default:
name|db_printf
argument_list|(
literal|"Unsupported debug type\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|i
operator|)
return|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|max
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
operator|(
name|dbg_wb_read_reg
argument_list|(
name|reg_addr
argument_list|,
name|i
argument_list|)
operator|==
name|addr
operator|)
operator|&&
operator|(
operator|(
name|dbg_wb_read_reg
argument_list|(
name|reg_ctrl
argument_list|,
name|i
argument_list|)
operator|&
name|DBG_WB_CTRL_E
operator|)
operator|!=
literal|0
operator|)
condition|)
return|return
operator|(
name|i
operator|)
return|;
block|}
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|dbg_enable_monitor
parameter_list|(
name|enum
name|dbg_el_t
name|el
parameter_list|)
block|{
name|uint64_t
name|reg_mdcr
init|=
literal|0
decl_stmt|;
comment|/* 	 * There is no need to have debug monitor on permanently, thus we are 	 * refcounting and turn it on only if any of CPU is going to use that. 	 */
if|if
condition|(
name|atomic_fetchadd_int
argument_list|(
operator|&
name|dbg_ref_count_mde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
literal|1
argument_list|)
operator|==
literal|0
condition|)
name|reg_mdcr
operator|=
name|DBG_MDSCR_MDE
expr_stmt|;
if|if
condition|(
operator|(
name|el
operator|==
name|DBG_FROM_EL1
operator|)
operator|&&
name|atomic_fetchadd_int
argument_list|(
operator|&
name|dbg_ref_count_kde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
literal|1
argument_list|)
operator|==
literal|0
condition|)
name|reg_mdcr
operator||=
name|DBG_MDSCR_KDE
expr_stmt|;
if|if
condition|(
name|reg_mdcr
condition|)
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator||
name|reg_mdcr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dbg_disable_monitor
parameter_list|(
name|enum
name|dbg_el_t
name|el
parameter_list|)
block|{
name|uint64_t
name|reg_mdcr
init|=
literal|0
decl_stmt|;
if|if
condition|(
name|atomic_fetchadd_int
argument_list|(
operator|&
name|dbg_ref_count_mde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
operator|-
literal|1
argument_list|)
operator|==
literal|1
condition|)
name|reg_mdcr
operator|=
name|DBG_MDSCR_MDE
expr_stmt|;
if|if
condition|(
operator|(
name|el
operator|==
name|DBG_FROM_EL1
operator|)
operator|&&
name|atomic_fetchadd_int
argument_list|(
operator|&
name|dbg_ref_count_kde
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
operator|-
literal|1
argument_list|)
operator|==
literal|1
condition|)
name|reg_mdcr
operator||=
name|DBG_MDSCR_KDE
expr_stmt|;
if|if
condition|(
name|reg_mdcr
condition|)
name|WRITE_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|,
name|READ_SPECIALREG
argument_list|(
name|MDSCR_EL1
argument_list|)
operator|&
operator|~
name|reg_mdcr
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|dbg_setup_watchpoint
parameter_list|(
name|db_expr_t
name|addr
parameter_list|,
name|db_expr_t
name|size
parameter_list|,
name|enum
name|dbg_el_t
name|el
parameter_list|,
name|enum
name|dbg_access_t
name|access
parameter_list|)
block|{
name|uint64_t
name|wcr_size
decl_stmt|,
name|wcr_priv
decl_stmt|,
name|wcr_access
decl_stmt|;
name|u_int
name|i
decl_stmt|;
name|i
operator|=
name|dbg_find_free_slot
argument_list|(
name|DBG_TYPE_WATCHPOINT
argument_list|)
expr_stmt|;
if|if
condition|(
name|i
operator|==
operator|-
literal|1
condition|)
block|{
name|db_printf
argument_list|(
literal|"Can not find slot for watchpoint, max %d"
literal|" watchpoints supported\n"
argument_list|,
name|dbg_watchpoint_num
argument_list|)
expr_stmt|;
return|return
operator|(
name|i
operator|)
return|;
block|}
switch|switch
condition|(
name|size
condition|)
block|{
case|case
literal|1
case|:
name|wcr_size
operator|=
name|DBG_WATCH_CTRL_LEN_1
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|wcr_size
operator|=
name|DBG_WATCH_CTRL_LEN_2
expr_stmt|;
break|break;
case|case
literal|4
case|:
name|wcr_size
operator|=
name|DBG_WATCH_CTRL_LEN_4
expr_stmt|;
break|break;
case|case
literal|8
case|:
name|wcr_size
operator|=
name|DBG_WATCH_CTRL_LEN_8
expr_stmt|;
break|break;
default|default:
name|db_printf
argument_list|(
literal|"Unsupported address size for watchpoint\n"
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
switch|switch
condition|(
name|el
condition|)
block|{
case|case
name|DBG_FROM_EL0
case|:
name|wcr_priv
operator|=
name|DBG_WB_CTRL_EL0
expr_stmt|;
break|break;
case|case
name|DBG_FROM_EL1
case|:
name|wcr_priv
operator|=
name|DBG_WB_CTRL_EL1
expr_stmt|;
break|break;
default|default:
name|db_printf
argument_list|(
literal|"Unsupported exception level for watchpoint\n"
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
switch|switch
condition|(
name|access
condition|)
block|{
case|case
name|HW_BREAKPOINT_X
case|:
name|wcr_access
operator|=
name|DBG_WATCH_CTRL_EXEC
expr_stmt|;
break|break;
case|case
name|HW_BREAKPOINT_R
case|:
name|wcr_access
operator|=
name|DBG_WATCH_CTRL_LOAD
expr_stmt|;
break|break;
case|case
name|HW_BREAKPOINT_W
case|:
name|wcr_access
operator|=
name|DBG_WATCH_CTRL_STORE
expr_stmt|;
break|break;
case|case
name|HW_BREAKPOINT_RW
case|:
name|wcr_access
operator|=
name|DBG_WATCH_CTRL_LOAD
operator||
name|DBG_WATCH_CTRL_STORE
expr_stmt|;
break|break;
default|default:
name|db_printf
argument_list|(
literal|"Unsupported exception level for watchpoint\n"
argument_list|)
expr_stmt|;
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_WVR
argument_list|,
name|i
argument_list|,
name|addr
argument_list|)
expr_stmt|;
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_WCR
argument_list|,
name|i
argument_list|,
name|wcr_size
operator||
name|wcr_access
operator||
name|wcr_priv
operator||
name|DBG_WB_CTRL_E
argument_list|)
expr_stmt|;
name|dbg_enable_monitor
argument_list|(
name|el
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|dbg_remove_watchpoint
parameter_list|(
name|db_expr_t
name|addr
parameter_list|,
name|db_expr_t
name|size
parameter_list|,
name|enum
name|dbg_el_t
name|el
parameter_list|)
block|{
name|u_int
name|i
decl_stmt|;
name|i
operator|=
name|dbg_find_slot
argument_list|(
name|DBG_TYPE_WATCHPOINT
argument_list|,
name|addr
argument_list|)
expr_stmt|;
if|if
condition|(
name|i
operator|==
operator|-
literal|1
condition|)
block|{
name|db_printf
argument_list|(
literal|"Can not find watchpoint for address 0%lx\n"
argument_list|,
name|addr
argument_list|)
expr_stmt|;
return|return
operator|(
name|i
operator|)
return|;
block|}
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_WCR
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dbg_disable_monitor
argument_list|(
name|el
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|void
name|dbg_monitor_init
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|i
decl_stmt|;
comment|/* Clear OS lock */
name|WRITE_SPECIALREG
argument_list|(
name|OSLAR_EL1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Find out many breakpoints and watchpoints we can use */
name|dbg_watchpoint_num
operator|=
operator|(
operator|(
name|READ_SPECIALREG
argument_list|(
name|ID_AA64DFR0_EL1
argument_list|)
operator|>>
literal|20
operator|)
operator|&
literal|0xf
operator|)
operator|+
literal|1
expr_stmt|;
name|dbg_breakpoint_num
operator|=
operator|(
operator|(
name|READ_SPECIALREG
argument_list|(
name|ID_AA64DFR0_EL1
argument_list|)
operator|>>
literal|12
operator|)
operator|&
literal|0xf
operator|)
operator|+
literal|1
expr_stmt|;
if|if
condition|(
name|bootverbose
operator|&&
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
operator|==
literal|0
condition|)
block|{
name|db_printf
argument_list|(
literal|"%d watchpoints and %d breakpoints supported\n"
argument_list|,
name|dbg_watchpoint_num
argument_list|,
name|dbg_breakpoint_num
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * We have limited number of {watch,break}points, each consists of 	 * two registers: 	 * - wcr/bcr regsiter configurates corresponding {watch,break}point 	 *   behaviour 	 * - wvr/bvr register keeps address we are hunting for 	 * 	 * Reset all breakpoints and watchpoints. 	 */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dbg_watchpoint_num
condition|;
operator|++
name|i
control|)
block|{
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_WCR
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_WVR
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|dbg_breakpoint_num
condition|;
operator|++
name|i
control|)
block|{
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_BCR
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dbg_wb_write_reg
argument_list|(
name|DBG_REG_BASE_BVR
argument_list|,
name|i
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|dbg_enable
argument_list|()
expr_stmt|;
block|}
end_function

end_unit

