
*** Running vivado
    with args -log Top_Level_view_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level_view_microblaze_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top_Level_view_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 368.023 ; gain = 96.910
INFO: [Synth 8-638] synthesizing module 'Top_Level_view_microblaze_0_0' [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_microblaze_0_0/synth/Top_Level_view_microblaze_0_0.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'Top_Level_view_microblaze_0_0' (66#1) [c:/Users/noahj/Documents/GitHub/WavGenA/WavGenA.srcs/sources_1/bd/Top_Level_view/ip/Top_Level_view_microblaze_0_0/synth/Top_Level_view_microblaze_0_0.vhd:190]
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 698.352 ; gain = 427.238
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 698.352 ; gain = 427.238
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 904.352 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:53 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 904.352 ; gain = 633.238
Finished Timing Optimization : Time (s): cpu = 00:02:13 ; elapsed = 00:02:27 . Memory (MB): peak = 905.578 ; gain = 634.465
Finished Technology Mapping : Time (s): cpu = 00:02:19 ; elapsed = 00:02:34 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:36 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:36 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:22 ; elapsed = 00:02:37 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:38 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished Handling Custom Attributes : Time (s): cpu = 00:02:23 ; elapsed = 00:02:38 . Memory (MB): peak = 925.371 ; gain = 654.258
Finished Renaming Generated Nets : Time (s): cpu = 00:02:23 ; elapsed = 00:02:38 . Memory (MB): peak = 925.371 ; gain = 654.258

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     2|
|2     |CARRY4     |    17|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_2  |     1|
|6     |LUT1       |    35|
|7     |LUT2       |   151|
|8     |LUT3       |   470|
|9     |LUT4       |   310|
|10    |LUT5       |   461|
|11    |LUT6       |   880|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   248|
|15    |MUXF7      |   109|
|16    |RAM32M     |    16|
|17    |RAMB36E1   |     2|
|18    |RAMB36E1_1 |     4|
|19    |SRL16E     |   170|
|20    |SRLC16E    |    16|
|21    |SRLC32E    |     1|
|22    |XORCY      |   158|
|23    |FDCE       |   145|
|24    |FDE        |    32|
|25    |FDR        |   101|
|26    |FDRE       |  2307|
|27    |FDS        |     1|
|28    |FDSE       |   132|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:23 ; elapsed = 00:02:38 . Memory (MB): peak = 925.371 ; gain = 654.258
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:46 . Memory (MB): peak = 925.371 ; gain = 661.215
