Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date              : Tue Sep  9 10:21:12 2025
| Host              : correlator4.fnal.gov running 64-bit AlmaLinux release 9.4 (Shamrock Pampas Cat)
| Command           : report_timing_summary -file /data/dhoang/test/KAN-FPGA/benchmarks/JSC_CERNBox/models/20250909_055447/firmware/KAN_FPGA_PROJECT/post_impl_timing.rpt
| Design            : top
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.28 03-30-2022
| Design State      : Physopt postRoute
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (96)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (96)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.151        0.000                      0                  149        0.382        0.000                      0                  149        3.725        0.000                       0                   534  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.151        0.000                      0                  149        0.382        0.000                      0                  149        3.725        0.000                       0                   534  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 kan_inst/gen_l0c1.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.559ns (32.273%)  route 3.272ns (67.727%))
  Logic Levels:           14  (CARRY8=3 LUT2=1 LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.028     0.028    kan_inst/gen_l0c1.i06/rom_i/xpm_memory_base_inst/clka
    SLICE_X37Y107        FDRE                                         r  kan_inst/gen_l0c1.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  kan_inst/gen_l0c1.i06/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]/Q
                         net (fo=12, routed)          0.467     0.576    kan_inst/gen_l0c1.i06/rom_i/douta[3]
    SLICE_X40Y109        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     0.743 r  kan_inst/gen_l0c1.i06/rom_i/sum_0_1__3_carry_i_112/O
                         net (fo=3, routed)           0.271     1.013    kan_inst/gen_l0c1.i15/rom_i/sum_0_1__3_carry_i_64_1
    SLICE_X39Y111        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     1.110 r  kan_inst/gen_l0c1.i15/rom_i/sum_0_1__3_carry_i_114/O
                         net (fo=1, routed)           0.102     1.212    kan_inst/gen_l0c1.i11/rom_i/sum_0_1__3_carry_i_26_3
    SLICE_X39Y110        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.149     1.361 r  kan_inst/gen_l0c1.i11/rom_i/sum_0_1__3_carry_i_64/O
                         net (fo=2, routed)           0.183     1.544    kan_inst/gen_l0c1.i02/rom_i/sum_0_1__3_carry_i_2_2
    SLICE_X39Y109        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     1.654 r  kan_inst/gen_l0c1.i02/rom_i/sum_0_1__3_carry_i_26/O
                         net (fo=2, routed)           0.213     1.867    kan_inst/gen_l0c1.i02/rom_i/sum_0_1__3_carry_i_26_n_0
    SLICE_X39Y106        LUT5 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.143     2.010 r  kan_inst/gen_l0c1.i02/rom_i/sum_0_1__3_carry_i_2/O
                         net (fo=2, routed)           0.178     2.189    kan_inst/gen_l0c1.i08/rom_i/sum_0_1__3_carry_2[0]
    SLICE_X39Y107        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.224 r  kan_inst/gen_l0c1.i08/rom_i/sum_0_1__3_carry_i_10/O
                         net (fo=1, routed)           0.008     2.232    kan_inst/gen_l0c1.i08_n_10
    SLICE_X39Y107        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.347 r  kan_inst/sum_0_1__3_carry/CO[7]
                         net (fo=1, routed)           0.026     2.373    kan_inst/sum_0_1__3_carry_n_0
    SLICE_X39Y108        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.449 f  kan_inst/sum_0_1__3_carry__0/O[1]
                         net (fo=4, routed)           0.362     2.810    kan_inst/gen_l0c1.i08/rom_i/O[1]
    SLICE_X37Y108        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.958 r  kan_inst/gen_l0c1.i08/rom_i/i__carry_i_4__1/O
                         net (fo=1, routed)           0.009     2.967    kan_inst/gen_l0c1.i08_n_35
    SLICE_X37Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[2])
                                                      0.095     3.062 r  kan_inst/result1_inferred__2/i__carry/CO[2]
                         net (fo=8, routed)           0.198     3.261    kan_inst/gen_l0c1.i08/rom_i/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]_7[0]
    SLICE_X38Y106        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.137     3.398 r  kan_inst/gen_l0c1.i08/rom_i/xpm_memory_base_inst_i_8__0/O
                         net (fo=112, routed)         1.212     4.610    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X34Y74         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     4.734 r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_6/O
                         net (fo=1, routed)           0.009     4.743    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[1]_i_6_n_0
    SLICE_X34Y74         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     4.799 r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     4.799    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_3_n_0
    SLICE_X34Y74         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     4.825 r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.034     4.859    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/p_0_out[1]
    SLICE_X34Y74         FDRE                                         r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk (IN)
                         net (fo=533, unset)          0.020     8.020    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X34Y74         FDRE                                         r  kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X34Y74         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    kan_inst/gen_l1c1.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -4.859    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 kan_inst/gen_l0c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.181ns (41.752%)  route 0.253ns (58.248%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.012     0.012    kan_inst/gen_l0c3.i01/rom_i/xpm_memory_base_inst/clka
    SLICE_X41Y71         FDRE                                         r  kan_inst/gen_l0c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  kan_inst/gen_l0c3.i01/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/Q
                         net (fo=4, routed)           0.061     0.112    kan_inst/gen_l0c3.i11/rom_i/sum_0_3__3_carry_6[0]
    SLICE_X42Y71         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.051     0.163 r  kan_inst/gen_l0c3.i11/rom_i/sum_0_3__3_carry_i_16/O
                         net (fo=1, routed)           0.010     0.173    kan_inst/gen_l0c3.i11_n_29
    SLICE_X42Y71         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.192 f  kan_inst/sum_0_3__3_carry/O[0]
                         net (fo=1, routed)           0.072     0.264    kan_inst/gen_l0c3.i08/rom_i/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[7]_11[0]
    SLICE_X40Y71         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     0.286 f  kan_inst/gen_l0c3.i08/rom_i/xpm_memory_base_inst_i_8__2/O
                         net (fo=86, routed)          0.053     0.340    kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/addra[0]
    SLICE_X39Y71         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.355 r  kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2/O
                         net (fo=1, routed)           0.040     0.395    kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.430 r  kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg[4]_i_1/O
                         net (fo=1, routed)           0.016     0.446    kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/p_0_out[4]
    SLICE_X39Y71         FDRE                                         r  kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=533, unset)          0.018     0.018    kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/clka
    SLICE_X39Y71         FDRE                                         r  kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X39Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    kan_inst/gen_l1c4.i03/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.382    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         8.000       7.450      SLICE_X40Y62  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X40Y62  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         4.000       3.725      SLICE_X40Y62  kan_inst/gen_l0c0.i00/rom_i/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_reg.douta_reg_reg[0]/C



