JDF B
// Created by Version 2.0 
PROJECT Untitled
DESIGN untitled Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
MODULE dp.vhd
MODSTYLE dp Normal
SYNTHESIS_TOOL LSE
SIMULATOR_TOOL ActiveHDL
TOPMODULE dp
