

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:32:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       W_Col_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1297921|  1297921|  1297921|  1297921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  1297920|  1297920|        60|          -|          -|  21632|    no    |
        | + W_Row_Loop_W_Col_Loop          |       55|       55|         8|          6|          1|      9|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    434|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    269|    -|
|Register         |        -|      -|     356|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      6|     727|   1647|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_cud_U1  |conv_1_fadd_32ns_cud  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_eOg_U3  |conv_1_fcmp_32ns_eOg  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_dEe_U2  |conv_1_fmul_32ns_dEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdfYi_U4  |conv_1_mac_muladdfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_1_fu_654_p2     |     +    |      0|  0|  13|           1|          11|
    |add_ln18_1_fu_454_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln18_fu_510_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln26_1_fu_581_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_571_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln26_3_fu_590_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln26_4_fu_623_p2     |     +    |      0|  0|  17|           1|          13|
    |add_ln26_5_fu_634_p2     |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_557_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln35_1_fu_437_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_326_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_382_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_649_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_332_p2              |     +    |      0|  0|  15|           5|           1|
    |wc_fu_644_p2             |     +    |      0|  0|  10|           1|           2|
    |wr_fu_460_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln26_1_fu_539_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_612_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_504_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln34_fu_703_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_376_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_338_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_370_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_448_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_fu_466_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_691_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_685_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_320_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_697_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_388_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_660_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln18_1_fu_480_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln18_fu_472_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_352_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_394_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_3_fu_402_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_344_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_364_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 434|         201|         230|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_243_p4  |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_277_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_254_p4            |   9|          2|    2|          4|
    |c_0_reg_217                              |   9|          2|    5|         10|
    |conv_input_address0                      |  15|          3|   12|         36|
    |f_0_reg_228                              |   9|          2|    6|         12|
    |grp_fu_284_p0                            |  21|          4|   32|        128|
    |grp_fu_284_p1                            |  27|          5|   32|        160|
    |grp_fu_290_p0                            |  21|          4|   32|        128|
    |grp_fu_290_p1                            |  15|          3|   32|         96|
    |indvar_flatten21_reg_183                 |   9|          2|   15|         30|
    |indvar_flatten7_reg_205                  |   9|          2|   11|         22|
    |indvar_flatten_reg_239                   |   9|          2|    4|          8|
    |r_0_reg_194                              |   9|          2|    5|         10|
    |w_sum_1_reg_261                          |   9|          2|   32|         64|
    |wc_0_reg_273                             |   9|          2|    2|          4|
    |wr_0_reg_250                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 269|         57|  232|        742|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_777               |   4|   0|    4|          0|
    |add_ln8_reg_731                  |  15|   0|   15|          0|
    |ap_CS_fsm                        |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_217                      |   5|   0|    5|          0|
    |conv_input_load_1_reg_822        |  32|   0|   32|          0|
    |conv_out_addr_reg_768            |  15|   0|   15|          0|
    |f_0_reg_228                      |   6|   0|    6|          0|
    |f_reg_847                        |   6|   0|    6|          0|
    |icmp_ln11_reg_736                |   1|   0|    1|          0|
    |icmp_ln18_reg_773                |   1|   0|    1|          0|
    |icmp_ln18_reg_773_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_183         |  15|   0|   15|          0|
    |indvar_flatten7_reg_205          |  11|   0|   11|          0|
    |indvar_flatten_reg_239           |   4|   0|    4|          0|
    |r_0_reg_194                      |   5|   0|    5|          0|
    |reg_304                          |  32|   0|   32|          0|
    |reg_310                          |  32|   0|   32|          0|
    |reg_315                          |  32|   0|   32|          0|
    |select_ln11_reg_852              |  11|   0|   11|          0|
    |select_ln18_1_reg_787            |   2|   0|    2|          0|
    |select_ln18_reg_782              |   2|   0|    2|          0|
    |select_ln35_1_reg_741            |   5|   0|    5|          0|
    |select_ln35_2_reg_747            |   6|   0|    6|          0|
    |select_ln35_3_reg_752            |   5|   0|    5|          0|
    |sub_ln26_2_reg_797               |  13|   0|   13|          0|
    |tmp_1_2_reg_827                  |  32|   0|   32|          0|
    |w_sum_1_reg_261                  |  32|   0|   32|          0|
    |wc_0_reg_273                     |   2|   0|    2|          0|
    |wc_reg_832                       |   2|   0|    2|          0|
    |wr_0_reg_250                     |   2|   0|    2|          0|
    |zext_ln26_reg_758                |   6|   0|   64|         58|
    |zext_ln35_2_reg_763              |   6|   0|   10|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 356|   0|  418|         62|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 11.4>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i15 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 18 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i11 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:11]   --->   Operation 20 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln35_3, %Filter1_Loop_end ]" [conv_1/conv_1.cpp:35]   --->   Operation 21 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.31ns)   --->   "%icmp_ln8 = icmp eq i15 %indvar_flatten21, -11136" [conv_1/conv_1.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%add_ln8 = add i15 %indvar_flatten21, 1" [conv_1/conv_1.cpp:8]   --->   Operation 24 'add' 'add_ln8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 26 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21632, i64 21632, i64 21632) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.88ns)   --->   "%icmp_ln11 = icmp eq i11 %indvar_flatten7, 832" [conv_1/conv_1.cpp:11]   --->   Operation 29 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv_1/conv_1.cpp:35]   --->   Operation 30 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv_1/conv_1.cpp:35]   --->   Operation 31 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv_1/conv_1.cpp:35]   --->   Operation 33 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv_1/conv_1.cpp:35]   --->   Operation 34 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 35 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 36 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln35, 1" [conv_1/conv_1.cpp:11]   --->   Operation 37 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv_1/conv_1.cpp:35]   --->   Operation 39 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i6 0, i6 %f_0" [conv_1/conv_1.cpp:35]   --->   Operation 40 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.21ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i5 %c, i5 %select_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 41 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35_3 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 42 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_1" [conv_1/conv_1.cpp:35]   --->   Operation 43 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:11]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i15 %tmp_1 to i16" [conv_1/conv_1.cpp:11]   --->   Operation 45 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 47 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %select_ln35_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 48 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %select_ln35_2 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %select_ln35_2 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln11, %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 51 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv_1/conv_1.cpp:35]   --->   Operation 53 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:18]   --->   Operation 54 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 55 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.3>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %add_ln18_1, %W_Col_Loop ]" [conv_1/conv_1.cpp:18]   --->   Operation 56 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln18_1, %W_Col_Loop ]" [conv_1/conv_1.cpp:18]   --->   Operation 57 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3_2, %W_Col_Loop ]" [conv_1/conv_1.cpp:26]   --->   Operation 58 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 59 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %indvar_flatten, -7" [conv_1/conv_1.cpp:18]   --->   Operation 60 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten, 1" [conv_1/conv_1.cpp:18]   --->   Operation 61 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop" [conv_1/conv_1.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.56ns)   --->   "%wr = add i2 1, %wr_0" [conv_1/conv_1.cpp:18]   --->   Operation 63 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 64 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv_1/conv_1.cpp:18]   --->   Operation 65 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv_1/conv_1.cpp:18]   --->   Operation 66 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln18_1 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 67 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_4 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %select_ln35_1, %zext_ln26_1" [conv_1/conv_1.cpp:18]   --->   Operation 71 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln18, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 72 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_7 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 73 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln18, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 74 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_8 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 75 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 76 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 77 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln18 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 78 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %select_ln18 to i5" [conv_1/conv_1.cpp:26]   --->   Operation 79 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln26 = add i5 %zext_ln26_5, %sub_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 80 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_10_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 81 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i10 %zext_ln35_2, %tmp_10_cast" [conv_1/conv_1.cpp:26]   --->   Operation 82 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i10 %add_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 83 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 84 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %select_ln35_3, %zext_ln21" [conv_1/conv_1.cpp:26]   --->   Operation 85 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i5 %add_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i12 %zext_ln26_7, %sext_ln26" [conv_1/conv_1.cpp:26]   --->   Operation 87 'add' 'add_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i12 %add_ln26_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 88 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_3 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.67ns)   --->   "%sub_ln26_2 = sub i13 %p_shl_cast, %sext_ln26_1" [conv_1/conv_1.cpp:26]   --->   Operation 91 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i13 %sub_ln26_2 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 92 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 93 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.67ns)   --->   "%add_ln26_4 = add i13 1, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 94 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_4 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 95 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 96 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 97 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 98 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 98 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 99 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 99 'load' 'conv_input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 100 [1/1] (1.67ns)   --->   "%add_ln26_5 = add i13 2, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 100 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i13 %add_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_10" [conv_1/conv_1.cpp:26]   --->   Operation 102 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 103 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_4 : Operation 104 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 104 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 105 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 105 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 106 'load' 'conv_input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 107 'load' 'conv_input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 108 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_0_loa, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 108 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 109 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 110 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 111 'load' 'conv_input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 112 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_1, %tmp_s" [conv_1/conv_1.cpp:26]   --->   Operation 112 'fadd' 'w_sum_3' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_input_load_1, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 113 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 114 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 115 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 115 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_input_load_2, 0.000000e+00" [conv_1/conv_1.cpp:26]   --->   Operation 116 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 117 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_3, %tmp_1_1" [conv_1/conv_1.cpp:26]   --->   Operation 117 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln18" [conv_1/conv_1.cpp:21]   --->   Operation 118 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 119 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 119 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 123 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:23]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 125 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_3_1, %tmp_1_2" [conv_1/conv_1.cpp:26]   --->   Operation 125 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 126 'specregionend' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 127 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 3.25>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 128 'getelementptr' 'conv_1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 129 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_11 : Operation 130 [1/1] (1.82ns)   --->   "%f = add i6 1, %select_ln35_2" [conv_1/conv_1.cpp:14]   --->   Operation 130 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln11_1 = add i11 1, %indvar_flatten7" [conv_1/conv_1.cpp:11]   --->   Operation 131 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i11 1, i11 %add_ln11_1" [conv_1/conv_1.cpp:11]   --->   Operation 132 'select' 'select_ln11' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 4> <Delay = 25.8>
ST_12 : Operation 133 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 133 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 134 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 134 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 33.5>
ST_13 : Operation 135 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 135 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 136 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 137 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 138 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 139 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 140 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 141 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 142 'fcmp' 'tmp_6' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node w_sum_2)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_6" [conv_1/conv_1.cpp:34]   --->   Operation 143 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_2 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 144 'select' 'w_sum_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (3.25ns)   --->   "store float %w_sum_2, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 145 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 146 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:14]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000]
br_ln8               (br               ) [ 01111111111111]
indvar_flatten21     (phi              ) [ 00100000000000]
r_0                  (phi              ) [ 00100000000000]
indvar_flatten7      (phi              ) [ 00111111111100]
c_0                  (phi              ) [ 00100000000000]
f_0                  (phi              ) [ 00100000000000]
icmp_ln8             (icmp             ) [ 00111111111111]
add_ln8              (add              ) [ 01111111111111]
br_ln8               (br               ) [ 00000000000000]
r                    (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
empty_6              (speclooptripcount) [ 00000000000000]
icmp_ln11            (icmp             ) [ 00011111111100]
select_ln35          (select           ) [ 00000000000000]
select_ln35_1        (select           ) [ 01111111111111]
zext_ln35            (zext             ) [ 00000000000000]
mul_ln35             (mul              ) [ 00000000000000]
xor_ln35             (xor              ) [ 00000000000000]
icmp_ln14            (icmp             ) [ 00000000000000]
and_ln35             (and              ) [ 00000000000000]
c                    (add              ) [ 00000000000000]
specloopname_ln0     (specloopname     ) [ 00000000000000]
or_ln35              (or               ) [ 00000000000000]
select_ln35_2        (select           ) [ 00011111111100]
select_ln35_3        (select           ) [ 01111111111111]
zext_ln35_1          (zext             ) [ 00000000000000]
add_ln35             (add              ) [ 00000000000000]
tmp_1                (bitconcatenate   ) [ 00000000000000]
zext_ln11            (zext             ) [ 00000000000000]
specloopname_ln15    (specloopname     ) [ 00000000000000]
tmp_3                (specregionbegin  ) [ 00011111111111]
zext_ln26            (zext             ) [ 00011111111100]
zext_ln35_2          (zext             ) [ 00011111111000]
zext_ln35_3          (zext             ) [ 00000000000000]
add_ln35_1           (add              ) [ 00000000000000]
zext_ln35_4          (zext             ) [ 00000000000000]
conv_out_addr        (getelementptr    ) [ 00011111111111]
br_ln18              (br               ) [ 00111111111111]
ret_ln42             (ret              ) [ 00000000000000]
indvar_flatten       (phi              ) [ 00010000000000]
wr_0                 (phi              ) [ 00010000000000]
w_sum_1              (phi              ) [ 00011110000111]
wc_0                 (phi              ) [ 00010000000000]
icmp_ln18            (icmp             ) [ 00111111111111]
add_ln18_1           (add              ) [ 00111111111111]
br_ln18              (br               ) [ 00000000000000]
wr                   (add              ) [ 00000000000000]
icmp_ln21            (icmp             ) [ 00000000000000]
select_ln18          (select           ) [ 00001111100000]
select_ln18_1        (select           ) [ 00111111111111]
zext_ln26_1          (zext             ) [ 00000000000000]
tmp_4                (bitconcatenate   ) [ 00000000000000]
zext_ln26_2          (zext             ) [ 00000000000000]
sub_ln26             (sub              ) [ 00000000000000]
add_ln18             (add              ) [ 00000000000000]
tmp_7                (bitconcatenate   ) [ 00000000000000]
zext_ln26_3          (zext             ) [ 00000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000]
zext_ln26_4          (zext             ) [ 00000000000000]
sub_ln26_1           (sub              ) [ 00000000000000]
sext_ln26            (sext             ) [ 00000000000000]
zext_ln21            (zext             ) [ 00000000000000]
zext_ln26_5          (zext             ) [ 00000000000000]
add_ln26             (add              ) [ 00000000000000]
tmp_10_cast          (bitconcatenate   ) [ 00000000000000]
add_ln26_2           (add              ) [ 00000000000000]
zext_ln26_6          (zext             ) [ 00000000000000]
conv_1_weights_0_add (getelementptr    ) [ 00001000000000]
add_ln26_1           (add              ) [ 00000000000000]
zext_ln26_7          (zext             ) [ 00000000000000]
add_ln26_3           (add              ) [ 00000000000000]
sext_ln26_1          (sext             ) [ 00000000000000]
trunc_ln26           (trunc            ) [ 00000000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000000]
sub_ln26_2           (sub              ) [ 00001000000000]
zext_ln26_8          (zext             ) [ 00000000000000]
conv_input_addr      (getelementptr    ) [ 00001000000000]
add_ln26_4           (add              ) [ 00000000000000]
zext_ln26_9          (zext             ) [ 00000000000000]
conv_input_addr_1    (getelementptr    ) [ 00001000000000]
add_ln26_5           (add              ) [ 00000000000000]
zext_ln26_10         (zext             ) [ 00000000000000]
conv_input_addr_2    (getelementptr    ) [ 00000100000000]
conv_1_weights_0_loa (load             ) [ 00000100000000]
conv_input_load      (load             ) [ 00000100000000]
conv_input_load_1    (load             ) [ 00000110000000]
tmp_s                (fmul             ) [ 00000010000000]
conv_input_load_2    (load             ) [ 00000011000000]
w_sum_3              (fadd             ) [ 00000001100000]
tmp_1_1              (fmul             ) [ 00000001100000]
tmp_1_2              (fmul             ) [ 00011000111000]
w_sum_3_1            (fadd             ) [ 00011000011000]
wc                   (add              ) [ 00111000011111]
specloopname_ln0     (specloopname     ) [ 00000000000000]
empty                (speclooptripcount) [ 00000000000000]
specloopname_ln22    (specloopname     ) [ 00000000000000]
tmp_5                (specregionbegin  ) [ 00000000000000]
specpipeline_ln23    (specpipeline     ) [ 00000000000000]
w_sum_3_2            (fadd             ) [ 00111111111111]
empty_4              (specregionend    ) [ 00000000000000]
br_ln0               (br               ) [ 00111111111111]
conv_1_bias_addr     (getelementptr    ) [ 00000000000010]
f                    (add              ) [ 01100000000011]
add_ln11_1           (add              ) [ 00000000000000]
select_ln11          (select           ) [ 01100000000011]
conv_1_bias_load     (load             ) [ 00000000000001]
w_sum                (fadd             ) [ 00000000000000]
bitcast_ln34         (bitcast          ) [ 00000000000000]
tmp                  (partselect       ) [ 00000000000000]
trunc_ln34           (trunc            ) [ 00000000000000]
icmp_ln34            (icmp             ) [ 00000000000000]
icmp_ln34_1          (icmp             ) [ 00000000000000]
or_ln34              (or               ) [ 00000000000000]
tmp_6                (fcmp             ) [ 00000000000000]
and_ln34             (and              ) [ 00000000000000]
w_sum_2              (select           ) [ 00000000000000]
store_ln35           (store            ) [ 00000000000000]
empty_5              (specregionend    ) [ 00000000000000]
br_ln14              (br               ) [ 01111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="conv_out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="conv_1_weights_0_add_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_input_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv_input_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
<pin id="155" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/3 conv_input_load_1/3 conv_input_load_2/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv_input_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr_2/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="conv_1_bias_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="6" slack="2"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/11 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/11 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln35_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="15" slack="4"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/13 "/>
</bind>
</comp>

<comp id="183" class="1005" name="indvar_flatten21_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="15" slack="1"/>
<pin id="185" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="indvar_flatten21_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="194" class="1005" name="r_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="1"/>
<pin id="196" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten7_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="1"/>
<pin id="207" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten7_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="11" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="c_0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="1"/>
<pin id="219" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="c_0_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="f_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="1"/>
<pin id="230" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="f_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="6" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="indvar_flatten_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="indvar_flatten_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="4" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="wr_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="wr_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="261" class="1005" name="w_sum_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="w_sum_1_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="32" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="wc_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="wc_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="2" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/5 w_sum_3_1/7 w_sum_3_2/9 w_sum/12 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 tmp_1_1/5 tmp_1_2/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="304" class="1005" name="reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load conv_input_load_2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s tmp_1_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 w_sum_3_1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="15" slack="0"/>
<pin id="322" dir="0" index="1" bw="15" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln8_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="15" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="r_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln11_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="0"/>
<pin id="340" dir="0" index="1" bw="11" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln35_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln35_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln35_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln35_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln35_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="c_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln35_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln35_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="6" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln35_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="5" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln35_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="15" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="15" slack="0"/>
<pin id="423" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln26_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln35_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln35_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln35_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="0" index="1" bw="6" slack="0"/>
<pin id="440" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln35_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln18_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="4" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln18_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="wr_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="2" slack="0"/>
<pin id="463" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="icmp_ln21_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="0"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="select_ln18_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="0" index="2" bw="2" slack="0"/>
<pin id="476" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="select_ln18_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln26_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="0"/>
<pin id="490" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln26_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln26_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln18_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="1"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln26_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="10" slack="0"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="0" index="1" bw="5" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln26_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="0"/>
<pin id="537" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sub_ln26_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sext_ln26_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln21_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln26_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln26_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_10_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln26_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="6" slack="1"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln26_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln26_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="1"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln26_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln26_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="11" slack="0"/>
<pin id="593" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln26_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln26_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="0"/>
<pin id="602" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_shl_cast_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="13" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="0" index="2" bw="1" slack="0"/>
<pin id="608" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sub_ln26_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="0"/>
<pin id="614" dir="0" index="1" bw="12" slack="0"/>
<pin id="615" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln26_8_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="13" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="add_ln26_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="13" slack="0"/>
<pin id="626" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln26_9_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="13" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln26_5_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="13" slack="1"/>
<pin id="637" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln26_10_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="wc_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="2" slack="5"/>
<pin id="647" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="f_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="6" slack="2"/>
<pin id="652" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/11 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln11_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="11" slack="2"/>
<pin id="657" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/11 "/>
</bind>
</comp>

<comp id="660" class="1004" name="select_ln11_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="2"/>
<pin id="662" dir="0" index="1" bw="11" slack="0"/>
<pin id="663" dir="0" index="2" bw="11" slack="0"/>
<pin id="664" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="bitcast_ln34_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="6" slack="0"/>
<pin id="675" dir="0" index="3" bw="6" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln34_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/13 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln34_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/13 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln34_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="23" slack="0"/>
<pin id="693" dir="0" index="1" bw="23" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/13 "/>
</bind>
</comp>

<comp id="697" class="1004" name="or_ln34_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="and_ln34_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="w_sum_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="32" slack="0"/>
<pin id="713" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_2/13 "/>
</bind>
</comp>

<comp id="718" class="1007" name="grp_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="10" slack="0"/>
<pin id="721" dir="0" index="2" bw="5" slack="0"/>
<pin id="722" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="icmp_ln8_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="1"/>
<pin id="729" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="731" class="1005" name="add_ln8_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="15" slack="0"/>
<pin id="733" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="736" class="1005" name="icmp_ln11_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="2"/>
<pin id="738" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="741" class="1005" name="select_ln35_1_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="5" slack="0"/>
<pin id="743" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="select_ln35_2_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="2"/>
<pin id="749" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln35_3_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="5" slack="0"/>
<pin id="754" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="758" class="1005" name="zext_ln26_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="2"/>
<pin id="760" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="763" class="1005" name="zext_ln35_2_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="10" slack="1"/>
<pin id="765" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="conv_out_addr_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="15" slack="4"/>
<pin id="770" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="773" class="1005" name="icmp_ln18_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln18_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="0"/>
<pin id="779" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln18_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="2" slack="5"/>
<pin id="784" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln18_1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="792" class="1005" name="conv_1_weights_0_add_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="1"/>
<pin id="794" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="797" class="1005" name="sub_ln26_2_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="13" slack="1"/>
<pin id="799" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="802" class="1005" name="conv_input_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="12" slack="1"/>
<pin id="804" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="conv_input_addr_1_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="1"/>
<pin id="809" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_1 "/>
</bind>
</comp>

<comp id="812" class="1005" name="conv_input_addr_2_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="12" slack="1"/>
<pin id="814" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr_2 "/>
</bind>
</comp>

<comp id="817" class="1005" name="conv_1_weights_0_loa_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="822" class="1005" name="conv_input_load_1_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load_1 "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_1_2_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2"/>
<pin id="829" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_2 "/>
</bind>
</comp>

<comp id="832" class="1005" name="wc_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="837" class="1005" name="w_sum_3_2_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3_2 "/>
</bind>
</comp>

<comp id="842" class="1005" name="conv_1_bias_addr_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="1"/>
<pin id="844" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="f_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="1"/>
<pin id="849" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="852" class="1005" name="select_ln11_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="1"/>
<pin id="854" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="857" class="1005" name="conv_1_bias_load_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="119" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="126" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="133" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="261" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="172" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="290" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="140" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="146" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="284" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="146" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="313"><net_src comp="290" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="318"><net_src comp="284" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="324"><net_src comp="187" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="187" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="198" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="209" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="221" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="338" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="332" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="198" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="338" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="232" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="364" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="344" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="376" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="338" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="232" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="376" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="382" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="344" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="424"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="394" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="394" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="394" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="421" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="433" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="452"><net_src comp="243" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="60" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="243" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="64" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="254" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="277" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="66" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="56" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="277" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="466" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="460" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="254" pin="4"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="68" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="480" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="488" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="488" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="70" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="510" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="16" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="72" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="510" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="523" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="472" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="472" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="504" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="70" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="557" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="16" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="585"><net_src comp="549" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="545" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="590" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="74" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="600" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="56" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="604" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="596" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="627"><net_src comp="76" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="612" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="638"><net_src comp="78" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="648"><net_src comp="64" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="98" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="658"><net_src comp="100" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="205" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="654" pin="2"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="284" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="677"><net_src comp="102" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="106" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="684"><net_src comp="667" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="671" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="108" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="681" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="110" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="691" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="685" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="298" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="703" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="284" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="717"><net_src comp="709" pin="3"/><net_sink comp="178" pin=1"/></net>

<net id="723"><net_src comp="360" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="38" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="410" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="726"><net_src comp="718" pin="3"/><net_sink comp="414" pin=1"/></net>

<net id="730"><net_src comp="320" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="326" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="739"><net_src comp="338" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="744"><net_src comp="352" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="750"><net_src comp="394" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="755"><net_src comp="402" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="757"><net_src comp="752" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="761"><net_src comp="425" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="766"><net_src comp="429" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="771"><net_src comp="112" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="776"><net_src comp="448" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="454" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="785"><net_src comp="472" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="790"><net_src comp="480" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="795"><net_src comp="119" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="800"><net_src comp="612" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="805"><net_src comp="126" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="810"><net_src comp="133" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="815"><net_src comp="157" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="820"><net_src comp="140" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="825"><net_src comp="146" pin="7"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="830"><net_src comp="290" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="835"><net_src comp="644" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="840"><net_src comp="284" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="845"><net_src comp="165" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="850"><net_src comp="649" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="855"><net_src comp="660" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="860"><net_src comp="172" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="284" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {13 }
 - Input state : 
	Port: conv_1 : conv_input | {3 4 5 }
	Port: conv_1 : conv_1_weights_0 | {3 4 }
	Port: conv_1 : conv_1_bias | {11 12 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		tmp_1 : 5
		zext_ln11 : 6
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_1 : 7
		zext_ln35_4 : 8
		conv_out_addr : 9
	State 3
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_1 : 3
		tmp_4 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		add_ln18 : 4
		tmp_7 : 5
		zext_ln26_3 : 6
		tmp_8 : 5
		zext_ln26_4 : 6
		sub_ln26_1 : 7
		sext_ln26 : 8
		zext_ln21 : 3
		zext_ln26_5 : 3
		add_ln26 : 6
		tmp_10_cast : 7
		add_ln26_2 : 8
		zext_ln26_6 : 9
		conv_1_weights_0_add : 10
		add_ln26_1 : 4
		zext_ln26_7 : 5
		add_ln26_3 : 9
		sext_ln26_1 : 10
		trunc_ln26 : 10
		p_shl_cast : 11
		sub_ln26_2 : 12
		zext_ln26_8 : 13
		conv_input_addr : 14
		add_ln26_4 : 13
		zext_ln26_9 : 14
		conv_input_addr_1 : 15
		conv_1_weights_0_loa : 11
		conv_input_load : 15
		conv_input_load_1 : 16
	State 4
		zext_ln26_10 : 1
		conv_input_addr_2 : 2
		tmp_s : 1
		conv_input_load_2 : 3
	State 5
		w_sum_3 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_4 : 1
	State 11
		conv_1_bias_load : 1
		select_ln11 : 1
	State 12
		w_sum : 1
	State 13
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_6 : 1
		and_ln34 : 4
		w_sum_2 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_284      |    2    |   177   |   385   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_290      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_298     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_326    |    0    |    0    |    21   |
|          |       r_fu_332       |    0    |    0    |    15   |
|          |       c_fu_382       |    0    |    0    |    15   |
|          |   add_ln35_1_fu_437  |    0    |    0    |    21   |
|          |   add_ln18_1_fu_454  |    0    |    0    |    13   |
|          |       wr_fu_460      |    0    |    0    |    10   |
|          |    add_ln18_fu_510   |    0    |    0    |    15   |
|    add   |    add_ln26_fu_557   |    0    |    0    |    8    |
|          |   add_ln26_2_fu_571  |    0    |    0    |    14   |
|          |   add_ln26_1_fu_581  |    0    |    0    |    15   |
|          |   add_ln26_3_fu_590  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_623  |    0    |    0    |    17   |
|          |   add_ln26_5_fu_634  |    0    |    0    |    17   |
|          |       wc_fu_644      |    0    |    0    |    10   |
|          |       f_fu_649       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_654  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_320   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_338   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_370   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_448   |    0    |    0    |    9    |
|          |   icmp_ln21_fu_466   |    0    |    0    |    8    |
|          |   icmp_ln34_fu_685   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_691  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_344  |    0    |    0    |    5    |
|          | select_ln35_1_fu_352 |    0    |    0    |    5    |
|          | select_ln35_2_fu_394 |    0    |    0    |    6    |
|  select  | select_ln35_3_fu_402 |    0    |    0    |    5    |
|          |  select_ln18_fu_472  |    0    |    0    |    2    |
|          | select_ln18_1_fu_480 |    0    |    0    |    2    |
|          |  select_ln11_fu_660  |    0    |    0    |    11   |
|          |    w_sum_2_fu_709    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_504   |    0    |    0    |    8    |
|    sub   |   sub_ln26_1_fu_539  |    0    |    0    |    14   |
|          |   sub_ln26_2_fu_612  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln35_fu_376   |    0    |    0    |    2    |
|          |    and_ln34_fu_703   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln35_fu_388    |    0    |    0    |    2    |
|          |    or_ln34_fu_697    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_364   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_718      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_360   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_410  |    0    |    0    |    0    |
|          |   zext_ln11_fu_421   |    0    |    0    |    0    |
|          |   zext_ln26_fu_425   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_429  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_433  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_443  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_488  |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_500  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_523  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_535  |    0    |    0    |    0    |
|          |   zext_ln21_fu_549   |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_553  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_576  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_586  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_618  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_629  |    0    |    0    |    0    |
|          |  zext_ln26_10_fu_639 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_414     |    0    |    0    |    0    |
|          |     tmp_4_fu_492     |    0    |    0    |    0    |
|bitconcatenate|     tmp_7_fu_515     |    0    |    0    |    0    |
|          |     tmp_8_fu_527     |    0    |    0    |    0    |
|          |  tmp_10_cast_fu_563  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_604  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_545   |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_596  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_600  |    0    |    0    |    0    |
|          |   trunc_ln34_fu_681  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_671      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   371   |   1376  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|   conv_1_bias  |    1   |    0   |    0   |
|conv_1_weights_0|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln18_1_reg_777     |    4   |
|       add_ln8_reg_731      |   15   |
|         c_0_reg_217        |    5   |
|  conv_1_bias_addr_reg_842  |    5   |
|  conv_1_bias_load_reg_857  |   32   |
|conv_1_weights_0_add_reg_792|    9   |
|conv_1_weights_0_loa_reg_817|   32   |
|  conv_input_addr_1_reg_807 |   12   |
|  conv_input_addr_2_reg_812 |   12   |
|   conv_input_addr_reg_802  |   12   |
|  conv_input_load_1_reg_822 |   32   |
|    conv_out_addr_reg_768   |   15   |
|         f_0_reg_228        |    6   |
|          f_reg_847         |    6   |
|      icmp_ln11_reg_736     |    1   |
|      icmp_ln18_reg_773     |    1   |
|      icmp_ln8_reg_727      |    1   |
|  indvar_flatten21_reg_183  |   15   |
|   indvar_flatten7_reg_205  |   11   |
|   indvar_flatten_reg_239   |    4   |
|         r_0_reg_194        |    5   |
|           reg_304          |   32   |
|           reg_310          |   32   |
|           reg_315          |   32   |
|     select_ln11_reg_852    |   11   |
|    select_ln18_1_reg_787   |    2   |
|     select_ln18_reg_782    |    2   |
|    select_ln35_1_reg_741   |    5   |
|    select_ln35_2_reg_747   |    6   |
|    select_ln35_3_reg_752   |    5   |
|     sub_ln26_2_reg_797     |   13   |
|       tmp_1_2_reg_827      |   32   |
|       w_sum_1_reg_261      |   32   |
|      w_sum_3_2_reg_837     |   32   |
|        wc_0_reg_273        |    2   |
|         wc_reg_832         |    2   |
|        wr_0_reg_250        |    2   |
|      zext_ln26_reg_758     |   64   |
|     zext_ln35_2_reg_763    |   10   |
+----------------------------+--------+
|            Total           |   551  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_140    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_access_fu_146    |  p0  |   4  |  12  |   48   ||    21   |
|    grp_access_fu_146    |  p2  |   2  |   0  |    0   ||    9    |
|    grp_access_fu_172    |  p0  |   2  |   5  |   10   ||    9    |
| indvar_flatten7_reg_205 |  p0  |   2  |  11  |   22   ||    9    |
|     w_sum_1_reg_261     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_284       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_284       |  p1  |   5  |  32  |   160  ||    27   |
|        grp_fu_290       |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_290       |  p1  |   3  |  32  |   96   ||    15   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   610  ||  18.056 ||   138   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |    -   |   371  |  1376  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   138  |
|  Register |    -   |    -   |    -   |   551  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    6   |   18   |   922  |  1514  |
+-----------+--------+--------+--------+--------+--------+
