{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 13:52:48 2009 " "Info: Processing started: Tue Mar 17 13:52:48 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Controlador_de_processo_fabril -c Controlador_de_processo_fabril --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Controlador_de_processo_fabril -c Controlador_de_processo_fabril --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "T3 Saida 8.917 ns Longest " "Info: Longest tpd from source pin \"T3\" to destination pin \"Saida\" is 8.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns T3 1 PIN PIN_E8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 1; PIN Node = 'T3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 384 8 176 400 "T3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.772 ns) + CELL(0.154 ns) 5.753 ns inst~47 2 COMB LCCOMB_X17_Y8_N0 1 " "Info: 2: + IC(4.772 ns) + CELL(0.154 ns) = 5.753 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'inst~47'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.926 ns" { T3 inst~47 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 120 704 768 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 6.005 ns inst~48 3 COMB LCCOMB_X17_Y8_N22 1 " "Info: 3: + IC(0.199 ns) + CELL(0.053 ns) = 6.005 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; COMB Node = 'inst~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { inst~47 inst~48 } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 120 704 768 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(1.998 ns) 8.917 ns Saida 4 PIN PIN_Y12 0 " "Info: 4: + IC(0.914 ns) + CELL(1.998 ns) = 8.917 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'Saida'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.912 ns" { inst~48 Saida } "NODE_NAME" } } { "Controlador_de_processo_fabril.bdf" "" { Schematic "E:/Lab Sist Digitais I/Primeiro Projeto/Controlador_de_processo_fabril.bdf" { { 136 792 968 152 "Saida" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.032 ns ( 34.00 % ) " "Info: Total cell delay = 3.032 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.885 ns ( 66.00 % ) " "Info: Total interconnect delay = 5.885 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.917 ns" { T3 inst~47 inst~48 Saida } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.917 ns" { T3 {} T3~combout {} inst~47 {} inst~48 {} Saida {} } { 0.000ns 0.000ns 4.772ns 0.199ns 0.914ns } { 0.000ns 0.827ns 0.154ns 0.053ns 1.998ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Peak virtual memory: 127 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 13:52:54 2009 " "Info: Processing ended: Tue Mar 17 13:52:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
