{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1387790979250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1387790979251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 11:29:38 2013 " "Processing started: Mon Dec 23 11:29:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1387790979251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1387790979251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_internal_logic_analyzer -c top_internal_logic_analyzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_internal_logic_analyzer -c top_internal_logic_analyzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1387790979252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1387790980693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_controller_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file write_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_controller_pkg " "Found design unit 1: write_controller_pkg" {  } { { "write_controller_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982145 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 write_controller_pkg-body " "Found design unit 2: write_controller_pkg-body" {  } { { "write_controller_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller_pkg.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_controller-behave " "Found design unit 1: write_controller-behave" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982161 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_controller " "Found entity 1: write_controller" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_slave-arc_wb_slave " "Found design unit 1: wishbone_slave-arc_wb_slave" {  } { { "wishbone_slave.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982172 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_slave " "Found entity 1: wishbone_slave" {  } { { "wishbone_slave.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_slave.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_master-arc_wishbone_master " "Found design unit 1: wishbone_master-arc_wishbone_master" {  } { { "wishbone_master.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982184 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_master " "Found entity 1: wishbone_master" {  } { { "wishbone_master.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_master.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wishbone_intercon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wishbone_intercon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wishbone_intercon-arc_wishbone_intercon " "Found design unit 1: wishbone_intercon-arc_wishbone_intercon" {  } { { "wishbone_intercon.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982198 ""} { "Info" "ISGN_ENTITY_NAME" "1 wishbone_intercon " "Found entity 1: wishbone_intercon" {  } { { "wishbone_intercon.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_gen_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx_gen_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_gen_model-arc_uart_tx_gen_model " "Found design unit 1: uart_tx_gen_model-arc_uart_tx_gen_model" {  } { { "uart_tx_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx_gen_model.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982212 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_gen_model " "Found entity 1: uart_tx_gen_model" {  } { { "uart_tx_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx_gen_model.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arc_uart_tx " "Found design unit 1: uart_tx-arc_uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982225 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_trans_gen_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_trans_gen_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_trans_gen_model-arc_uart_trans_gen_model " "Found design unit 1: uart_trans_gen_model-arc_uart_trans_gen_model" {  } { { "uart_trans_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_trans_gen_model.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982236 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_trans_gen_model " "Found entity 1: uart_trans_gen_model" {  } { { "uart_trans_gen_model.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_trans_gen_model.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arc_uart_rx " "Found design unit 1: uart_rx-arc_uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982249 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_path-arc_tx_path " "Found design unit 1: tx_path-arc_tx_path" {  } { { "tx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982263 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_path " "Found entity 1: tx_path" {  } { { "tx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_internal_logic_analyzer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_internal_logic_analyzer_TB-behavior " "Found design unit 1: top_internal_logic_analyzer_TB-behavior" {  } { { "top_internal_logic_analyzer_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer_tb.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982277 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_internal_logic_analyzer_TB " "Found entity 1: top_internal_logic_analyzer_TB" {  } { { "top_internal_logic_analyzer_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer_tb.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_internal_logic_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_internal_logic_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_internal_logic_analyzer-arc_top_internal_logic_analyzer " "Found design unit 1: top_internal_logic_analyzer-arc_top_internal_logic_analyzer" {  } { { "top_internal_logic_analyzer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982295 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_internal_logic_analyzer " "Found entity 1: top_internal_logic_analyzer" {  } { { "top_internal_logic_analyzer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-arc_timer " "Found design unit 1: timer-arc_timer" {  } { { "timer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/timer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982307 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/timer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_top-arc_core " "Found design unit 1: signal_generator_top-arc_core" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982323 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_top " "Found entity 1: signal_generator_top" {  } { { "signal_generator_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator_registers-behave " "Found design unit 1: signal_generator_registers-behave" {  } { { "signal_generator_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982335 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator_registers " "Found entity 1: signal_generator_registers" {  } { { "signal_generator_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_registers.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-behave " "Found design unit 1: signal_generator-behave" {  } { { "signal_generator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982347 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path-arc_rx_path " "Found design unit 1: rx_path-arc_rx_path" {  } { { "rx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982361 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path " "Found entity 1: rx_path" {  } { { "rx_path.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_controller-behave " "Found design unit 1: read_controller-behave" {  } { { "read_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/read_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982373 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_controller " "Found entity 1: read_controller" {  } { { "read_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/read_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_simple-arc_ram_simple " "Found design unit 1: ram_simple-arc_ram_simple" {  } { { "ram_simple.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_simple.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982384 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_simple " "Found entity 1: ram_simple" {  } { { "ram_simple.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_simple.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_generic_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ram_generic_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic_pkg " "Found design unit 1: ram_generic_pkg" {  } { { "ram_generic_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982395 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_generic_pkg-body " "Found design unit 2: ram_generic_pkg-body" {  } { { "ram_generic_pkg.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic_pkg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_generic-rtl_ram_generic " "Found design unit 1: ram_generic-rtl_ram_generic" {  } { { "ram_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982408 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_generic " "Found entity 1: ram_generic" {  } { { "ram_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_block-arc_output_block " "Found design unit 1: output_block-arc_output_block" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982425 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_block " "Found entity 1: output_block" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_generic-mux_generic_arc " "Found design unit 1: mux_generic-mux_generic_arc" {  } { { "mux_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mux_generic.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982436 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_generic " "Found entity 1: mux_generic" {  } { { "mux_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mux_generic.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_enc-rtl_mp_enc " "Found design unit 1: mp_enc-rtl_mp_enc" {  } { { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_enc " "Found entity 1: mp_enc" {  } { { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mp_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mp_dec-rtl_mp_dec " "Found design unit 1: mp_dec-rtl_mp_dec" {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982464 ""} { "Info" "ISGN_ENTITY_NAME" "1 mp_dec " "Found entity 1: mp_dec" {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_logic_analyzer_core_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internal_logic_analyzer_core_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internal_logic_analyzer_core_top-arc_core " "Found design unit 1: internal_logic_analyzer_core_top-arc_core" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982479 ""} { "Info" "ISGN_ENTITY_NAME" "1 internal_logic_analyzer_core_top " "Found entity 1: internal_logic_analyzer_core_top" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_small_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_small_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_small_out_cordinator-behave " "Found design unit 1: in_small_out_cordinator-behave" {  } { { "in_small_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_small_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982491 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_small_out_cordinator " "Found entity 1: in_small_out_cordinator" {  } { { "in_small_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_small_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_out_cordinator_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_out_cordinator_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_out_cordinator_generic-behave " "Found design unit 1: in_out_cordinator_generic-behave" {  } { { "in_out_cordinator_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982503 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_out_cordinator_generic " "Found entity 1: in_out_cordinator_generic" {  } { { "in_out_cordinator_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_equal_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_equal_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_equal_out_cordinator-behave " "Found design unit 1: in_equal_out_cordinator-behave" {  } { { "in_equal_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982514 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_equal_out_cordinator " "Found entity 1: in_equal_out_cordinator" {  } { { "in_equal_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_equal_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_big_out_cordinator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_big_out_cordinator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_big_out_cordinator-behave " "Found design unit 1: in_big_out_cordinator-behave" {  } { { "in_big_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_big_out_cordinator.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982528 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_big_out_cordinator " "Found entity 1: in_big_out_cordinator" {  } { { "in_big_out_cordinator.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/in_big_out_cordinator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_ram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_ram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_ram_tb-arc_generic_ram_tb " "Found design unit 1: generic_ram_tb-arc_generic_ram_tb" {  } { { "generic_ram_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/generic_ram_tb.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982542 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_ram_tb " "Found entity 1: generic_ram_tb" {  } { { "generic_ram_tb.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/generic_ram_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_fifo-arc_general_fifo " "Found design unit 1: general_fifo-arc_general_fifo" {  } { { "general_fifo.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/general_fifo.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982557 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_fifo " "Found entity 1: general_fifo" {  } { { "general_fifo.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/general_fifo.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file error_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 error_register-arc_error_register " "Found design unit 1: error_register-arc_error_register" {  } { { "error_register.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/error_register.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982570 ""} { "Info" "ISGN_ENTITY_NAME" "1 error_register " "Found entity 1: error_register" {  } { { "error_register.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/error_register.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enable_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enable_fsm-behave " "Found design unit 1: enable_fsm-behave" {  } { { "enable_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982582 ""} { "Info" "ISGN_ENTITY_NAME" "1 enable_fsm " "Found entity 1: enable_fsm" {  } { { "enable_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/enable_fsm.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_generic-dec_generic_arc " "Found design unit 1: dec_generic-dec_generic_arc" {  } { { "dec_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/dec_generic.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982593 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_generic " "Found entity 1: dec_generic" {  } { { "dec_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/dec_generic.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_small.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_small.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_small-behave " "Found design unit 1: data_input_small-behave" {  } { { "data_input_small.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_small.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982604 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_small " "Found entity 1: data_input_small" {  } { { "data_input_small.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_small.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_generic-behave " "Found design unit 1: data_input_generic-behave" {  } { { "data_input_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_generic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982616 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_generic " "Found entity 1: data_input_generic" {  } { { "data_input_generic.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_generic.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_input_big.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_input_big.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_input_big-behave " "Found design unit 1: data_input_big-behave" {  } { { "data_input_big.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_big.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982628 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_input_big " "Found entity 1: data_input_big" {  } { { "data_input_big.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/data_input_big.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crc_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file crc_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_gen-behave " "Found design unit 1: crc_gen-behave" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982640 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_gen " "Found entity 1: crc_gen" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_registers-behave " "Found design unit 1: core_registers-behave" {  } { { "core_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/core_registers.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982652 ""} { "Info" "ISGN_ENTITY_NAME" "1 core_registers " "Found entity 1: core_registers" {  } { { "core_registers.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/core_registers.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_to_enc_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_to_enc_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_to_enc_fsm-arc_bus_to_enc_fsm " "Found design unit 1: bus_to_enc_fsm-arc_bus_to_enc_fsm" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982665 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_to_enc_fsm " "Found entity 1: bus_to_enc_fsm" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790982665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790982665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_internal_logic_analyzer " "Elaborating entity \"top_internal_logic_analyzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1387790983327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path rx_path:rx_path_unit " "Elaborating entity \"rx_path\" for hierarchy \"rx_path:rx_path_unit\"" {  } { { "top_internal_logic_analyzer.vhd" "rx_path_unit" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx rx_path:rx_path_unit\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"rx_path:rx_path_unit\|uart_rx:uart_rx_inst\"" {  } { { "rx_path.vhd" "uart_rx_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_dec rx_path:rx_path_unit\|mp_dec:mp_dec_inst " "Elaborating entity \"mp_dec\" for hierarchy \"rx_path:rx_path_unit\|mp_dec:mp_dec_inst\"" {  } { { "rx_path.vhd" "mp_dec_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983358 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr mp_dec.vhd(152) " "VHDL Signal Declaration warning at mp_dec.vhd(152): used implicit default value for signal \"sof_sr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1387790983363 "|top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sof_sr_cnt mp_dec.vhd(153) " "VHDL Signal Declaration warning at mp_dec.vhd(153): used implicit default value for signal \"sof_sr_cnt\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1387790983363 "|top_internal_logic_analyzer|rx_path:rx_path_unit|mp_dec:mp_dec_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_gen rx_path:rx_path_unit\|crc_gen:crc_gen_inst " "Elaborating entity \"crc_gen\" for hierarchy \"rx_path:rx_path_unit\|crc_gen:crc_gen_inst\"" {  } { { "rx_path.vhd" "crc_gen_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983369 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "crc_const crc_gen.vhd(57) " "VHDL Signal Declaration warning at crc_gen.vhd(57): used explicit default value for signal \"crc_const\" because signal was never assigned a value" {  } { { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1387790983371 "|top_internal_logic_analyzer|rx_path:rx_path_unit|crc_gen:crc_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple rx_path:rx_path_unit\|ram_simple:ram_simple_inst " "Elaborating entity \"ram_simple\" for hierarchy \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\"" {  } { { "rx_path.vhd" "ram_simple_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_master rx_path:rx_path_unit\|wishbone_master:wishbone_master_inst " "Elaborating entity \"wishbone_master\" for hierarchy \"rx_path:rx_path_unit\|wishbone_master:wishbone_master_inst\"" {  } { { "rx_path.vhd" "wishbone_master_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error_register rx_path:rx_path_unit\|error_register:error_register_inst " "Elaborating entity \"error_register\" for hierarchy \"rx_path:rx_path_unit\|error_register:error_register_inst\"" {  } { { "rx_path.vhd" "error_register_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_slave rx_path:rx_path_unit\|wishbone_slave:wb_slave_inst " "Elaborating entity \"wishbone_slave\" for hierarchy \"rx_path:rx_path_unit\|wishbone_slave:wb_slave_inst\"" {  } { { "rx_path.vhd" "wb_slave_inst" { Text "C:/project/VHDL/DESIGN/TOP/rx_path.vhd" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_intercon wishbone_intercon:intercon " "Elaborating entity \"wishbone_intercon\" for hierarchy \"wishbone_intercon:intercon\"" {  } { { "top_internal_logic_analyzer.vhd" "intercon" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer wishbone_intercon:intercon\|timer:watchdog_timer_inst " "Elaborating entity \"timer\" for hierarchy \"wishbone_intercon:intercon\|timer:watchdog_timer_inst\"" {  } { { "wishbone_intercon.vhd" "watchdog_timer_inst" { Text "C:/project/VHDL/DESIGN/TOP/wishbone_intercon.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_logic_analyzer_core_top internal_logic_analyzer_core_top:core_inst " "Elaborating entity \"internal_logic_analyzer_core_top\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\"" {  } { { "top_internal_logic_analyzer.vhd" "core_inst" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_to_start_s internal_logic_analyzer_core_top.vhd(373) " "Verilog HDL or VHDL warning at internal_logic_analyzer_core_top.vhd(373): object \"clk_to_start_s\" assigned a value but never read" {  } { { "internal_logic_analyzer_core_top.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387790983442 "|top_internal_logic_analyzer|internal_logic_analyzer_core_top:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_generic internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst " "Elaborating entity \"ram_generic\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "RAM_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_simple internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst " "Elaborating entity \"ram_simple\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\"" {  } { { "ram_generic.vhd" "\\power_sign_dec:ram_gen:0:RAM_inst" { Text "C:/project/VHDL/DESIGN/TOP/ram_generic.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enable_fsm internal_logic_analyzer_core_top:core_inst\|enable_fsm:enable_fsm_inst " "Elaborating entity \"enable_fsm\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|enable_fsm:enable_fsm_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "enable_fsm_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_controller internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst " "Elaborating entity \"write_controller\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "write_controller_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_controller internal_logic_analyzer_core_top:core_inst\|read_controller:read_controller_inst " "Elaborating entity \"read_controller\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|read_controller:read_controller_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "read_controller_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_registers internal_logic_analyzer_core_top:core_inst\|core_registers:core_registers_inst " "Elaborating entity \"core_registers\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|core_registers:core_registers_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "core_registers_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_out_cordinator_generic internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst " "Elaborating entity \"in_out_cordinator_generic\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\"" {  } { { "internal_logic_analyzer_core_top.vhd" "data_out_size_inst" { Text "C:/project/VHDL/DESIGN/TOP/internal_logic_analyzer_core_top.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_equal_out_cordinator internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\|in_equal_out_cordinator:\\cordinator1_proc:equal_cordenator_proc " "Elaborating entity \"in_equal_out_cordinator\" for hierarchy \"internal_logic_analyzer_core_top:core_inst\|in_out_cordinator_generic:data_out_size_inst\|in_equal_out_cordinator:\\cordinator1_proc:equal_cordenator_proc\"" {  } { { "in_out_cordinator_generic.vhd" "\\cordinator1_proc:equal_cordenator_proc" { Text "C:/project/VHDL/DESIGN/TOP/in_out_cordinator_generic.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator_top signal_generator_top:signal_generator_inst " "Elaborating entity \"signal_generator_top\" for hierarchy \"signal_generator_top:signal_generator_inst\"" {  } { { "top_internal_logic_analyzer.vhd" "signal_generator_inst" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator signal_generator_top:signal_generator_inst\|signal_generator:signal_generator_inst " "Elaborating entity \"signal_generator\" for hierarchy \"signal_generator_top:signal_generator_inst\|signal_generator:signal_generator_inst\"" {  } { { "signal_generator_top.vhd" "signal_generator_inst" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator_registers signal_generator_top:signal_generator_inst\|signal_generator_registers:registers_inst " "Elaborating entity \"signal_generator_registers\" for hierarchy \"signal_generator_top:signal_generator_inst\|signal_generator_registers:registers_inst\"" {  } { { "signal_generator_top.vhd" "registers_inst" { Text "C:/project/VHDL/DESIGN/TOP/signal_generator_top.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_block output_block:output_block_unit " "Elaborating entity \"output_block\" for hierarchy \"output_block:output_block_unit\"" {  } { { "top_internal_logic_analyzer.vhd" "output_block_unit" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "short_fifo_full output_block.vhd(262) " "Verilog HDL or VHDL warning at output_block.vhd(262): object \"short_fifo_full\" assigned a value but never read" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1387790983560 "|top_internal_logic_analyzer|output_block:output_block_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo output_block:output_block_unit\|general_fifo:short_fifo " "Elaborating entity \"general_fifo\" for hierarchy \"output_block:output_block_unit\|general_fifo:short_fifo\"" {  } { { "output_block.vhd" "short_fifo" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo output_block:output_block_unit\|general_fifo:fifo " "Elaborating entity \"general_fifo\" for hierarchy \"output_block:output_block_unit\|general_fifo:fifo\"" {  } { { "output_block.vhd" "fifo" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_path tx_path:tx_path_unit " "Elaborating entity \"tx_path\" for hierarchy \"tx_path:tx_path_unit\"" {  } { { "top_internal_logic_analyzer.vhd" "tx_path_unit" { Text "C:/project/VHDL/DESIGN/TOP/top_internal_logic_analyzer.vhd" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_to_enc_fsm tx_path:tx_path_unit\|bus_to_enc_fsm:bus_to_enc_fsm_inst " "Elaborating entity \"bus_to_enc_fsm\" for hierarchy \"tx_path:tx_path_unit\|bus_to_enc_fsm:bus_to_enc_fsm_inst\"" {  } { { "tx_path.vhd" "bus_to_enc_fsm_inst" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983641 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "type_reg bus_to_enc_fsm.vhd(156) " "VHDL Process Statement warning at bus_to_enc_fsm.vhd(156): inferring latch(es) for signal or variable \"type_reg\", which holds its previous value in one or more paths through the process" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1387790983645 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_reg\[3\] bus_to_enc_fsm.vhd(156) " "Inferred latch for \"type_reg\[3\]\" at bus_to_enc_fsm.vhd(156)" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387790983645 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_reg\[4\] bus_to_enc_fsm.vhd(156) " "Inferred latch for \"type_reg\[4\]\" at bus_to_enc_fsm.vhd(156)" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387790983645 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_reg\[5\] bus_to_enc_fsm.vhd(156) " "Inferred latch for \"type_reg\[5\]\" at bus_to_enc_fsm.vhd(156)" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387790983646 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_reg\[6\] bus_to_enc_fsm.vhd(156) " "Inferred latch for \"type_reg\[6\]\" at bus_to_enc_fsm.vhd(156)" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387790983646 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_reg\[7\] bus_to_enc_fsm.vhd(156) " "Inferred latch for \"type_reg\[7\]\" at bus_to_enc_fsm.vhd(156)" {  } { { "bus_to_enc_fsm.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/bus_to_enc_fsm.vhd" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1387790983646 "|top_internal_logic_analyzer|tx_path:tx_path_unit|bus_to_enc_fsm:bus_to_enc_fsm_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mp_enc tx_path:tx_path_unit\|mp_enc:tx_mpe_inst " "Elaborating entity \"mp_enc\" for hierarchy \"tx_path:tx_path_unit\|mp_enc:tx_mpe_inst\"" {  } { { "tx_path.vhd" "tx_mpe_inst" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx tx_path:tx_path_unit\|uart_tx:tx_uart_inst " "Elaborating entity \"uart_tx\" for hierarchy \"tx_path:tx_path_unit\|uart_tx:tx_uart_inst\"" {  } { { "tx_path.vhd" "tx_uart_inst" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_fifo tx_path:tx_path_unit\|general_fifo:tx_fifo_inst " "Elaborating entity \"general_fifo\" for hierarchy \"tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\"" {  } { { "tx_path.vhd" "tx_fifo_inst" { Text "C:/project/VHDL/DESIGN/TOP/tx_path.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790983678 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|ram_data_rtl_0 " "Inferred RAM node \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1387790994298 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|mem_rtl_0 " "Inferred RAM node \"tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1387790994311 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|ram_data_rtl_0 " "Inferred RAM node \"tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1387790994313 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "output_block:output_block_unit\|general_fifo:fifo\|mem_rtl_0 " "Inferred RAM node \"output_block:output_block_unit\|general_fifo:fifo\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1387790994314 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0 " "Inferred RAM node \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1387790994316 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "output_block:output_block_unit\|general_fifo:short_fifo\|mem " "RAM logic \"output_block:output_block_unit\|general_fifo:short_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "general_fifo.vhd" "mem" { Text "C:/project/VHDL/DESIGN/TOP/general_fifo.vhd" 96 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1387790994318 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1387790994318 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "output_block:output_block_unit\|general_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"output_block:output_block_unit\|general_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 15 " "Parameter WIDTHAD_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32768 " "Parameter NUMWORDS_B set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|ram_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1387790998602 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1387790998602 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|Div0\"" {  } { { "write_controller.vhd" "Div0" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387790998615 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|Div1\"" {  } { { "write_controller.vhd" "Div1" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387790998615 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "output_block:output_block_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"output_block:output_block_unit\|Mult0\"" {  } { { "output_block.vhd" "Mult0" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387790998615 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1387790998615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387790999531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"rx_path:rx_path_unit\|ram_simple:ram_simple_inst\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387790999538 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387790999538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oog1 " "Found entity 1: altsyncram_oog1" {  } { { "db/altsyncram_oog1.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/altsyncram_oog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387790999956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387790999956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791000022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"tx_path:tx_path_unit\|general_fifo:tx_fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000023 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791000023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ig1 " "Found entity 1: altsyncram_8ig1" {  } { { "db/altsyncram_8ig1.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/altsyncram_8ig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791000205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791000205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791000261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"tx_path:tx_path_unit\|ram_simple:tx_ram_inst\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000262 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791000262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v7i1 " "Found entity 1: altsyncram_v7i1" {  } { { "db/altsyncram_v7i1.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/altsyncram_v7i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791000449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791000449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_block:output_block_unit\|general_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|general_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791000683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_block:output_block_unit\|general_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"output_block:output_block_unit\|general_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32768 " "Parameter \"NUMWORDS_B\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791000684 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791000684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2h1 " "Found entity 1: altsyncram_e2h1" {  } { { "db/altsyncram_e2h1.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/altsyncram_e2h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791000898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791000898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791001149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791001149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/mux_pib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791001375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791001375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0 " "Elaborated megafunction instantiation \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0 " "Instantiated megafunction \"internal_logic_analyzer_core_top:core_inst\|ram_generic:RAM_inst\|ram_simple:\\power_sign_dec:ram_gen:0:RAM_inst\|altsyncram:ram_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791001449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4lg1 " "Found entity 1: altsyncram_4lg1" {  } { { "db/altsyncram_4lg1.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/altsyncram_4lg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791001631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791001631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div0\"" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791001950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div0 " "Instantiated megafunction \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791001951 ""}  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791001951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791002147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791002147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791002192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791002192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791002254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791002254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791002493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791002493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791002691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791002691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div1\"" {  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791002752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div1 " "Instantiated megafunction \"internal_logic_analyzer_core_top:core_inst\|write_controller:write_controller_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002752 ""}  } { { "write_controller.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/write_controller.vhd" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791002752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791002966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_block:output_block_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"output_block:output_block_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791002967 ""}  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1387791002967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003224 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ch " "Found entity 1: add_sub_8ch" {  } { { "db/add_sub_8ch.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/add_sub_8ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791003552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791003552 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "C:/project/VHDL/DESIGN/TOP/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1387791003863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1387791003863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "output_block:output_block_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs output_block:output_block_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"output_block:output_block_unit\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 598 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1387791003978 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 61 -1 0 } } { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 179 -1 0 } } { "uart_tx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_tx.vhd" 91 -1 0 } } { "crc_gen.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/crc_gen.vhd" 77 -1 0 } } { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 180 -1 0 } } { "mp_dec.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_dec.vhd" 91 -1 0 } } { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 84 -1 0 } } { "uart_rx.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/uart_rx.vhd" 83 -1 0 } } { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 181 -1 0 } } { "mp_enc.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/mp_enc.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1387791005835 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1387791005836 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|requested_bytes\[8\] Low " "Register output_block:output_block_unit\|requested_bytes\[8\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 563 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[20\] Low " "Register output_block:output_block_unit\|wait_cycles\[20\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[17\] Low " "Register output_block:output_block_unit\|wait_cycles\[17\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[15\] Low " "Register output_block:output_block_unit\|wait_cycles\[15\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[10\] Low " "Register output_block:output_block_unit\|wait_cycles\[10\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[7\] Low " "Register output_block:output_block_unit\|wait_cycles\[7\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[6\] Low " "Register output_block:output_block_unit\|wait_cycles\[6\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[4\] Low " "Register output_block:output_block_unit\|wait_cycles\[4\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "output_block:output_block_unit\|wait_cycles\[1\] Low " "Register output_block:output_block_unit\|wait_cycles\[1\] will power up to Low" {  } { { "output_block.vhd" "" { Text "C:/project/VHDL/DESIGN/TOP/output_block.vhd" 592 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1387791008422 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1387791008422 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1387791011632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1387791014257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1387791014257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2187 " "Implemented 2187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1387791016406 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1387791016406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2086 " "Implemented 2086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1387791016406 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1387791016406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1387791016406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "557 " "Peak virtual memory: 557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1387791016526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 11:30:16 2013 " "Processing ended: Mon Dec 23 11:30:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1387791016526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1387791016526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1387791016526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1387791016526 ""}
